Searched hist:12543 (Results 1 - 1 of 1) sorted by relevance

/gem5/src/arch/arm/isa/insts/
H A Dmisc64.isadiff 12543:cd851ca42177 Thu Feb 15 04:55:00 EST 2018 Giacomo Travaglini <giacomo.travaglini@arm.com> arch-arm: Make hlt64 a mem barrier with semihosting

The HLT instruction is used to trap into semihosting. The semihosting
code can change the contents of memory behind the back of the CPU,
which requires instructions triggering semihosting to be
non-speculative and memory barriers.

Change-Id: I735166251aa194120ad49c08082d4ac65fe96524
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com>
Reviewed-on: https://gem5-review.googlesource.com/8373
Maintainer: Andreas Sandberg <andreas.sandberg@arm.com>

Completed in 6 milliseconds