config.ini (10752:62b24818c8c6) config.ini (10901:8cfa8dac39fe)
1[root]
2type=Root
3children=system
4eventq_index=0
5full_system=false
6sim_quantum=0
7time_sync_enable=false
8time_sync_period=100000000000

--- 9 unchanged lines hidden (view full) ---

18init_param=0
19kernel=
20kernel_addr_check=true
21load_addr_mask=1099511627775
22load_offset=0
23mem_mode=timing
24mem_ranges=
25memories=system.physmem
1[root]
2type=Root
3children=system
4eventq_index=0
5full_system=false
6sim_quantum=0
7time_sync_enable=false
8time_sync_period=100000000000

--- 9 unchanged lines hidden (view full) ---

18init_param=0
19kernel=
20kernel_addr_check=true
21load_addr_mask=1099511627775
22load_offset=0
23mem_mode=timing
24mem_ranges=
25memories=system.physmem
26mmap_using_noreserve=false
26num_work_ids=16
27readfile=
28symbolfile=
29work_begin_ckpt_count=0
30work_begin_cpu_id_exit=-1
31work_begin_exit_count=0
32work_cpus_ckpt_count=0
33work_end_ckpt_count=0

--- 53 unchanged lines hidden (view full) ---

87children=tags
88addr_ranges=0:18446744073709551615
89assoc=2
90clk_domain=system.cpu_clk_domain
91demand_mshr_reserve=1
92eventq_index=0
93forward_snoops=true
94hit_latency=2
27num_work_ids=16
28readfile=
29symbolfile=
30work_begin_ckpt_count=0
31work_begin_cpu_id_exit=-1
32work_begin_exit_count=0
33work_cpus_ckpt_count=0
34work_end_ckpt_count=0

--- 53 unchanged lines hidden (view full) ---

88children=tags
89addr_ranges=0:18446744073709551615
90assoc=2
91clk_domain=system.cpu_clk_domain
92demand_mshr_reserve=1
93eventq_index=0
94forward_snoops=true
95hit_latency=2
95is_top_level=true
96is_read_only=false
96max_miss_count=0
97mshrs=4
98prefetch_on_access=false
99prefetcher=Null
100response_latency=2
101sequential_access=false
102size=262144
103system=system
104tags=system.cpu.dcache.tags
105tgts_per_mshr=20
97max_miss_count=0
98mshrs=4
99prefetch_on_access=false
100prefetcher=Null
101response_latency=2
102sequential_access=false
103size=262144
104system=system
105tags=system.cpu.dcache.tags
106tgts_per_mshr=20
106two_queue=false
107write_buffers=8
108cpu_side=system.cpu.dcache_port
109mem_side=system.cpu.toL2Bus.slave[1]
110
111[system.cpu.dcache.tags]
112type=LRU
113assoc=2
114block_size=64

--- 23 unchanged lines hidden (view full) ---

138children=tags
139addr_ranges=0:18446744073709551615
140assoc=2
141clk_domain=system.cpu_clk_domain
142demand_mshr_reserve=1
143eventq_index=0
144forward_snoops=true
145hit_latency=2
107write_buffers=8
108cpu_side=system.cpu.dcache_port
109mem_side=system.cpu.toL2Bus.slave[1]
110
111[system.cpu.dcache.tags]
112type=LRU
113assoc=2
114block_size=64

--- 23 unchanged lines hidden (view full) ---

138children=tags
139addr_ranges=0:18446744073709551615
140assoc=2
141clk_domain=system.cpu_clk_domain
142demand_mshr_reserve=1
143eventq_index=0
144forward_snoops=true
145hit_latency=2
146is_top_level=true
146is_read_only=true
147max_miss_count=0
148mshrs=4
149prefetch_on_access=false
150prefetcher=Null
151response_latency=2
152sequential_access=false
153size=131072
154system=system
155tags=system.cpu.icache.tags
156tgts_per_mshr=20
147max_miss_count=0
148mshrs=4
149prefetch_on_access=false
150prefetcher=Null
151response_latency=2
152sequential_access=false
153size=131072
154system=system
155tags=system.cpu.icache.tags
156tgts_per_mshr=20
157two_queue=false
158write_buffers=8
159cpu_side=system.cpu.icache_port
160mem_side=system.cpu.toL2Bus.slave[0]
161
162[system.cpu.icache.tags]
163type=LRU
164assoc=2
165block_size=64

--- 39 unchanged lines hidden (view full) ---

205children=tags
206addr_ranges=0:18446744073709551615
207assoc=8
208clk_domain=system.cpu_clk_domain
209demand_mshr_reserve=1
210eventq_index=0
211forward_snoops=true
212hit_latency=20
157write_buffers=8
158cpu_side=system.cpu.icache_port
159mem_side=system.cpu.toL2Bus.slave[0]
160
161[system.cpu.icache.tags]
162type=LRU
163assoc=2
164block_size=64

--- 39 unchanged lines hidden (view full) ---

204children=tags
205addr_ranges=0:18446744073709551615
206assoc=8
207clk_domain=system.cpu_clk_domain
208demand_mshr_reserve=1
209eventq_index=0
210forward_snoops=true
211hit_latency=20
213is_top_level=false
212is_read_only=false
214max_miss_count=0
215mshrs=20
216prefetch_on_access=false
217prefetcher=Null
218response_latency=20
219sequential_access=false
220size=2097152
221system=system
222tags=system.cpu.l2cache.tags
223tgts_per_mshr=12
213max_miss_count=0
214mshrs=20
215prefetch_on_access=false
216prefetcher=Null
217response_latency=20
218sequential_access=false
219size=2097152
220system=system
221tags=system.cpu.l2cache.tags
222tgts_per_mshr=12
224two_queue=false
225write_buffers=8
226cpu_side=system.cpu.toL2Bus.master[0]
227mem_side=system.membus.slave[1]
228
229[system.cpu.l2cache.tags]
230type=LRU
231assoc=8
232block_size=64
233clk_domain=system.cpu_clk_domain
234eventq_index=0
235hit_latency=20
236sequential_access=false
237size=2097152
238
239[system.cpu.toL2Bus]
240type=CoherentXBar
241clk_domain=system.cpu_clk_domain
242eventq_index=0
223write_buffers=8
224cpu_side=system.cpu.toL2Bus.master[0]
225mem_side=system.membus.slave[1]
226
227[system.cpu.l2cache.tags]
228type=LRU
229assoc=8
230block_size=64
231clk_domain=system.cpu_clk_domain
232eventq_index=0
233hit_latency=20
234sequential_access=false
235size=2097152
236
237[system.cpu.toL2Bus]
238type=CoherentXBar
239clk_domain=system.cpu_clk_domain
240eventq_index=0
243header_cycles=1
241forward_latency=0
242frontend_latency=1
243response_latency=1
244snoop_filter=Null
244snoop_filter=Null
245snoop_response_latency=1
245system=system
246use_default_range=false
247width=32
248master=system.cpu.l2cache.cpu_side
249slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port
250
251[system.cpu.tracer]
252type=ExeTracer
253eventq_index=0
254
255[system.cpu.workload]
256type=LiveProcess
257cmd=twolf smred
246system=system
247use_default_range=false
248width=32
249master=system.cpu.l2cache.cpu_side
250slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port
251
252[system.cpu.tracer]
253type=ExeTracer
254eventq_index=0
255
256[system.cpu.workload]
257type=LiveProcess
258cmd=twolf smred
258cwd=build/X86/tests/opt/long/se/70.twolf/x86/linux/simple-timing
259cwd=build/X86/tests/opt/quick/se/70.twolf/x86/linux/simple-timing
259drivers=
260egid=100
261env=
262errout=cerr
263euid=100
264eventq_index=0
265executable=/scratch/nilay/GEM5/dist/m5/cpu2000/binaries/x86/linux/twolf
266gid=100

--- 23 unchanged lines hidden (view full) ---

290eventq_index=0
291sys_clk_domain=system.clk_domain
292transition_latency=100000000
293
294[system.membus]
295type=CoherentXBar
296clk_domain=system.clk_domain
297eventq_index=0
260drivers=
261egid=100
262env=
263errout=cerr
264euid=100
265eventq_index=0
266executable=/scratch/nilay/GEM5/dist/m5/cpu2000/binaries/x86/linux/twolf
267gid=100

--- 23 unchanged lines hidden (view full) ---

291eventq_index=0
292sys_clk_domain=system.clk_domain
293transition_latency=100000000
294
295[system.membus]
296type=CoherentXBar
297clk_domain=system.clk_domain
298eventq_index=0
298header_cycles=1
299forward_latency=4
300frontend_latency=3
301response_latency=2
299snoop_filter=Null
302snoop_filter=Null
303snoop_response_latency=4
300system=system
301use_default_range=false
304system=system
305use_default_range=false
302width=8
306width=16
303master=system.physmem.port system.cpu.interrupts.pio system.cpu.interrupts.int_slave
304slave=system.system_port system.cpu.l2cache.mem_side system.cpu.interrupts.int_master
305
306[system.physmem]
307type=SimpleMemory
308bandwidth=73.000000
309clk_domain=system.clk_domain
310conf_table_reported=true

--- 13 unchanged lines hidden ---
307master=system.physmem.port system.cpu.interrupts.pio system.cpu.interrupts.int_slave
308slave=system.system_port system.cpu.l2cache.mem_side system.cpu.interrupts.int_master
309
310[system.physmem]
311type=SimpleMemory
312bandwidth=73.000000
313clk_domain=system.clk_domain
314conf_table_reported=true

--- 13 unchanged lines hidden ---