Deleted Added
sdiff udiff text old ( 11336:b318499f676c ) new ( 11456:c0fb4435b80f )
full compact
1
2---------- Begin Simulation Statistics ----------
3sim_seconds 0.000088 # Number of seconds simulated
4sim_ticks 87707000 # Number of ticks simulated
5final_tick 87707000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
6sim_freq 1000000000000 # Frequency of simulated ticks
7host_inst_rate 1830828 # Simulator instruction rate (inst/s)
8host_op_rate 1830758 # Simulator op (including micro ops) rate (op/s)
9host_tick_rate 237054275 # Simulator tick rate (ticks/s)
10host_mem_usage 306784 # Number of bytes of host memory used
11host_seconds 0.37 # Real time elapsed on the host
12sim_insts 677333 # Number of instructions simulated
13sim_ops 677333 # Number of ops (including micro ops) simulated
14system.voltage_domain.voltage 1 # Voltage in Volts
15system.clk_domain.clock 1000 # Clock period in ticks
16system.physmem.bytes_read::cpu0.inst 18048 # Number of bytes read from this memory
17system.physmem.bytes_read::cpu0.data 10560 # Number of bytes read from this memory
18system.physmem.bytes_read::cpu1.inst 3968 # Number of bytes read from this memory
19system.physmem.bytes_read::cpu1.data 1280 # Number of bytes read from this memory

--- 155 unchanged lines hidden (view full) ---

175system.cpu0.dcache.overall_miss_rate::cpu0.data 0.003984 # miss rate for overall accesses
176system.cpu0.dcache.overall_miss_rate::total 0.003984 # miss rate for overall accesses
177system.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
178system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
179system.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
180system.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked
181system.cpu0.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
182system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
183system.cpu0.dcache.fast_writes 0 # number of fast writes performed
184system.cpu0.dcache.cache_copies 0 # number of cache copies performed
185system.cpu0.dcache.writebacks::writebacks 1 # number of writebacks
186system.cpu0.dcache.writebacks::total 1 # number of writebacks
187system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
188system.cpu0.icache.tags.replacements 215 # number of replacements
189system.cpu0.icache.tags.tagsinuse 222.772732 # Cycle average of tags in use
190system.cpu0.icache.tags.total_refs 174921 # Total number of references to valid blocks.
191system.cpu0.icache.tags.sampled_refs 467 # Sample count of references to valid blocks.
192system.cpu0.icache.tags.avg_refs 374.563169 # Average number of references to valid blocks.
193system.cpu0.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
194system.cpu0.icache.tags.occ_blocks::cpu0.inst 222.772732 # Average occupied blocks per requestor
195system.cpu0.icache.tags.occ_percent::cpu0.inst 0.435103 # Average percentage of cache occupancy

--- 29 unchanged lines hidden (view full) ---

225system.cpu0.icache.overall_miss_rate::cpu0.inst 0.002663 # miss rate for overall accesses
226system.cpu0.icache.overall_miss_rate::total 0.002663 # miss rate for overall accesses
227system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
228system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
229system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked
230system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked
231system.cpu0.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
232system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
233system.cpu0.icache.fast_writes 0 # number of fast writes performed
234system.cpu0.icache.cache_copies 0 # number of cache copies performed
235system.cpu0.icache.writebacks::writebacks 215 # number of writebacks
236system.cpu0.icache.writebacks::total 215 # number of writebacks
237system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate
238system.cpu1.numCycles 173297 # number of cpu cycles simulated
239system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started
240system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed
241system.cpu1.committedInsts 167400 # Number of instructions committed
242system.cpu1.committedOps 167400 # Number of ops (including micro ops) committed
243system.cpu1.num_int_alu_accesses 107326 # Number of integer alu accesses
244system.cpu1.num_fp_alu_accesses 0 # Number of float alu accesses
245system.cpu1.num_func_calls 633 # number of times a function call or return occured

--- 102 unchanged lines hidden (view full) ---

348system.cpu1.dcache.overall_miss_rate::cpu1.data 0.005809 # miss rate for overall accesses
349system.cpu1.dcache.overall_miss_rate::total 0.005809 # miss rate for overall accesses
350system.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
351system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
352system.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
353system.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked
354system.cpu1.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
355system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
356system.cpu1.dcache.fast_writes 0 # number of fast writes performed
357system.cpu1.dcache.cache_copies 0 # number of cache copies performed
358system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
359system.cpu1.icache.tags.replacements 278 # number of replacements
360system.cpu1.icache.tags.tagsinuse 76.752158 # Cycle average of tags in use
361system.cpu1.icache.tags.total_refs 167074 # Total number of references to valid blocks.
362system.cpu1.icache.tags.sampled_refs 358 # Sample count of references to valid blocks.
363system.cpu1.icache.tags.avg_refs 466.687151 # Average number of references to valid blocks.
364system.cpu1.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
365system.cpu1.icache.tags.occ_blocks::cpu1.inst 76.752158 # Average occupied blocks per requestor
366system.cpu1.icache.tags.occ_percent::cpu1.inst 0.149907 # Average percentage of cache occupancy

--- 29 unchanged lines hidden (view full) ---

396system.cpu1.icache.overall_miss_rate::cpu1.inst 0.002138 # miss rate for overall accesses
397system.cpu1.icache.overall_miss_rate::total 0.002138 # miss rate for overall accesses
398system.cpu1.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
399system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
400system.cpu1.icache.blocked::no_mshrs 0 # number of cycles access was blocked
401system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked
402system.cpu1.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
403system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
404system.cpu1.icache.fast_writes 0 # number of fast writes performed
405system.cpu1.icache.cache_copies 0 # number of cache copies performed
406system.cpu1.icache.writebacks::writebacks 278 # number of writebacks
407system.cpu1.icache.writebacks::total 278 # number of writebacks
408system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate
409system.cpu2.numCycles 173296 # number of cpu cycles simulated
410system.cpu2.numWorkItemsStarted 0 # number of work items this cpu started
411system.cpu2.numWorkItemsCompleted 0 # number of work items this cpu completed
412system.cpu2.committedInsts 167335 # Number of instructions committed
413system.cpu2.committedOps 167335 # Number of ops (including micro ops) committed
414system.cpu2.num_int_alu_accesses 114196 # Number of integer alu accesses
415system.cpu2.num_fp_alu_accesses 0 # Number of float alu accesses
416system.cpu2.num_func_calls 633 # number of times a function call or return occured

--- 103 unchanged lines hidden (view full) ---

520system.cpu2.dcache.overall_miss_rate::cpu2.data 0.004267 # miss rate for overall accesses
521system.cpu2.dcache.overall_miss_rate::total 0.004267 # miss rate for overall accesses
522system.cpu2.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
523system.cpu2.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
524system.cpu2.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
525system.cpu2.dcache.blocked::no_targets 0 # number of cycles access was blocked
526system.cpu2.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
527system.cpu2.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
528system.cpu2.dcache.fast_writes 0 # number of fast writes performed
529system.cpu2.dcache.cache_copies 0 # number of cache copies performed
530system.cpu2.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
531system.cpu2.icache.tags.replacements 278 # number of replacements
532system.cpu2.icache.tags.tagsinuse 74.781471 # Cycle average of tags in use
533system.cpu2.icache.tags.total_refs 167009 # Total number of references to valid blocks.
534system.cpu2.icache.tags.sampled_refs 358 # Sample count of references to valid blocks.
535system.cpu2.icache.tags.avg_refs 466.505587 # Average number of references to valid blocks.
536system.cpu2.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
537system.cpu2.icache.tags.occ_blocks::cpu2.inst 74.781471 # Average occupied blocks per requestor
538system.cpu2.icache.tags.occ_percent::cpu2.inst 0.146058 # Average percentage of cache occupancy

--- 29 unchanged lines hidden (view full) ---

568system.cpu2.icache.overall_miss_rate::cpu2.inst 0.002139 # miss rate for overall accesses
569system.cpu2.icache.overall_miss_rate::total 0.002139 # miss rate for overall accesses
570system.cpu2.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
571system.cpu2.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
572system.cpu2.icache.blocked::no_mshrs 0 # number of cycles access was blocked
573system.cpu2.icache.blocked::no_targets 0 # number of cycles access was blocked
574system.cpu2.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
575system.cpu2.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
576system.cpu2.icache.fast_writes 0 # number of fast writes performed
577system.cpu2.icache.cache_copies 0 # number of cache copies performed
578system.cpu2.icache.writebacks::writebacks 278 # number of writebacks
579system.cpu2.icache.writebacks::total 278 # number of writebacks
580system.cpu2.icache.no_allocate_misses 0 # Number of misses that were no-allocate
581system.cpu3.numCycles 173297 # number of cpu cycles simulated
582system.cpu3.numWorkItemsStarted 0 # number of work items this cpu started
583system.cpu3.numWorkItemsCompleted 0 # number of work items this cpu completed
584system.cpu3.committedInsts 167272 # Number of instructions committed
585system.cpu3.committedOps 167272 # Number of ops (including micro ops) committed
586system.cpu3.num_int_alu_accesses 113295 # Number of integer alu accesses
587system.cpu3.num_fp_alu_accesses 0 # Number of float alu accesses
588system.cpu3.num_func_calls 633 # number of times a function call or return occured

--- 102 unchanged lines hidden (view full) ---

691system.cpu3.dcache.overall_miss_rate::cpu3.data 0.004449 # miss rate for overall accesses
692system.cpu3.dcache.overall_miss_rate::total 0.004449 # miss rate for overall accesses
693system.cpu3.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
694system.cpu3.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
695system.cpu3.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
696system.cpu3.dcache.blocked::no_targets 0 # number of cycles access was blocked
697system.cpu3.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
698system.cpu3.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
699system.cpu3.dcache.fast_writes 0 # number of fast writes performed
700system.cpu3.dcache.cache_copies 0 # number of cache copies performed
701system.cpu3.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
702system.cpu3.icache.tags.replacements 279 # number of replacements
703system.cpu3.icache.tags.tagsinuse 72.874953 # Cycle average of tags in use
704system.cpu3.icache.tags.total_refs 166945 # Total number of references to valid blocks.
705system.cpu3.icache.tags.sampled_refs 359 # Sample count of references to valid blocks.
706system.cpu3.icache.tags.avg_refs 465.027855 # Average number of references to valid blocks.
707system.cpu3.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
708system.cpu3.icache.tags.occ_blocks::cpu3.inst 72.874953 # Average occupied blocks per requestor
709system.cpu3.icache.tags.occ_percent::cpu3.inst 0.142334 # Average percentage of cache occupancy

--- 29 unchanged lines hidden (view full) ---

739system.cpu3.icache.overall_miss_rate::cpu3.inst 0.002146 # miss rate for overall accesses
740system.cpu3.icache.overall_miss_rate::total 0.002146 # miss rate for overall accesses
741system.cpu3.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
742system.cpu3.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
743system.cpu3.icache.blocked::no_mshrs 0 # number of cycles access was blocked
744system.cpu3.icache.blocked::no_targets 0 # number of cycles access was blocked
745system.cpu3.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
746system.cpu3.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
747system.cpu3.icache.fast_writes 0 # number of fast writes performed
748system.cpu3.icache.cache_copies 0 # number of cache copies performed
749system.cpu3.icache.writebacks::writebacks 279 # number of writebacks
750system.cpu3.icache.writebacks::total 279 # number of writebacks
751system.cpu3.icache.no_allocate_misses 0 # Number of misses that were no-allocate
752system.l2c.tags.replacements 0 # number of replacements
753system.l2c.tags.tagsinuse 367.545675 # Cycle average of tags in use
754system.l2c.tags.total_refs 1716 # Total number of references to valid blocks.
755system.l2c.tags.sampled_refs 422 # Sample count of references to valid blocks.
756system.l2c.tags.avg_refs 4.066351 # Average number of references to valid blocks.
757system.l2c.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
758system.l2c.tags.occ_blocks::writebacks 0.966439 # Average occupied blocks per requestor
759system.l2c.tags.occ_blocks::cpu0.inst 239.426226 # Average occupied blocks per requestor

--- 173 unchanged lines hidden (view full) ---

933system.l2c.overall_miss_rate::cpu3.data 0.590909 # miss rate for overall accesses
934system.l2c.overall_miss_rate::total 0.314221 # miss rate for overall accesses
935system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
936system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
937system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
938system.l2c.blocked::no_targets 0 # number of cycles access was blocked
939system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
940system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
941system.l2c.fast_writes 0 # number of fast writes performed
942system.l2c.cache_copies 0 # number of cache copies performed
943system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
944system.membus.trans_dist::ReadResp 423 # Transaction distribution
945system.membus.trans_dist::UpgradeReq 273 # Transaction distribution
946system.membus.trans_dist::UpgradeResp 80 # Transaction distribution
947system.membus.trans_dist::ReadExReq 183 # Transaction distribution
948system.membus.trans_dist::ReadExResp 136 # Transaction distribution
949system.membus.trans_dist::ReadSharedReq 423 # Transaction distribution
950system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 1518 # Packet count per connected master and slave (bytes)
951system.membus.pkt_count::total 1518 # Packet count per connected master and slave (bytes)

--- 67 unchanged lines hidden ---