Cross Reference: /gem5/tests/quick/se/04.gpu/ref/x86/linux/gpu-ruby-GPU_VIPER

Deleted Added

sdiff udiff text old ( 11308:7d8836fd043d ) new ( 11955:1170d039b31e )

full compact

stats.txt (11308:7d8836fd043d)	stats.txt (11955:1170d039b31e)
1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 0.000469 # Number of seconds simulated 4sim_ticks 468854500 # Number of ticks simulated 5final_tick 468854500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000000 # Frequency of simulated ticks 7host_inst_rate 67943 # Simulator instruction rate (inst/s) 8host_op_rate 139717 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 475693968 # Simulator tick rate (ticks/s) 10host_mem_usage 1301796 # Number of bytes of host memory used 11host_seconds 0.99 # Real time elapsed on the host 12sim_insts 66963 # Number of instructions simulated 13sim_ops 137705 # Number of ops (including micro ops) simulated 14system.voltage_domain.voltage 1 # Voltage in Volts 15system.clk_domain.clock 1000 # Clock period in ticks 16system.mem_ctrls.bytes_read::dir_cntrl0 100032 # Number of bytes read from this memory 17system.mem_ctrls.bytes_read::total 100032 # Number of bytes read from this memory 18system.mem_ctrls.num_reads::dir_cntrl0 1563 # Number of read requests responded to by this memory 19system.mem_ctrls.num_reads::total 1563 # Number of read requests responded to by this memory 20system.mem_ctrls.bw_read::dir_cntrl0 213354036 # Total read bandwidth from this memory (bytes/s) 21system.mem_ctrls.bw_read::total 213354036 # Total read bandwidth from this memory (bytes/s) 22system.mem_ctrls.bw_total::dir_cntrl0 213354036 # Total bandwidth to/from this memory (bytes/s) 23system.mem_ctrls.bw_total::total 213354036 # Total bandwidth to/from this memory (bytes/s) 24system.mem_ctrls.readReqs 1563 # Number of read requests accepted 25system.mem_ctrls.writeReqs 0 # Number of write requests accepted 26system.mem_ctrls.readBursts 1563 # Number of DRAM read bursts, including those serviced by the write queue 27system.mem_ctrls.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue 28system.mem_ctrls.bytesReadDRAM 100032 # Total number of bytes read from DRAM 29system.mem_ctrls.bytesReadWrQ 0 # Total number of bytes read from write queue 30system.mem_ctrls.bytesWritten 0 # Total number of bytes written to DRAM 31system.mem_ctrls.bytesReadSys 100032 # Total read bytes from the system interface side 32system.mem_ctrls.bytesWrittenSys 0 # Total written bytes from the system interface side 33system.mem_ctrls.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue 34system.mem_ctrls.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one 35system.mem_ctrls.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 36system.mem_ctrls.perBankRdBursts::0 122 # Per bank write bursts 37system.mem_ctrls.perBankRdBursts::1 192 # Per bank write bursts 38system.mem_ctrls.perBankRdBursts::2 93 # Per bank write bursts 39system.mem_ctrls.perBankRdBursts::3 44 # Per bank write bursts 40system.mem_ctrls.perBankRdBursts::4 61 # Per bank write bursts 41system.mem_ctrls.perBankRdBursts::5 79 # Per bank write bursts 42system.mem_ctrls.perBankRdBursts::6 52 # Per bank write bursts 43system.mem_ctrls.perBankRdBursts::7 42 # Per bank write bursts 44system.mem_ctrls.perBankRdBursts::8 54 # Per bank write bursts 45system.mem_ctrls.perBankRdBursts::9 56 # Per bank write bursts 46system.mem_ctrls.perBankRdBursts::10 183 # Per bank write bursts 47system.mem_ctrls.perBankRdBursts::11 90 # Per bank write bursts 48system.mem_ctrls.perBankRdBursts::12 225 # Per bank write bursts 49system.mem_ctrls.perBankRdBursts::13 125 # Per bank write bursts 50system.mem_ctrls.perBankRdBursts::14 51 # Per bank write bursts 51system.mem_ctrls.perBankRdBursts::15 94 # Per bank write bursts 52system.mem_ctrls.perBankWrBursts::0 0 # Per bank write bursts 53system.mem_ctrls.perBankWrBursts::1 0 # Per bank write bursts 54system.mem_ctrls.perBankWrBursts::2 0 # Per bank write bursts 55system.mem_ctrls.perBankWrBursts::3 0 # Per bank write bursts 56system.mem_ctrls.perBankWrBursts::4 0 # Per bank write bursts 57system.mem_ctrls.perBankWrBursts::5 0 # Per bank write bursts 58system.mem_ctrls.perBankWrBursts::6 0 # Per bank write bursts 59system.mem_ctrls.perBankWrBursts::7 0 # Per bank write bursts 60system.mem_ctrls.perBankWrBursts::8 0 # Per bank write bursts 61system.mem_ctrls.perBankWrBursts::9 0 # Per bank write bursts 62system.mem_ctrls.perBankWrBursts::10 0 # Per bank write bursts 63system.mem_ctrls.perBankWrBursts::11 0 # Per bank write bursts 64system.mem_ctrls.perBankWrBursts::12 0 # Per bank write bursts 65system.mem_ctrls.perBankWrBursts::13 0 # Per bank write bursts 66system.mem_ctrls.perBankWrBursts::14 0 # Per bank write bursts 67system.mem_ctrls.perBankWrBursts::15 0 # Per bank write bursts 68system.mem_ctrls.numRdRetry 0 # Number of times read queue was full causing retry 69system.mem_ctrls.numWrRetry 0 # Number of times write queue was full causing retry 70system.mem_ctrls.totGap 468627000 # Total gap between requests 71system.mem_ctrls.readPktSize::0 0 # Read request sizes (log2) 72system.mem_ctrls.readPktSize::1 0 # Read request sizes (log2) 73system.mem_ctrls.readPktSize::2 0 # Read request sizes (log2) 74system.mem_ctrls.readPktSize::3 0 # Read request sizes (log2) 75system.mem_ctrls.readPktSize::4 0 # Read request sizes (log2) 76system.mem_ctrls.readPktSize::5 0 # Read request sizes (log2) 77system.mem_ctrls.readPktSize::6 1563 # Read request sizes (log2) 78system.mem_ctrls.writePktSize::0 0 # Write request sizes (log2) 79system.mem_ctrls.writePktSize::1 0 # Write request sizes (log2) 80system.mem_ctrls.writePktSize::2 0 # Write request sizes (log2) 81system.mem_ctrls.writePktSize::3 0 # Write request sizes (log2) 82system.mem_ctrls.writePktSize::4 0 # Write request sizes (log2) 83system.mem_ctrls.writePktSize::5 0 # Write request sizes (log2) 84system.mem_ctrls.writePktSize::6 0 # Write request sizes (log2) 85system.mem_ctrls.rdQLenPdf::0 1548 # What read queue length does an incoming req see 86system.mem_ctrls.rdQLenPdf::1 4 # What read queue length does an incoming req see 87system.mem_ctrls.rdQLenPdf::2 2 # What read queue length does an incoming req see 88system.mem_ctrls.rdQLenPdf::3 2 # What read queue length does an incoming req see 89system.mem_ctrls.rdQLenPdf::4 2 # What read queue length does an incoming req see 90system.mem_ctrls.rdQLenPdf::5 2 # What read queue length does an incoming req see 91system.mem_ctrls.rdQLenPdf::6 2 # What read queue length does an incoming req see 92system.mem_ctrls.rdQLenPdf::7 1 # What read queue length does an incoming req see 93system.mem_ctrls.rdQLenPdf::8 0 # What read queue length does an incoming req see 94system.mem_ctrls.rdQLenPdf::9 0 # What read queue length does an incoming req see 95system.mem_ctrls.rdQLenPdf::10 0 # What read queue length does an incoming req see 96system.mem_ctrls.rdQLenPdf::11 0 # What read queue length does an incoming req see 97system.mem_ctrls.rdQLenPdf::12 0 # What read queue length does an incoming req see 98system.mem_ctrls.rdQLenPdf::13 0 # What read queue length does an incoming req see 99system.mem_ctrls.rdQLenPdf::14 0 # What read queue length does an incoming req see 100system.mem_ctrls.rdQLenPdf::15 0 # What read queue length does an incoming req see 101system.mem_ctrls.rdQLenPdf::16 0 # What read queue length does an incoming req see 102system.mem_ctrls.rdQLenPdf::17 0 # What read queue length does an incoming req see 103system.mem_ctrls.rdQLenPdf::18 0 # What read queue length does an incoming req see 104system.mem_ctrls.rdQLenPdf::19 0 # What read queue length does an incoming req see 105system.mem_ctrls.rdQLenPdf::20 0 # What read queue length does an incoming req see 106system.mem_ctrls.rdQLenPdf::21 0 # What read queue length does an incoming req see 107system.mem_ctrls.rdQLenPdf::22 0 # What read queue length does an incoming req see 108system.mem_ctrls.rdQLenPdf::23 0 # What read queue length does an incoming req see 109system.mem_ctrls.rdQLenPdf::24 0 # What read queue length does an incoming req see 110system.mem_ctrls.rdQLenPdf::25 0 # What read queue length does an incoming req see 111system.mem_ctrls.rdQLenPdf::26 0 # What read queue length does an incoming req see 112system.mem_ctrls.rdQLenPdf::27 0 # What read queue length does an incoming req see 113system.mem_ctrls.rdQLenPdf::28 0 # What read queue length does an incoming req see 114system.mem_ctrls.rdQLenPdf::29 0 # What read queue length does an incoming req see 115system.mem_ctrls.rdQLenPdf::30 0 # What read queue length does an incoming req see 116system.mem_ctrls.rdQLenPdf::31 0 # What read queue length does an incoming req see 117system.mem_ctrls.wrQLenPdf::0 0 # What write queue length does an incoming req see 118system.mem_ctrls.wrQLenPdf::1 0 # What write queue length does an incoming req see 119system.mem_ctrls.wrQLenPdf::2 0 # What write queue length does an incoming req see 120system.mem_ctrls.wrQLenPdf::3 0 # What write queue length does an incoming req see 121system.mem_ctrls.wrQLenPdf::4 0 # What write queue length does an incoming req see 122system.mem_ctrls.wrQLenPdf::5 0 # What write queue length does an incoming req see 123system.mem_ctrls.wrQLenPdf::6 0 # What write queue length does an incoming req see 124system.mem_ctrls.wrQLenPdf::7 0 # What write queue length does an incoming req see 125system.mem_ctrls.wrQLenPdf::8 0 # What write queue length does an incoming req see 126system.mem_ctrls.wrQLenPdf::9 0 # What write queue length does an incoming req see 127system.mem_ctrls.wrQLenPdf::10 0 # What write queue length does an incoming req see 128system.mem_ctrls.wrQLenPdf::11 0 # What write queue length does an incoming req see 129system.mem_ctrls.wrQLenPdf::12 0 # What write queue length does an incoming req see 130system.mem_ctrls.wrQLenPdf::13 0 # What write queue length does an incoming req see 131system.mem_ctrls.wrQLenPdf::14 0 # What write queue length does an incoming req see 132system.mem_ctrls.wrQLenPdf::15 0 # What write queue length does an incoming req see 133system.mem_ctrls.wrQLenPdf::16 0 # What write queue length does an incoming req see 134system.mem_ctrls.wrQLenPdf::17 0 # What write queue length does an incoming req see 135system.mem_ctrls.wrQLenPdf::18 0 # What write queue length does an incoming req see 136system.mem_ctrls.wrQLenPdf::19 0 # What write queue length does an incoming req see 137system.mem_ctrls.wrQLenPdf::20 0 # What write queue length does an incoming req see 138system.mem_ctrls.wrQLenPdf::21 0 # What write queue length does an incoming req see 139system.mem_ctrls.wrQLenPdf::22 0 # What write queue length does an incoming req see 140system.mem_ctrls.wrQLenPdf::23 0 # What write queue length does an incoming req see 141system.mem_ctrls.wrQLenPdf::24 0 # What write queue length does an incoming req see 142system.mem_ctrls.wrQLenPdf::25 0 # What write queue length does an incoming req see 143system.mem_ctrls.wrQLenPdf::26 0 # What write queue length does an incoming req see 144system.mem_ctrls.wrQLenPdf::27 0 # What write queue length does an incoming req see 145system.mem_ctrls.wrQLenPdf::28 0 # What write queue length does an incoming req see 146system.mem_ctrls.wrQLenPdf::29 0 # What write queue length does an incoming req see 147system.mem_ctrls.wrQLenPdf::30 0 # What write queue length does an incoming req see 148system.mem_ctrls.wrQLenPdf::31 0 # What write queue length does an incoming req see 149system.mem_ctrls.wrQLenPdf::32 0 # What write queue length does an incoming req see 150system.mem_ctrls.wrQLenPdf::33 0 # What write queue length does an incoming req see 151system.mem_ctrls.wrQLenPdf::34 0 # What write queue length does an incoming req see 152system.mem_ctrls.wrQLenPdf::35 0 # What write queue length does an incoming req see 153system.mem_ctrls.wrQLenPdf::36 0 # What write queue length does an incoming req see 154system.mem_ctrls.wrQLenPdf::37 0 # What write queue length does an incoming req see 155system.mem_ctrls.wrQLenPdf::38 0 # What write queue length does an incoming req see 156system.mem_ctrls.wrQLenPdf::39 0 # What write queue length does an incoming req see 157system.mem_ctrls.wrQLenPdf::40 0 # What write queue length does an incoming req see 158system.mem_ctrls.wrQLenPdf::41 0 # What write queue length does an incoming req see 159system.mem_ctrls.wrQLenPdf::42 0 # What write queue length does an incoming req see 160system.mem_ctrls.wrQLenPdf::43 0 # What write queue length does an incoming req see 161system.mem_ctrls.wrQLenPdf::44 0 # What write queue length does an incoming req see 162system.mem_ctrls.wrQLenPdf::45 0 # What write queue length does an incoming req see 163system.mem_ctrls.wrQLenPdf::46 0 # What write queue length does an incoming req see 164system.mem_ctrls.wrQLenPdf::47 0 # What write queue length does an incoming req see 165system.mem_ctrls.wrQLenPdf::48 0 # What write queue length does an incoming req see 166system.mem_ctrls.wrQLenPdf::49 0 # What write queue length does an incoming req see 167system.mem_ctrls.wrQLenPdf::50 0 # What write queue length does an incoming req see 168system.mem_ctrls.wrQLenPdf::51 0 # What write queue length does an incoming req see 169system.mem_ctrls.wrQLenPdf::52 0 # What write queue length does an incoming req see 170system.mem_ctrls.wrQLenPdf::53 0 # What write queue length does an incoming req see 171system.mem_ctrls.wrQLenPdf::54 0 # What write queue length does an incoming req see 172system.mem_ctrls.wrQLenPdf::55 0 # What write queue length does an incoming req see 173system.mem_ctrls.wrQLenPdf::56 0 # What write queue length does an incoming req see 174system.mem_ctrls.wrQLenPdf::57 0 # What write queue length does an incoming req see 175system.mem_ctrls.wrQLenPdf::58 0 # What write queue length does an incoming req see 176system.mem_ctrls.wrQLenPdf::59 0 # What write queue length does an incoming req see 177system.mem_ctrls.wrQLenPdf::60 0 # What write queue length does an incoming req see 178system.mem_ctrls.wrQLenPdf::61 0 # What write queue length does an incoming req see 179system.mem_ctrls.wrQLenPdf::62 0 # What write queue length does an incoming req see 180system.mem_ctrls.wrQLenPdf::63 0 # What write queue length does an incoming req see 181system.mem_ctrls.bytesPerActivate::samples 450 # Bytes accessed per row activation 182system.mem_ctrls.bytesPerActivate::mean 221.297778 # Bytes accessed per row activation 183system.mem_ctrls.bytesPerActivate::gmean 151.217299 # Bytes accessed per row activation 184system.mem_ctrls.bytesPerActivate::stdev 224.192300 # Bytes accessed per row activation 185system.mem_ctrls.bytesPerActivate::0-127 165 36.67% 36.67% # Bytes accessed per row activation 186system.mem_ctrls.bytesPerActivate::128-255 148 32.89% 69.56% # Bytes accessed per row activation 187system.mem_ctrls.bytesPerActivate::256-383 55 12.22% 81.78% # Bytes accessed per row activation 188system.mem_ctrls.bytesPerActivate::384-511 28 6.22% 88.00% # Bytes accessed per row activation 189system.mem_ctrls.bytesPerActivate::512-639 19 4.22% 92.22% # Bytes accessed per row activation 190system.mem_ctrls.bytesPerActivate::640-767 11 2.44% 94.67% # Bytes accessed per row activation 191system.mem_ctrls.bytesPerActivate::768-895 8 1.78% 96.44% # Bytes accessed per row activation 192system.mem_ctrls.bytesPerActivate::896-1023 6 1.33% 97.78% # Bytes accessed per row activation 193system.mem_ctrls.bytesPerActivate::1024-1151 10 2.22% 100.00% # Bytes accessed per row activation 194system.mem_ctrls.bytesPerActivate::total 450 # Bytes accessed per row activation 195system.mem_ctrls.totQLat 14130749 # Total ticks spent queuing 196system.mem_ctrls.totMemAccLat 43436999 # Total ticks spent from burst creation until serviced by the DRAM 197system.mem_ctrls.totBusLat 7815000 # Total ticks spent in databus transfers 198system.mem_ctrls.avgQLat 9040.79 # Average queueing delay per DRAM burst 199system.mem_ctrls.avgBusLat 5000.00 # Average bus latency per DRAM burst 200system.mem_ctrls.avgMemAccLat 27790.79 # Average memory access latency per DRAM burst 201system.mem_ctrls.avgRdBW 213.35 # Average DRAM read bandwidth in MiByte/s 202system.mem_ctrls.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s 203system.mem_ctrls.avgRdBWSys 213.35 # Average system read bandwidth in MiByte/s 204system.mem_ctrls.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s 205system.mem_ctrls.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 206system.mem_ctrls.busUtil 1.67 # Data bus utilization in percentage 207system.mem_ctrls.busUtilRead 1.67 # Data bus utilization in percentage for reads 208system.mem_ctrls.busUtilWrite 0.00 # Data bus utilization in percentage for writes 209system.mem_ctrls.avgRdQLen 1.01 # Average read queue length when enqueuing 210system.mem_ctrls.avgWrQLen 0.00 # Average write queue length when enqueuing 211system.mem_ctrls.readRowHits 1109 # Number of row buffer hits during reads 212system.mem_ctrls.writeRowHits 0 # Number of row buffer hits during writes 213system.mem_ctrls.readRowHitRate 70.95 # Row buffer hit rate for reads 214system.mem_ctrls.writeRowHitRate nan # Row buffer hit rate for writes 215system.mem_ctrls.avgGap 299825.34 # Average gap between requests 216system.mem_ctrls.pageHitRate 70.95 # Row buffer hit rate, read and write combined 217system.mem_ctrls_0.actEnergy 1300320 # Energy for activate commands per rank (pJ) 218system.mem_ctrls_0.preEnergy 709500 # Energy for precharge commands per rank (pJ) 219system.mem_ctrls_0.readEnergy 5335200 # Energy for read commands per rank (pJ) 220system.mem_ctrls_0.writeEnergy 0 # Energy for write commands per rank (pJ) 221system.mem_ctrls_0.refreshEnergy 30513600 # Energy for refresh commands per rank (pJ) 222system.mem_ctrls_0.actBackEnergy 265391145 # Energy for active background per rank (pJ) 223system.mem_ctrls_0.preBackEnergy 47661750 # Energy for precharge background per rank (pJ) 224system.mem_ctrls_0.totalEnergy 350911515 # Total energy per rank (pJ) 225system.mem_ctrls_0.averagePower 750.717244 # Core power per rank (mW) 226system.mem_ctrls_0.memoryStateTime::IDLE 79008000 # Time in different power states 227system.mem_ctrls_0.memoryStateTime::REF 15600000 # Time in different power states 228system.mem_ctrls_0.memoryStateTime::PRE_PDN 0 # Time in different power states 229system.mem_ctrls_0.memoryStateTime::ACT 374147000 # Time in different power states 230system.mem_ctrls_0.memoryStateTime::ACT_PDN 0 # Time in different power states 231system.mem_ctrls_1.actEnergy 2101680 # Energy for activate commands per rank (pJ) 232system.mem_ctrls_1.preEnergy 1146750 # Energy for precharge commands per rank (pJ) 233system.mem_ctrls_1.readEnergy 6801600 # Energy for read commands per rank (pJ) 234system.mem_ctrls_1.writeEnergy 0 # Energy for write commands per rank (pJ) 235system.mem_ctrls_1.refreshEnergy 30513600 # Energy for refresh commands per rank (pJ) 236system.mem_ctrls_1.actBackEnergy 276170130 # Energy for active background per rank (pJ) 237system.mem_ctrls_1.preBackEnergy 38206500 # Energy for precharge background per rank (pJ) 238system.mem_ctrls_1.totalEnergy 354940260 # Total energy per rank (pJ) 239system.mem_ctrls_1.averagePower 759.336079 # Core power per rank (mW) 240system.mem_ctrls_1.memoryStateTime::IDLE 61948750 # Time in different power states 241system.mem_ctrls_1.memoryStateTime::REF 15600000 # Time in different power states 242system.mem_ctrls_1.memoryStateTime::PRE_PDN 0 # Time in different power states 243system.mem_ctrls_1.memoryStateTime::ACT 389900000 # Time in different power states 244system.mem_ctrls_1.memoryStateTime::ACT_PDN 0 # Time in different power states 245system.ruby.clk_domain.clock 500 # Clock period in ticks 246system.ruby.phys_mem.bytes_read::cpu0.inst 696760 # Number of bytes read from this memory 247system.ruby.phys_mem.bytes_read::cpu0.data 119832 # Number of bytes read from this memory 248system.ruby.phys_mem.bytes_read::cpu1.CUs0.ComputeUnit 3280 # Number of bytes read from this memory 249system.ruby.phys_mem.bytes_read::cpu1.CUs1.ComputeUnit 3280 # Number of bytes read from this memory 250system.ruby.phys_mem.bytes_read::total 823152 # Number of bytes read from this memory 251system.ruby.phys_mem.bytes_inst_read::cpu0.inst 696760 # Number of instructions bytes read from this memory 252system.ruby.phys_mem.bytes_inst_read::cpu1.CUs0.ComputeUnit 2000 # Number of instructions bytes read from this memory 253system.ruby.phys_mem.bytes_inst_read::cpu1.CUs1.ComputeUnit 2000 # Number of instructions bytes read from this memory 254system.ruby.phys_mem.bytes_inst_read::total 700760 # Number of instructions bytes read from this memory 255system.ruby.phys_mem.bytes_written::cpu0.data 72767 # Number of bytes written to this memory 256system.ruby.phys_mem.bytes_written::cpu1.CUs0.ComputeUnit 256 # Number of bytes written to this memory 257system.ruby.phys_mem.bytes_written::cpu1.CUs1.ComputeUnit 256 # Number of bytes written to this memory 258system.ruby.phys_mem.bytes_written::total 73279 # Number of bytes written to this memory 259system.ruby.phys_mem.num_reads::cpu0.inst 87095 # Number of read requests responded to by this memory 260system.ruby.phys_mem.num_reads::cpu0.data 16686 # Number of read requests responded to by this memory 261system.ruby.phys_mem.num_reads::cpu1.CUs0.ComputeUnit 555 # Number of read requests responded to by this memory 262system.ruby.phys_mem.num_reads::cpu1.CUs1.ComputeUnit 555 # Number of read requests responded to by this memory 263system.ruby.phys_mem.num_reads::total 104891 # Number of read requests responded to by this memory 264system.ruby.phys_mem.num_writes::cpu0.data 10422 # Number of write requests responded to by this memory 265system.ruby.phys_mem.num_writes::cpu1.CUs0.ComputeUnit 256 # Number of write requests responded to by this memory 266system.ruby.phys_mem.num_writes::cpu1.CUs1.ComputeUnit 256 # Number of write requests responded to by this memory 267system.ruby.phys_mem.num_writes::total 10934 # Number of write requests responded to by this memory 268system.ruby.phys_mem.bw_read::cpu0.inst 1486090034 # Total read bandwidth from this memory (bytes/s) 269system.ruby.phys_mem.bw_read::cpu0.data 255584622 # Total read bandwidth from this memory (bytes/s) 270system.ruby.phys_mem.bw_read::cpu1.CUs0.ComputeUnit 6995774 # Total read bandwidth from this memory (bytes/s) 271system.ruby.phys_mem.bw_read::cpu1.CUs1.ComputeUnit 6995774 # Total read bandwidth from this memory (bytes/s) 272system.ruby.phys_mem.bw_read::total 1755666203 # Total read bandwidth from this memory (bytes/s) 273system.ruby.phys_mem.bw_inst_read::cpu0.inst 1486090034 # Instruction read bandwidth from this memory (bytes/s) 274system.ruby.phys_mem.bw_inst_read::cpu1.CUs0.ComputeUnit 4265716 # Instruction read bandwidth from this memory (bytes/s) 275system.ruby.phys_mem.bw_inst_read::cpu1.CUs1.ComputeUnit 4265716 # Instruction read bandwidth from this memory (bytes/s) 276system.ruby.phys_mem.bw_inst_read::total 1494621466 # Instruction read bandwidth from this memory (bytes/s) 277system.ruby.phys_mem.bw_write::cpu0.data 155201667 # Write bandwidth from this memory (bytes/s) 278system.ruby.phys_mem.bw_write::cpu1.CUs0.ComputeUnit 546012 # Write bandwidth from this memory (bytes/s) 279system.ruby.phys_mem.bw_write::cpu1.CUs1.ComputeUnit 546012 # Write bandwidth from this memory (bytes/s) 280system.ruby.phys_mem.bw_write::total 156293690 # Write bandwidth from this memory (bytes/s) 281system.ruby.phys_mem.bw_total::cpu0.inst 1486090034 # Total bandwidth to/from this memory (bytes/s) 282system.ruby.phys_mem.bw_total::cpu0.data 410786289 # Total bandwidth to/from this memory (bytes/s) 283system.ruby.phys_mem.bw_total::cpu1.CUs0.ComputeUnit 7541785 # Total bandwidth to/from this memory (bytes/s) 284system.ruby.phys_mem.bw_total::cpu1.CUs1.ComputeUnit 7541785 # Total bandwidth to/from this memory (bytes/s) 285system.ruby.phys_mem.bw_total::total 1911959894 # Total bandwidth to/from this memory (bytes/s) 286system.ruby.outstanding_req_hist::bucket_size 1 287system.ruby.outstanding_req_hist::max_bucket 9 288system.ruby.outstanding_req_hist::samples 114203 289system.ruby.outstanding_req_hist::mean 1.000035 290system.ruby.outstanding_req_hist::gmean 1.000024 291system.ruby.outstanding_req_hist::stdev 0.005918 292system.ruby.outstanding_req_hist \| 0 0.00% 0.00% \| 114199 100.00% 100.00% \| 4 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 293system.ruby.outstanding_req_hist::total 114203 294system.ruby.latency_hist::bucket_size 64 295system.ruby.latency_hist::max_bucket 639 296system.ruby.latency_hist::samples 114203 297system.ruby.latency_hist::mean 3.070988 298system.ruby.latency_hist::gmean 1.072272 299system.ruby.latency_hist::stdev 18.192328 300system.ruby.latency_hist \| 112654 98.64% 98.64% \| 11 0.01% 98.65% \| 1238 1.08% 99.74% \| 266 0.23% 99.97% \| 14 0.01% 99.98% \| 12 0.01% 99.99% \| 7 0.01% 100.00% \| 1 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 301system.ruby.latency_hist::total 114203 302system.ruby.hit_latency_hist::bucket_size 64 303system.ruby.hit_latency_hist::max_bucket 639 304system.ruby.hit_latency_hist::samples 1549 305system.ruby.hit_latency_hist::mean 152.827631 306system.ruby.hit_latency_hist::gmean 149.009432 307system.ruby.hit_latency_hist::stdev 40.628532 308system.ruby.hit_latency_hist \| 0 0.00% 0.00% \| 11 0.71% 0.71% \| 1238 79.92% 80.63% \| 266 17.17% 97.81% \| 14 0.90% 98.71% \| 12 0.77% 99.48% \| 7 0.45% 99.94% \| 1 0.06% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 309system.ruby.hit_latency_hist::total 1549 310system.ruby.miss_latency_hist::bucket_size 2 311system.ruby.miss_latency_hist::max_bucket 19 312system.ruby.miss_latency_hist::samples 112654 313system.ruby.miss_latency_hist::mean 1.011824 314system.ruby.miss_latency_hist::gmean 1.001936 315system.ruby.miss_latency_hist::stdev 0.461184 316system.ruby.miss_latency_hist \| 112580 99.93% 99.93% \| 0 0.00% 99.93% \| 0 0.00% 99.93% \| 0 0.00% 99.93% \| 0 0.00% 99.93% \| 0 0.00% 99.93% \| 0 0.00% 99.93% \| 0 0.00% 99.93% \| 0 0.00% 99.93% \| 74 0.07% 100.00% 317system.ruby.miss_latency_hist::total 112654 318system.ruby.L1Cache.incomplete_times 112580 319system.ruby.L2Cache.incomplete_times 74 320system.cp_cntrl0.L1D0cache.demand_hits 0 # Number of cache demand hits 321system.cp_cntrl0.L1D0cache.demand_misses 1556 # Number of cache demand misses 322system.cp_cntrl0.L1D0cache.demand_accesses 1556 # Number of cache demand accesses 323system.cp_cntrl0.L1D0cache.num_data_array_reads 16142 # number of data array reads 324system.cp_cntrl0.L1D0cache.num_data_array_writes 11998 # number of data array writes 325system.cp_cntrl0.L1D0cache.num_tag_array_reads 27136 # number of tag array reads 326system.cp_cntrl0.L1D0cache.num_tag_array_writes 1431 # number of tag array writes 327system.cp_cntrl0.L1D1cache.demand_hits 0 # Number of cache demand hits 328system.cp_cntrl0.L1D1cache.demand_misses 0 # Number of cache demand misses 329system.cp_cntrl0.L1D1cache.demand_accesses 0 # Number of cache demand accesses 330system.cp_cntrl0.L1Icache.demand_hits 0 # Number of cache demand hits 331system.cp_cntrl0.L1Icache.demand_misses 1287 # Number of cache demand misses 332system.cp_cntrl0.L1Icache.demand_accesses 1287 # Number of cache demand accesses 333system.cp_cntrl0.L1Icache.num_data_array_reads 85994 # number of data array reads 334system.cp_cntrl0.L1Icache.num_data_array_writes 67 # number of data array writes 335system.cp_cntrl0.L1Icache.num_tag_array_reads 87697 # number of tag array reads 336system.cp_cntrl0.L1Icache.num_tag_array_writes 67 # number of tag array writes 337system.cp_cntrl0.L2cache.demand_hits 0 # Number of cache demand hits 338system.cp_cntrl0.L2cache.demand_misses 1549 # Number of cache demand misses 339system.cp_cntrl0.L2cache.demand_accesses 1549 # Number of cache demand accesses 340system.cp_cntrl0.L2cache.num_data_array_reads 167 # number of data array reads 341system.cp_cntrl0.L2cache.num_data_array_writes 11993 # number of data array writes 342system.cp_cntrl0.L2cache.num_tag_array_reads 12092 # number of tag array reads 343system.cp_cntrl0.L2cache.num_tag_array_writes 1694 # number of tag array writes 344system.cpu0.clk_domain.clock 500 # Clock period in ticks 345system.cpu0.apic_clk_domain.clock 8000 # Clock period in ticks	1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 0.000469 # Number of seconds simulated 4sim_ticks 468854500 # Number of ticks simulated 5final_tick 468854500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000000 # Frequency of simulated ticks 7host_inst_rate 67943 # Simulator instruction rate (inst/s) 8host_op_rate 139717 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 475693968 # Simulator tick rate (ticks/s) 10host_mem_usage 1301796 # Number of bytes of host memory used 11host_seconds 0.99 # Real time elapsed on the host 12sim_insts 66963 # Number of instructions simulated 13sim_ops 137705 # Number of ops (including micro ops) simulated 14system.voltage_domain.voltage 1 # Voltage in Volts 15system.clk_domain.clock 1000 # Clock period in ticks 16system.mem_ctrls.bytes_read::dir_cntrl0 100032 # Number of bytes read from this memory 17system.mem_ctrls.bytes_read::total 100032 # Number of bytes read from this memory 18system.mem_ctrls.num_reads::dir_cntrl0 1563 # Number of read requests responded to by this memory 19system.mem_ctrls.num_reads::total 1563 # Number of read requests responded to by this memory 20system.mem_ctrls.bw_read::dir_cntrl0 213354036 # Total read bandwidth from this memory (bytes/s) 21system.mem_ctrls.bw_read::total 213354036 # Total read bandwidth from this memory (bytes/s) 22system.mem_ctrls.bw_total::dir_cntrl0 213354036 # Total bandwidth to/from this memory (bytes/s) 23system.mem_ctrls.bw_total::total 213354036 # Total bandwidth to/from this memory (bytes/s) 24system.mem_ctrls.readReqs 1563 # Number of read requests accepted 25system.mem_ctrls.writeReqs 0 # Number of write requests accepted 26system.mem_ctrls.readBursts 1563 # Number of DRAM read bursts, including those serviced by the write queue 27system.mem_ctrls.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue 28system.mem_ctrls.bytesReadDRAM 100032 # Total number of bytes read from DRAM 29system.mem_ctrls.bytesReadWrQ 0 # Total number of bytes read from write queue 30system.mem_ctrls.bytesWritten 0 # Total number of bytes written to DRAM 31system.mem_ctrls.bytesReadSys 100032 # Total read bytes from the system interface side 32system.mem_ctrls.bytesWrittenSys 0 # Total written bytes from the system interface side 33system.mem_ctrls.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue 34system.mem_ctrls.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one 35system.mem_ctrls.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 36system.mem_ctrls.perBankRdBursts::0 122 # Per bank write bursts 37system.mem_ctrls.perBankRdBursts::1 192 # Per bank write bursts 38system.mem_ctrls.perBankRdBursts::2 93 # Per bank write bursts 39system.mem_ctrls.perBankRdBursts::3 44 # Per bank write bursts 40system.mem_ctrls.perBankRdBursts::4 61 # Per bank write bursts 41system.mem_ctrls.perBankRdBursts::5 79 # Per bank write bursts 42system.mem_ctrls.perBankRdBursts::6 52 # Per bank write bursts 43system.mem_ctrls.perBankRdBursts::7 42 # Per bank write bursts 44system.mem_ctrls.perBankRdBursts::8 54 # Per bank write bursts 45system.mem_ctrls.perBankRdBursts::9 56 # Per bank write bursts 46system.mem_ctrls.perBankRdBursts::10 183 # Per bank write bursts 47system.mem_ctrls.perBankRdBursts::11 90 # Per bank write bursts 48system.mem_ctrls.perBankRdBursts::12 225 # Per bank write bursts 49system.mem_ctrls.perBankRdBursts::13 125 # Per bank write bursts 50system.mem_ctrls.perBankRdBursts::14 51 # Per bank write bursts 51system.mem_ctrls.perBankRdBursts::15 94 # Per bank write bursts 52system.mem_ctrls.perBankWrBursts::0 0 # Per bank write bursts 53system.mem_ctrls.perBankWrBursts::1 0 # Per bank write bursts 54system.mem_ctrls.perBankWrBursts::2 0 # Per bank write bursts 55system.mem_ctrls.perBankWrBursts::3 0 # Per bank write bursts 56system.mem_ctrls.perBankWrBursts::4 0 # Per bank write bursts 57system.mem_ctrls.perBankWrBursts::5 0 # Per bank write bursts 58system.mem_ctrls.perBankWrBursts::6 0 # Per bank write bursts 59system.mem_ctrls.perBankWrBursts::7 0 # Per bank write bursts 60system.mem_ctrls.perBankWrBursts::8 0 # Per bank write bursts 61system.mem_ctrls.perBankWrBursts::9 0 # Per bank write bursts 62system.mem_ctrls.perBankWrBursts::10 0 # Per bank write bursts 63system.mem_ctrls.perBankWrBursts::11 0 # Per bank write bursts 64system.mem_ctrls.perBankWrBursts::12 0 # Per bank write bursts 65system.mem_ctrls.perBankWrBursts::13 0 # Per bank write bursts 66system.mem_ctrls.perBankWrBursts::14 0 # Per bank write bursts 67system.mem_ctrls.perBankWrBursts::15 0 # Per bank write bursts 68system.mem_ctrls.numRdRetry 0 # Number of times read queue was full causing retry 69system.mem_ctrls.numWrRetry 0 # Number of times write queue was full causing retry 70system.mem_ctrls.totGap 468627000 # Total gap between requests 71system.mem_ctrls.readPktSize::0 0 # Read request sizes (log2) 72system.mem_ctrls.readPktSize::1 0 # Read request sizes (log2) 73system.mem_ctrls.readPktSize::2 0 # Read request sizes (log2) 74system.mem_ctrls.readPktSize::3 0 # Read request sizes (log2) 75system.mem_ctrls.readPktSize::4 0 # Read request sizes (log2) 76system.mem_ctrls.readPktSize::5 0 # Read request sizes (log2) 77system.mem_ctrls.readPktSize::6 1563 # Read request sizes (log2) 78system.mem_ctrls.writePktSize::0 0 # Write request sizes (log2) 79system.mem_ctrls.writePktSize::1 0 # Write request sizes (log2) 80system.mem_ctrls.writePktSize::2 0 # Write request sizes (log2) 81system.mem_ctrls.writePktSize::3 0 # Write request sizes (log2) 82system.mem_ctrls.writePktSize::4 0 # Write request sizes (log2) 83system.mem_ctrls.writePktSize::5 0 # Write request sizes (log2) 84system.mem_ctrls.writePktSize::6 0 # Write request sizes (log2) 85system.mem_ctrls.rdQLenPdf::0 1548 # What read queue length does an incoming req see 86system.mem_ctrls.rdQLenPdf::1 4 # What read queue length does an incoming req see 87system.mem_ctrls.rdQLenPdf::2 2 # What read queue length does an incoming req see 88system.mem_ctrls.rdQLenPdf::3 2 # What read queue length does an incoming req see 89system.mem_ctrls.rdQLenPdf::4 2 # What read queue length does an incoming req see 90system.mem_ctrls.rdQLenPdf::5 2 # What read queue length does an incoming req see 91system.mem_ctrls.rdQLenPdf::6 2 # What read queue length does an incoming req see 92system.mem_ctrls.rdQLenPdf::7 1 # What read queue length does an incoming req see 93system.mem_ctrls.rdQLenPdf::8 0 # What read queue length does an incoming req see 94system.mem_ctrls.rdQLenPdf::9 0 # What read queue length does an incoming req see 95system.mem_ctrls.rdQLenPdf::10 0 # What read queue length does an incoming req see 96system.mem_ctrls.rdQLenPdf::11 0 # What read queue length does an incoming req see 97system.mem_ctrls.rdQLenPdf::12 0 # What read queue length does an incoming req see 98system.mem_ctrls.rdQLenPdf::13 0 # What read queue length does an incoming req see 99system.mem_ctrls.rdQLenPdf::14 0 # What read queue length does an incoming req see 100system.mem_ctrls.rdQLenPdf::15 0 # What read queue length does an incoming req see 101system.mem_ctrls.rdQLenPdf::16 0 # What read queue length does an incoming req see 102system.mem_ctrls.rdQLenPdf::17 0 # What read queue length does an incoming req see 103system.mem_ctrls.rdQLenPdf::18 0 # What read queue length does an incoming req see 104system.mem_ctrls.rdQLenPdf::19 0 # What read queue length does an incoming req see 105system.mem_ctrls.rdQLenPdf::20 0 # What read queue length does an incoming req see 106system.mem_ctrls.rdQLenPdf::21 0 # What read queue length does an incoming req see 107system.mem_ctrls.rdQLenPdf::22 0 # What read queue length does an incoming req see 108system.mem_ctrls.rdQLenPdf::23 0 # What read queue length does an incoming req see 109system.mem_ctrls.rdQLenPdf::24 0 # What read queue length does an incoming req see 110system.mem_ctrls.rdQLenPdf::25 0 # What read queue length does an incoming req see 111system.mem_ctrls.rdQLenPdf::26 0 # What read queue length does an incoming req see 112system.mem_ctrls.rdQLenPdf::27 0 # What read queue length does an incoming req see 113system.mem_ctrls.rdQLenPdf::28 0 # What read queue length does an incoming req see 114system.mem_ctrls.rdQLenPdf::29 0 # What read queue length does an incoming req see 115system.mem_ctrls.rdQLenPdf::30 0 # What read queue length does an incoming req see 116system.mem_ctrls.rdQLenPdf::31 0 # What read queue length does an incoming req see 117system.mem_ctrls.wrQLenPdf::0 0 # What write queue length does an incoming req see 118system.mem_ctrls.wrQLenPdf::1 0 # What write queue length does an incoming req see 119system.mem_ctrls.wrQLenPdf::2 0 # What write queue length does an incoming req see 120system.mem_ctrls.wrQLenPdf::3 0 # What write queue length does an incoming req see 121system.mem_ctrls.wrQLenPdf::4 0 # What write queue length does an incoming req see 122system.mem_ctrls.wrQLenPdf::5 0 # What write queue length does an incoming req see 123system.mem_ctrls.wrQLenPdf::6 0 # What write queue length does an incoming req see 124system.mem_ctrls.wrQLenPdf::7 0 # What write queue length does an incoming req see 125system.mem_ctrls.wrQLenPdf::8 0 # What write queue length does an incoming req see 126system.mem_ctrls.wrQLenPdf::9 0 # What write queue length does an incoming req see 127system.mem_ctrls.wrQLenPdf::10 0 # What write queue length does an incoming req see 128system.mem_ctrls.wrQLenPdf::11 0 # What write queue length does an incoming req see 129system.mem_ctrls.wrQLenPdf::12 0 # What write queue length does an incoming req see 130system.mem_ctrls.wrQLenPdf::13 0 # What write queue length does an incoming req see 131system.mem_ctrls.wrQLenPdf::14 0 # What write queue length does an incoming req see 132system.mem_ctrls.wrQLenPdf::15 0 # What write queue length does an incoming req see 133system.mem_ctrls.wrQLenPdf::16 0 # What write queue length does an incoming req see 134system.mem_ctrls.wrQLenPdf::17 0 # What write queue length does an incoming req see 135system.mem_ctrls.wrQLenPdf::18 0 # What write queue length does an incoming req see 136system.mem_ctrls.wrQLenPdf::19 0 # What write queue length does an incoming req see 137system.mem_ctrls.wrQLenPdf::20 0 # What write queue length does an incoming req see 138system.mem_ctrls.wrQLenPdf::21 0 # What write queue length does an incoming req see 139system.mem_ctrls.wrQLenPdf::22 0 # What write queue length does an incoming req see 140system.mem_ctrls.wrQLenPdf::23 0 # What write queue length does an incoming req see 141system.mem_ctrls.wrQLenPdf::24 0 # What write queue length does an incoming req see 142system.mem_ctrls.wrQLenPdf::25 0 # What write queue length does an incoming req see 143system.mem_ctrls.wrQLenPdf::26 0 # What write queue length does an incoming req see 144system.mem_ctrls.wrQLenPdf::27 0 # What write queue length does an incoming req see 145system.mem_ctrls.wrQLenPdf::28 0 # What write queue length does an incoming req see 146system.mem_ctrls.wrQLenPdf::29 0 # What write queue length does an incoming req see 147system.mem_ctrls.wrQLenPdf::30 0 # What write queue length does an incoming req see 148system.mem_ctrls.wrQLenPdf::31 0 # What write queue length does an incoming req see 149system.mem_ctrls.wrQLenPdf::32 0 # What write queue length does an incoming req see 150system.mem_ctrls.wrQLenPdf::33 0 # What write queue length does an incoming req see 151system.mem_ctrls.wrQLenPdf::34 0 # What write queue length does an incoming req see 152system.mem_ctrls.wrQLenPdf::35 0 # What write queue length does an incoming req see 153system.mem_ctrls.wrQLenPdf::36 0 # What write queue length does an incoming req see 154system.mem_ctrls.wrQLenPdf::37 0 # What write queue length does an incoming req see 155system.mem_ctrls.wrQLenPdf::38 0 # What write queue length does an incoming req see 156system.mem_ctrls.wrQLenPdf::39 0 # What write queue length does an incoming req see 157system.mem_ctrls.wrQLenPdf::40 0 # What write queue length does an incoming req see 158system.mem_ctrls.wrQLenPdf::41 0 # What write queue length does an incoming req see 159system.mem_ctrls.wrQLenPdf::42 0 # What write queue length does an incoming req see 160system.mem_ctrls.wrQLenPdf::43 0 # What write queue length does an incoming req see 161system.mem_ctrls.wrQLenPdf::44 0 # What write queue length does an incoming req see 162system.mem_ctrls.wrQLenPdf::45 0 # What write queue length does an incoming req see 163system.mem_ctrls.wrQLenPdf::46 0 # What write queue length does an incoming req see 164system.mem_ctrls.wrQLenPdf::47 0 # What write queue length does an incoming req see 165system.mem_ctrls.wrQLenPdf::48 0 # What write queue length does an incoming req see 166system.mem_ctrls.wrQLenPdf::49 0 # What write queue length does an incoming req see 167system.mem_ctrls.wrQLenPdf::50 0 # What write queue length does an incoming req see 168system.mem_ctrls.wrQLenPdf::51 0 # What write queue length does an incoming req see 169system.mem_ctrls.wrQLenPdf::52 0 # What write queue length does an incoming req see 170system.mem_ctrls.wrQLenPdf::53 0 # What write queue length does an incoming req see 171system.mem_ctrls.wrQLenPdf::54 0 # What write queue length does an incoming req see 172system.mem_ctrls.wrQLenPdf::55 0 # What write queue length does an incoming req see 173system.mem_ctrls.wrQLenPdf::56 0 # What write queue length does an incoming req see 174system.mem_ctrls.wrQLenPdf::57 0 # What write queue length does an incoming req see 175system.mem_ctrls.wrQLenPdf::58 0 # What write queue length does an incoming req see 176system.mem_ctrls.wrQLenPdf::59 0 # What write queue length does an incoming req see 177system.mem_ctrls.wrQLenPdf::60 0 # What write queue length does an incoming req see 178system.mem_ctrls.wrQLenPdf::61 0 # What write queue length does an incoming req see 179system.mem_ctrls.wrQLenPdf::62 0 # What write queue length does an incoming req see 180system.mem_ctrls.wrQLenPdf::63 0 # What write queue length does an incoming req see 181system.mem_ctrls.bytesPerActivate::samples 450 # Bytes accessed per row activation 182system.mem_ctrls.bytesPerActivate::mean 221.297778 # Bytes accessed per row activation 183system.mem_ctrls.bytesPerActivate::gmean 151.217299 # Bytes accessed per row activation 184system.mem_ctrls.bytesPerActivate::stdev 224.192300 # Bytes accessed per row activation 185system.mem_ctrls.bytesPerActivate::0-127 165 36.67% 36.67% # Bytes accessed per row activation 186system.mem_ctrls.bytesPerActivate::128-255 148 32.89% 69.56% # Bytes accessed per row activation 187system.mem_ctrls.bytesPerActivate::256-383 55 12.22% 81.78% # Bytes accessed per row activation 188system.mem_ctrls.bytesPerActivate::384-511 28 6.22% 88.00% # Bytes accessed per row activation 189system.mem_ctrls.bytesPerActivate::512-639 19 4.22% 92.22% # Bytes accessed per row activation 190system.mem_ctrls.bytesPerActivate::640-767 11 2.44% 94.67% # Bytes accessed per row activation 191system.mem_ctrls.bytesPerActivate::768-895 8 1.78% 96.44% # Bytes accessed per row activation 192system.mem_ctrls.bytesPerActivate::896-1023 6 1.33% 97.78% # Bytes accessed per row activation 193system.mem_ctrls.bytesPerActivate::1024-1151 10 2.22% 100.00% # Bytes accessed per row activation 194system.mem_ctrls.bytesPerActivate::total 450 # Bytes accessed per row activation 195system.mem_ctrls.totQLat 14130749 # Total ticks spent queuing 196system.mem_ctrls.totMemAccLat 43436999 # Total ticks spent from burst creation until serviced by the DRAM 197system.mem_ctrls.totBusLat 7815000 # Total ticks spent in databus transfers 198system.mem_ctrls.avgQLat 9040.79 # Average queueing delay per DRAM burst 199system.mem_ctrls.avgBusLat 5000.00 # Average bus latency per DRAM burst 200system.mem_ctrls.avgMemAccLat 27790.79 # Average memory access latency per DRAM burst 201system.mem_ctrls.avgRdBW 213.35 # Average DRAM read bandwidth in MiByte/s 202system.mem_ctrls.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s 203system.mem_ctrls.avgRdBWSys 213.35 # Average system read bandwidth in MiByte/s 204system.mem_ctrls.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s 205system.mem_ctrls.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 206system.mem_ctrls.busUtil 1.67 # Data bus utilization in percentage 207system.mem_ctrls.busUtilRead 1.67 # Data bus utilization in percentage for reads 208system.mem_ctrls.busUtilWrite 0.00 # Data bus utilization in percentage for writes 209system.mem_ctrls.avgRdQLen 1.01 # Average read queue length when enqueuing 210system.mem_ctrls.avgWrQLen 0.00 # Average write queue length when enqueuing 211system.mem_ctrls.readRowHits 1109 # Number of row buffer hits during reads 212system.mem_ctrls.writeRowHits 0 # Number of row buffer hits during writes 213system.mem_ctrls.readRowHitRate 70.95 # Row buffer hit rate for reads 214system.mem_ctrls.writeRowHitRate nan # Row buffer hit rate for writes 215system.mem_ctrls.avgGap 299825.34 # Average gap between requests 216system.mem_ctrls.pageHitRate 70.95 # Row buffer hit rate, read and write combined 217system.mem_ctrls_0.actEnergy 1300320 # Energy for activate commands per rank (pJ) 218system.mem_ctrls_0.preEnergy 709500 # Energy for precharge commands per rank (pJ) 219system.mem_ctrls_0.readEnergy 5335200 # Energy for read commands per rank (pJ) 220system.mem_ctrls_0.writeEnergy 0 # Energy for write commands per rank (pJ) 221system.mem_ctrls_0.refreshEnergy 30513600 # Energy for refresh commands per rank (pJ) 222system.mem_ctrls_0.actBackEnergy 265391145 # Energy for active background per rank (pJ) 223system.mem_ctrls_0.preBackEnergy 47661750 # Energy for precharge background per rank (pJ) 224system.mem_ctrls_0.totalEnergy 350911515 # Total energy per rank (pJ) 225system.mem_ctrls_0.averagePower 750.717244 # Core power per rank (mW) 226system.mem_ctrls_0.memoryStateTime::IDLE 79008000 # Time in different power states 227system.mem_ctrls_0.memoryStateTime::REF 15600000 # Time in different power states 228system.mem_ctrls_0.memoryStateTime::PRE_PDN 0 # Time in different power states 229system.mem_ctrls_0.memoryStateTime::ACT 374147000 # Time in different power states 230system.mem_ctrls_0.memoryStateTime::ACT_PDN 0 # Time in different power states 231system.mem_ctrls_1.actEnergy 2101680 # Energy for activate commands per rank (pJ) 232system.mem_ctrls_1.preEnergy 1146750 # Energy for precharge commands per rank (pJ) 233system.mem_ctrls_1.readEnergy 6801600 # Energy for read commands per rank (pJ) 234system.mem_ctrls_1.writeEnergy 0 # Energy for write commands per rank (pJ) 235system.mem_ctrls_1.refreshEnergy 30513600 # Energy for refresh commands per rank (pJ) 236system.mem_ctrls_1.actBackEnergy 276170130 # Energy for active background per rank (pJ) 237system.mem_ctrls_1.preBackEnergy 38206500 # Energy for precharge background per rank (pJ) 238system.mem_ctrls_1.totalEnergy 354940260 # Total energy per rank (pJ) 239system.mem_ctrls_1.averagePower 759.336079 # Core power per rank (mW) 240system.mem_ctrls_1.memoryStateTime::IDLE 61948750 # Time in different power states 241system.mem_ctrls_1.memoryStateTime::REF 15600000 # Time in different power states 242system.mem_ctrls_1.memoryStateTime::PRE_PDN 0 # Time in different power states 243system.mem_ctrls_1.memoryStateTime::ACT 389900000 # Time in different power states 244system.mem_ctrls_1.memoryStateTime::ACT_PDN 0 # Time in different power states 245system.ruby.clk_domain.clock 500 # Clock period in ticks 246system.ruby.phys_mem.bytes_read::cpu0.inst 696760 # Number of bytes read from this memory 247system.ruby.phys_mem.bytes_read::cpu0.data 119832 # Number of bytes read from this memory 248system.ruby.phys_mem.bytes_read::cpu1.CUs0.ComputeUnit 3280 # Number of bytes read from this memory 249system.ruby.phys_mem.bytes_read::cpu1.CUs1.ComputeUnit 3280 # Number of bytes read from this memory 250system.ruby.phys_mem.bytes_read::total 823152 # Number of bytes read from this memory 251system.ruby.phys_mem.bytes_inst_read::cpu0.inst 696760 # Number of instructions bytes read from this memory 252system.ruby.phys_mem.bytes_inst_read::cpu1.CUs0.ComputeUnit 2000 # Number of instructions bytes read from this memory 253system.ruby.phys_mem.bytes_inst_read::cpu1.CUs1.ComputeUnit 2000 # Number of instructions bytes read from this memory 254system.ruby.phys_mem.bytes_inst_read::total 700760 # Number of instructions bytes read from this memory 255system.ruby.phys_mem.bytes_written::cpu0.data 72767 # Number of bytes written to this memory 256system.ruby.phys_mem.bytes_written::cpu1.CUs0.ComputeUnit 256 # Number of bytes written to this memory 257system.ruby.phys_mem.bytes_written::cpu1.CUs1.ComputeUnit 256 # Number of bytes written to this memory 258system.ruby.phys_mem.bytes_written::total 73279 # Number of bytes written to this memory 259system.ruby.phys_mem.num_reads::cpu0.inst 87095 # Number of read requests responded to by this memory 260system.ruby.phys_mem.num_reads::cpu0.data 16686 # Number of read requests responded to by this memory 261system.ruby.phys_mem.num_reads::cpu1.CUs0.ComputeUnit 555 # Number of read requests responded to by this memory 262system.ruby.phys_mem.num_reads::cpu1.CUs1.ComputeUnit 555 # Number of read requests responded to by this memory 263system.ruby.phys_mem.num_reads::total 104891 # Number of read requests responded to by this memory 264system.ruby.phys_mem.num_writes::cpu0.data 10422 # Number of write requests responded to by this memory 265system.ruby.phys_mem.num_writes::cpu1.CUs0.ComputeUnit 256 # Number of write requests responded to by this memory 266system.ruby.phys_mem.num_writes::cpu1.CUs1.ComputeUnit 256 # Number of write requests responded to by this memory 267system.ruby.phys_mem.num_writes::total 10934 # Number of write requests responded to by this memory 268system.ruby.phys_mem.bw_read::cpu0.inst 1486090034 # Total read bandwidth from this memory (bytes/s) 269system.ruby.phys_mem.bw_read::cpu0.data 255584622 # Total read bandwidth from this memory (bytes/s) 270system.ruby.phys_mem.bw_read::cpu1.CUs0.ComputeUnit 6995774 # Total read bandwidth from this memory (bytes/s) 271system.ruby.phys_mem.bw_read::cpu1.CUs1.ComputeUnit 6995774 # Total read bandwidth from this memory (bytes/s) 272system.ruby.phys_mem.bw_read::total 1755666203 # Total read bandwidth from this memory (bytes/s) 273system.ruby.phys_mem.bw_inst_read::cpu0.inst 1486090034 # Instruction read bandwidth from this memory (bytes/s) 274system.ruby.phys_mem.bw_inst_read::cpu1.CUs0.ComputeUnit 4265716 # Instruction read bandwidth from this memory (bytes/s) 275system.ruby.phys_mem.bw_inst_read::cpu1.CUs1.ComputeUnit 4265716 # Instruction read bandwidth from this memory (bytes/s) 276system.ruby.phys_mem.bw_inst_read::total 1494621466 # Instruction read bandwidth from this memory (bytes/s) 277system.ruby.phys_mem.bw_write::cpu0.data 155201667 # Write bandwidth from this memory (bytes/s) 278system.ruby.phys_mem.bw_write::cpu1.CUs0.ComputeUnit 546012 # Write bandwidth from this memory (bytes/s) 279system.ruby.phys_mem.bw_write::cpu1.CUs1.ComputeUnit 546012 # Write bandwidth from this memory (bytes/s) 280system.ruby.phys_mem.bw_write::total 156293690 # Write bandwidth from this memory (bytes/s) 281system.ruby.phys_mem.bw_total::cpu0.inst 1486090034 # Total bandwidth to/from this memory (bytes/s) 282system.ruby.phys_mem.bw_total::cpu0.data 410786289 # Total bandwidth to/from this memory (bytes/s) 283system.ruby.phys_mem.bw_total::cpu1.CUs0.ComputeUnit 7541785 # Total bandwidth to/from this memory (bytes/s) 284system.ruby.phys_mem.bw_total::cpu1.CUs1.ComputeUnit 7541785 # Total bandwidth to/from this memory (bytes/s) 285system.ruby.phys_mem.bw_total::total 1911959894 # Total bandwidth to/from this memory (bytes/s) 286system.ruby.outstanding_req_hist::bucket_size 1 287system.ruby.outstanding_req_hist::max_bucket 9 288system.ruby.outstanding_req_hist::samples 114203 289system.ruby.outstanding_req_hist::mean 1.000035 290system.ruby.outstanding_req_hist::gmean 1.000024 291system.ruby.outstanding_req_hist::stdev 0.005918 292system.ruby.outstanding_req_hist \| 0 0.00% 0.00% \| 114199 100.00% 100.00% \| 4 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 293system.ruby.outstanding_req_hist::total 114203 294system.ruby.latency_hist::bucket_size 64 295system.ruby.latency_hist::max_bucket 639 296system.ruby.latency_hist::samples 114203 297system.ruby.latency_hist::mean 3.070988 298system.ruby.latency_hist::gmean 1.072272 299system.ruby.latency_hist::stdev 18.192328 300system.ruby.latency_hist \| 112654 98.64% 98.64% \| 11 0.01% 98.65% \| 1238 1.08% 99.74% \| 266 0.23% 99.97% \| 14 0.01% 99.98% \| 12 0.01% 99.99% \| 7 0.01% 100.00% \| 1 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 301system.ruby.latency_hist::total 114203 302system.ruby.hit_latency_hist::bucket_size 64 303system.ruby.hit_latency_hist::max_bucket 639 304system.ruby.hit_latency_hist::samples 1549 305system.ruby.hit_latency_hist::mean 152.827631 306system.ruby.hit_latency_hist::gmean 149.009432 307system.ruby.hit_latency_hist::stdev 40.628532 308system.ruby.hit_latency_hist \| 0 0.00% 0.00% \| 11 0.71% 0.71% \| 1238 79.92% 80.63% \| 266 17.17% 97.81% \| 14 0.90% 98.71% \| 12 0.77% 99.48% \| 7 0.45% 99.94% \| 1 0.06% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 309system.ruby.hit_latency_hist::total 1549 310system.ruby.miss_latency_hist::bucket_size 2 311system.ruby.miss_latency_hist::max_bucket 19 312system.ruby.miss_latency_hist::samples 112654 313system.ruby.miss_latency_hist::mean 1.011824 314system.ruby.miss_latency_hist::gmean 1.001936 315system.ruby.miss_latency_hist::stdev 0.461184 316system.ruby.miss_latency_hist \| 112580 99.93% 99.93% \| 0 0.00% 99.93% \| 0 0.00% 99.93% \| 0 0.00% 99.93% \| 0 0.00% 99.93% \| 0 0.00% 99.93% \| 0 0.00% 99.93% \| 0 0.00% 99.93% \| 0 0.00% 99.93% \| 74 0.07% 100.00% 317system.ruby.miss_latency_hist::total 112654 318system.ruby.L1Cache.incomplete_times 112580 319system.ruby.L2Cache.incomplete_times 74 320system.cp_cntrl0.L1D0cache.demand_hits 0 # Number of cache demand hits 321system.cp_cntrl0.L1D0cache.demand_misses 1556 # Number of cache demand misses 322system.cp_cntrl0.L1D0cache.demand_accesses 1556 # Number of cache demand accesses 323system.cp_cntrl0.L1D0cache.num_data_array_reads 16142 # number of data array reads 324system.cp_cntrl0.L1D0cache.num_data_array_writes 11998 # number of data array writes 325system.cp_cntrl0.L1D0cache.num_tag_array_reads 27136 # number of tag array reads 326system.cp_cntrl0.L1D0cache.num_tag_array_writes 1431 # number of tag array writes 327system.cp_cntrl0.L1D1cache.demand_hits 0 # Number of cache demand hits 328system.cp_cntrl0.L1D1cache.demand_misses 0 # Number of cache demand misses 329system.cp_cntrl0.L1D1cache.demand_accesses 0 # Number of cache demand accesses 330system.cp_cntrl0.L1Icache.demand_hits 0 # Number of cache demand hits 331system.cp_cntrl0.L1Icache.demand_misses 1287 # Number of cache demand misses 332system.cp_cntrl0.L1Icache.demand_accesses 1287 # Number of cache demand accesses 333system.cp_cntrl0.L1Icache.num_data_array_reads 85994 # number of data array reads 334system.cp_cntrl0.L1Icache.num_data_array_writes 67 # number of data array writes 335system.cp_cntrl0.L1Icache.num_tag_array_reads 87697 # number of tag array reads 336system.cp_cntrl0.L1Icache.num_tag_array_writes 67 # number of tag array writes 337system.cp_cntrl0.L2cache.demand_hits 0 # Number of cache demand hits 338system.cp_cntrl0.L2cache.demand_misses 1549 # Number of cache demand misses 339system.cp_cntrl0.L2cache.demand_accesses 1549 # Number of cache demand accesses 340system.cp_cntrl0.L2cache.num_data_array_reads 167 # number of data array reads 341system.cp_cntrl0.L2cache.num_data_array_writes 11993 # number of data array writes 342system.cp_cntrl0.L2cache.num_tag_array_reads 12092 # number of tag array reads 343system.cp_cntrl0.L2cache.num_tag_array_writes 1694 # number of tag array writes 344system.cpu0.clk_domain.clock 500 # Clock period in ticks 345system.cpu0.apic_clk_domain.clock 8000 # Clock period in ticks
346system.cpu0.workload.num_syscalls 21 # Number of system calls	346system.cpu0.workload.numSyscalls 21 # Number of system calls
347system.cpu0.numCycles 937709 # number of cpu cycles simulated 348system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started 349system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed 350system.cpu0.committedInsts 66963 # Number of instructions committed 351system.cpu0.committedOps 137705 # Number of ops (including micro ops) committed 352system.cpu0.num_int_alu_accesses 136380 # Number of integer alu accesses 353system.cpu0.num_fp_alu_accesses 1279 # Number of float alu accesses 354system.cpu0.num_func_calls 3196 # number of times a function call or return occured 355system.cpu0.num_conditional_control_insts 12151 # number of instructions that are conditional controls 356system.cpu0.num_int_insts 136380 # number of integer instructions 357system.cpu0.num_fp_insts 1279 # number of float instructions 358system.cpu0.num_int_register_reads 257490 # number of times the integer registers were read 359system.cpu0.num_int_register_writes 110039 # number of times the integer registers were written 360system.cpu0.num_fp_register_reads 1981 # number of times the floating registers were read 361system.cpu0.num_fp_register_writes 981 # number of times the floating registers were written 362system.cpu0.num_cc_register_reads 78262 # number of times the CC registers were read 363system.cpu0.num_cc_register_writes 42183 # number of times the CC registers were written 364system.cpu0.num_mem_refs 27198 # number of memory refs 365system.cpu0.num_load_insts 16684 # Number of load instructions 366system.cpu0.num_store_insts 10514 # Number of store instructions 367system.cpu0.num_idle_cycles 7323.003984 # Number of idle cycles 368system.cpu0.num_busy_cycles 930385.996016 # Number of busy cycles 369system.cpu0.not_idle_fraction 0.992191 # Percentage of non-idle cycles 370system.cpu0.idle_fraction 0.007809 # Percentage of idle cycles 371system.cpu0.Branches 16199 # Number of branches fetched 372system.cpu0.op_class::No_OpClass 615 0.45% 0.45% # Class of executed instruction 373system.cpu0.op_class::IntAlu 108791 79.00% 79.45% # Class of executed instruction 374system.cpu0.op_class::IntMult 13 0.01% 79.46% # Class of executed instruction 375system.cpu0.op_class::IntDiv 138 0.10% 79.56% # Class of executed instruction 376system.cpu0.op_class::FloatAdd 950 0.69% 80.25% # Class of executed instruction 377system.cpu0.op_class::FloatCmp 0 0.00% 80.25% # Class of executed instruction 378system.cpu0.op_class::FloatCvt 0 0.00% 80.25% # Class of executed instruction 379system.cpu0.op_class::FloatMult 0 0.00% 80.25% # Class of executed instruction 380system.cpu0.op_class::FloatDiv 0 0.00% 80.25% # Class of executed instruction 381system.cpu0.op_class::FloatSqrt 0 0.00% 80.25% # Class of executed instruction 382system.cpu0.op_class::SimdAdd 0 0.00% 80.25% # Class of executed instruction 383system.cpu0.op_class::SimdAddAcc 0 0.00% 80.25% # Class of executed instruction 384system.cpu0.op_class::SimdAlu 0 0.00% 80.25% # Class of executed instruction 385system.cpu0.op_class::SimdCmp 0 0.00% 80.25% # Class of executed instruction 386system.cpu0.op_class::SimdCvt 0 0.00% 80.25% # Class of executed instruction 387system.cpu0.op_class::SimdMisc 0 0.00% 80.25% # Class of executed instruction 388system.cpu0.op_class::SimdMult 0 0.00% 80.25% # Class of executed instruction 389system.cpu0.op_class::SimdMultAcc 0 0.00% 80.25% # Class of executed instruction 390system.cpu0.op_class::SimdShift 0 0.00% 80.25% # Class of executed instruction 391system.cpu0.op_class::SimdShiftAcc 0 0.00% 80.25% # Class of executed instruction 392system.cpu0.op_class::SimdSqrt 0 0.00% 80.25% # Class of executed instruction 393system.cpu0.op_class::SimdFloatAdd 0 0.00% 80.25% # Class of executed instruction 394system.cpu0.op_class::SimdFloatAlu 0 0.00% 80.25% # Class of executed instruction 395system.cpu0.op_class::SimdFloatCmp 0 0.00% 80.25% # Class of executed instruction 396system.cpu0.op_class::SimdFloatCvt 0 0.00% 80.25% # Class of executed instruction 397system.cpu0.op_class::SimdFloatDiv 0 0.00% 80.25% # Class of executed instruction 398system.cpu0.op_class::SimdFloatMisc 0 0.00% 80.25% # Class of executed instruction 399system.cpu0.op_class::SimdFloatMult 0 0.00% 80.25% # Class of executed instruction 400system.cpu0.op_class::SimdFloatMultAcc 0 0.00% 80.25% # Class of executed instruction 401system.cpu0.op_class::SimdFloatSqrt 0 0.00% 80.25% # Class of executed instruction 402system.cpu0.op_class::MemRead 16684 12.12% 92.36% # Class of executed instruction 403system.cpu0.op_class::MemWrite 10514 7.64% 100.00% # Class of executed instruction 404system.cpu0.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction 405system.cpu0.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction 406system.cpu0.op_class::total 137705 # Class of executed instruction 407system.cpu1.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 408system.cpu1.clk_domain.clock 1000 # Clock period in ticks 409system.cpu1.CUs0.wavefronts00.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 410system.cpu1.CUs0.wavefronts00.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 411system.cpu1.CUs0.wavefronts00.timesBlockedDueRAWDependencies 271 # number of times the wf's instructions are blocked due to RAW dependencies 412system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::samples 39 # number of executed instructions with N source register operands 413system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::mean 0.794872 # number of executed instructions with N source register operands 414system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::stdev 0.863880 # number of executed instructions with N source register operands 415system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N source register operands 416system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::0-1 28 71.79% 71.79% # number of executed instructions with N source register operands 417system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::2-3 11 28.21% 100.00% # number of executed instructions with N source register operands 418system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::4 0 0.00% 100.00% # number of executed instructions with N source register operands 419system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N source register operands 420system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 421system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::max_value 2 # number of executed instructions with N source register operands 422system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::total 39 # number of executed instructions with N source register operands 423system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::samples 39 # number of executed instructions with N destination register operands 424system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::mean 0.589744 # number of executed instructions with N destination register operands 425system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::stdev 0.498310 # number of executed instructions with N destination register operands 426system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N destination register operands 427system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::0-1 39 100.00% 100.00% # number of executed instructions with N destination register operands 428system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::2-3 0 0.00% 100.00% # number of executed instructions with N destination register operands 429system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N destination register operands 430system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 431system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::max_value 1 # number of executed instructions with N destination register operands 432system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::total 39 # number of executed instructions with N destination register operands 433system.cpu1.CUs0.wavefronts01.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 434system.cpu1.CUs0.wavefronts01.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 435system.cpu1.CUs0.wavefronts01.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 436system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 437system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 438system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 439system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 440system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 441system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 442system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 443system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 444system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 445system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 446system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 447system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 448system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 449system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 450system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 451system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 452system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 453system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 454system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 455system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 456system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 457system.cpu1.CUs0.wavefronts02.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 458system.cpu1.CUs0.wavefronts02.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 459system.cpu1.CUs0.wavefronts02.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 460system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 461system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 462system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 463system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 464system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 465system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 466system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 467system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 468system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 469system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 470system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 471system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 472system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 473system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 474system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 475system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 476system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 477system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 478system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 479system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 480system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 481system.cpu1.CUs0.wavefronts03.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 482system.cpu1.CUs0.wavefronts03.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 483system.cpu1.CUs0.wavefronts03.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 484system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 485system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 486system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 487system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 488system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 489system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 490system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 491system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 492system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 493system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 494system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 495system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 496system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 497system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 498system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 499system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 500system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 501system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 502system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 503system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 504system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 505system.cpu1.CUs0.wavefronts04.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 506system.cpu1.CUs0.wavefronts04.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 507system.cpu1.CUs0.wavefronts04.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 508system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 509system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 510system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 511system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 512system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 513system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 514system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 515system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 516system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 517system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 518system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 519system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 520system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 521system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 522system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 523system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 524system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 525system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 526system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 527system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 528system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 529system.cpu1.CUs0.wavefronts05.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 530system.cpu1.CUs0.wavefronts05.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 531system.cpu1.CUs0.wavefronts05.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 532system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 533system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 534system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 535system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 536system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 537system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 538system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 539system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 540system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 541system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 542system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 543system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 544system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 545system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 546system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 547system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 548system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 549system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 550system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 551system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 552system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 553system.cpu1.CUs0.wavefronts06.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 554system.cpu1.CUs0.wavefronts06.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 555system.cpu1.CUs0.wavefronts06.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 556system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 557system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 558system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 559system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 560system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 561system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 562system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 563system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 564system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 565system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 566system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 567system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 568system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 569system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 570system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 571system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 572system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 573system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 574system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 575system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 576system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 577system.cpu1.CUs0.wavefronts07.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 578system.cpu1.CUs0.wavefronts07.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 579system.cpu1.CUs0.wavefronts07.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 580system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 581system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 582system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 583system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 584system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 585system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 586system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 587system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 588system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 589system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 590system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 591system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 592system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 593system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 594system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 595system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 596system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 597system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 598system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 599system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 600system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 601system.cpu1.CUs0.wavefronts08.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 602system.cpu1.CUs0.wavefronts08.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 603system.cpu1.CUs0.wavefronts08.timesBlockedDueRAWDependencies 252 # number of times the wf's instructions are blocked due to RAW dependencies 604system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::samples 34 # number of executed instructions with N source register operands 605system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::mean 0.852941 # number of executed instructions with N source register operands 606system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::stdev 0.857493 # number of executed instructions with N source register operands 607system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N source register operands 608system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::0-1 24 70.59% 70.59% # number of executed instructions with N source register operands 609system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::2-3 10 29.41% 100.00% # number of executed instructions with N source register operands 610system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::4 0 0.00% 100.00% # number of executed instructions with N source register operands 611system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N source register operands 612system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 613system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::max_value 2 # number of executed instructions with N source register operands 614system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::total 34 # number of executed instructions with N source register operands 615system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::samples 34 # number of executed instructions with N destination register operands 616system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::mean 0.617647 # number of executed instructions with N destination register operands 617system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::stdev 0.493270 # number of executed instructions with N destination register operands 618system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N destination register operands 619system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::0-1 34 100.00% 100.00% # number of executed instructions with N destination register operands 620system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::2-3 0 0.00% 100.00% # number of executed instructions with N destination register operands 621system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N destination register operands 622system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 623system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::max_value 1 # number of executed instructions with N destination register operands 624system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::total 34 # number of executed instructions with N destination register operands 625system.cpu1.CUs0.wavefronts09.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 626system.cpu1.CUs0.wavefronts09.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 627system.cpu1.CUs0.wavefronts09.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 628system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 629system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 630system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 631system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 632system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 633system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 634system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 635system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 636system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 637system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 638system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 639system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 640system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 641system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 642system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 643system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 644system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 645system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 646system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 647system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 648system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 649system.cpu1.CUs0.wavefronts10.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 650system.cpu1.CUs0.wavefronts10.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 651system.cpu1.CUs0.wavefronts10.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 652system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 653system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 654system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 655system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 656system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 657system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 658system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 659system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 660system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 661system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 662system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 663system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 664system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 665system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 666system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 667system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 668system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 669system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 670system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 671system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 672system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 673system.cpu1.CUs0.wavefronts11.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 674system.cpu1.CUs0.wavefronts11.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 675system.cpu1.CUs0.wavefronts11.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 676system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 677system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 678system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 679system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 680system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 681system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 682system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 683system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 684system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 685system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 686system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 687system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 688system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 689system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 690system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 691system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 692system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 693system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 694system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 695system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 696system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 697system.cpu1.CUs0.wavefronts12.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 698system.cpu1.CUs0.wavefronts12.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 699system.cpu1.CUs0.wavefronts12.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 700system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 701system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 702system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 703system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 704system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 705system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 706system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 707system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 708system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 709system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 710system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 711system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 712system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 713system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 714system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 715system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 716system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 717system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 718system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 719system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 720system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 721system.cpu1.CUs0.wavefronts13.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 722system.cpu1.CUs0.wavefronts13.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 723system.cpu1.CUs0.wavefronts13.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 724system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 725system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 726system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 727system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 728system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 729system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 730system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 731system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 732system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 733system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 734system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 735system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 736system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 737system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 738system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 739system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 740system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 741system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 742system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 743system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 744system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 745system.cpu1.CUs0.wavefronts14.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 746system.cpu1.CUs0.wavefronts14.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 747system.cpu1.CUs0.wavefronts14.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 748system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 749system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 750system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 751system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 752system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 753system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 754system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 755system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 756system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 757system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 758system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 759system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 760system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 761system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 762system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 763system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 764system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 765system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 766system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 767system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 768system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 769system.cpu1.CUs0.wavefronts15.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 770system.cpu1.CUs0.wavefronts15.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 771system.cpu1.CUs0.wavefronts15.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 772system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 773system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 774system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 775system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 776system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 777system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 778system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 779system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 780system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 781system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 782system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 783system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 784system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 785system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 786system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 787system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 788system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 789system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 790system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 791system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 792system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 793system.cpu1.CUs0.wavefronts16.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 794system.cpu1.CUs0.wavefronts16.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 795system.cpu1.CUs0.wavefronts16.timesBlockedDueRAWDependencies 243 # number of times the wf's instructions are blocked due to RAW dependencies 796system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::samples 34 # number of executed instructions with N source register operands 797system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::mean 0.852941 # number of executed instructions with N source register operands 798system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::stdev 0.857493 # number of executed instructions with N source register operands 799system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N source register operands 800system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::0-1 24 70.59% 70.59% # number of executed instructions with N source register operands 801system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::2-3 10 29.41% 100.00% # number of executed instructions with N source register operands 802system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::4 0 0.00% 100.00% # number of executed instructions with N source register operands 803system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N source register operands 804system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 805system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::max_value 2 # number of executed instructions with N source register operands 806system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::total 34 # number of executed instructions with N source register operands 807system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::samples 34 # number of executed instructions with N destination register operands 808system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::mean 0.617647 # number of executed instructions with N destination register operands 809system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::stdev 0.493270 # number of executed instructions with N destination register operands 810system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N destination register operands 811system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::0-1 34 100.00% 100.00% # number of executed instructions with N destination register operands 812system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::2-3 0 0.00% 100.00% # number of executed instructions with N destination register operands 813system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N destination register operands 814system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 815system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::max_value 1 # number of executed instructions with N destination register operands 816system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::total 34 # number of executed instructions with N destination register operands 817system.cpu1.CUs0.wavefronts17.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 818system.cpu1.CUs0.wavefronts17.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 819system.cpu1.CUs0.wavefronts17.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 820system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 821system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 822system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 823system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 824system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 825system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 826system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 827system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 828system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 829system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 830system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 831system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 832system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 833system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 834system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 835system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 836system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 837system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 838system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 839system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 840system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 841system.cpu1.CUs0.wavefronts18.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 842system.cpu1.CUs0.wavefronts18.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 843system.cpu1.CUs0.wavefronts18.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 844system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 845system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 846system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 847system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 848system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 849system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 850system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 851system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 852system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 853system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 854system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 855system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 856system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 857system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 858system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 859system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 860system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 861system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 862system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 863system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 864system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 865system.cpu1.CUs0.wavefronts19.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 866system.cpu1.CUs0.wavefronts19.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 867system.cpu1.CUs0.wavefronts19.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 868system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 869system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 870system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 871system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 872system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 873system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 874system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 875system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 876system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 877system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 878system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 879system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 880system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 881system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 882system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 883system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 884system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 885system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 886system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 887system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 888system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 889system.cpu1.CUs0.wavefronts20.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 890system.cpu1.CUs0.wavefronts20.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 891system.cpu1.CUs0.wavefronts20.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 892system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 893system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 894system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 895system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 896system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 897system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 898system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 899system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 900system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 901system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 902system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 903system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 904system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 905system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 906system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 907system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 908system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 909system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 910system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 911system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 912system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 913system.cpu1.CUs0.wavefronts21.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 914system.cpu1.CUs0.wavefronts21.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 915system.cpu1.CUs0.wavefronts21.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 916system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 917system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 918system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 919system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 920system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 921system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 922system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 923system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 924system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 925system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 926system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 927system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 928system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 929system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 930system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 931system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 932system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 933system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 934system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 935system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 936system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 937system.cpu1.CUs0.wavefronts22.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 938system.cpu1.CUs0.wavefronts22.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 939system.cpu1.CUs0.wavefronts22.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 940system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 941system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 942system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 943system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 944system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 945system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 946system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 947system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 948system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 949system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 950system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 951system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 952system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 953system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 954system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 955system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 956system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 957system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 958system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 959system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 960system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 961system.cpu1.CUs0.wavefronts23.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 962system.cpu1.CUs0.wavefronts23.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 963system.cpu1.CUs0.wavefronts23.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 964system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 965system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 966system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 967system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 968system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 969system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 970system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 971system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 972system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 973system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 974system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 975system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 976system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 977system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 978system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 979system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 980system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 981system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 982system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 983system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 984system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 985system.cpu1.CUs0.wavefronts24.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 986system.cpu1.CUs0.wavefronts24.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 987system.cpu1.CUs0.wavefronts24.timesBlockedDueRAWDependencies 228 # number of times the wf's instructions are blocked due to RAW dependencies 988system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::samples 34 # number of executed instructions with N source register operands 989system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::mean 0.852941 # number of executed instructions with N source register operands 990system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::stdev 0.857493 # number of executed instructions with N source register operands 991system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N source register operands 992system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::0-1 24 70.59% 70.59% # number of executed instructions with N source register operands 993system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::2-3 10 29.41% 100.00% # number of executed instructions with N source register operands 994system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::4 0 0.00% 100.00% # number of executed instructions with N source register operands 995system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N source register operands 996system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 997system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::max_value 2 # number of executed instructions with N source register operands 998system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::total 34 # number of executed instructions with N source register operands 999system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::samples 34 # number of executed instructions with N destination register operands 1000system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::mean 0.617647 # number of executed instructions with N destination register operands 1001system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::stdev 0.493270 # number of executed instructions with N destination register operands 1002system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N destination register operands 1003system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::0-1 34 100.00% 100.00% # number of executed instructions with N destination register operands 1004system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::2-3 0 0.00% 100.00% # number of executed instructions with N destination register operands 1005system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N destination register operands 1006system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1007system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::max_value 1 # number of executed instructions with N destination register operands 1008system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::total 34 # number of executed instructions with N destination register operands 1009system.cpu1.CUs0.wavefronts25.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1010system.cpu1.CUs0.wavefronts25.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1011system.cpu1.CUs0.wavefronts25.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1012system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1013system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1014system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1015system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1016system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1017system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1018system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1019system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1020system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1021system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1022system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1023system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1024system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1025system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1026system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1027system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1028system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1029system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1030system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1031system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1032system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1033system.cpu1.CUs0.wavefronts26.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1034system.cpu1.CUs0.wavefronts26.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1035system.cpu1.CUs0.wavefronts26.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1036system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1037system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1038system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1039system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1040system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1041system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1042system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1043system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1044system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1045system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1046system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1047system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1048system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1049system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1050system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1051system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1052system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1053system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1054system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1055system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1056system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1057system.cpu1.CUs0.wavefronts27.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1058system.cpu1.CUs0.wavefronts27.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1059system.cpu1.CUs0.wavefronts27.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1060system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1061system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1062system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1063system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1064system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1065system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1066system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1067system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1068system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1069system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1070system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1071system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1072system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1073system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1074system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1075system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1076system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1077system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1078system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1079system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1080system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1081system.cpu1.CUs0.wavefronts28.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1082system.cpu1.CUs0.wavefronts28.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1083system.cpu1.CUs0.wavefronts28.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1084system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1085system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1086system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1087system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1088system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1089system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1090system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1091system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1092system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1093system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1094system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1095system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1096system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1097system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1098system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1099system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1100system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1101system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1102system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1103system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1104system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1105system.cpu1.CUs0.wavefronts29.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1106system.cpu1.CUs0.wavefronts29.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1107system.cpu1.CUs0.wavefronts29.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1108system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1109system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1110system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1111system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1112system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1113system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1114system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1115system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1116system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1117system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1118system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1119system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1120system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1121system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1122system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1123system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1124system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1125system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1126system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1127system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1128system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1129system.cpu1.CUs0.wavefronts30.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1130system.cpu1.CUs0.wavefronts30.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1131system.cpu1.CUs0.wavefronts30.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1132system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1133system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1134system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1135system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1136system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1137system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1138system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1139system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1140system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1141system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1142system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1143system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1144system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1145system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1146system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1147system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1148system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1149system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1150system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1151system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1152system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1153system.cpu1.CUs0.wavefronts31.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1154system.cpu1.CUs0.wavefronts31.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1155system.cpu1.CUs0.wavefronts31.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1156system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1157system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1158system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1159system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1160system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1161system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1162system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1163system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1164system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1165system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1166system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1167system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1168system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1169system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1170system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1171system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1172system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1173system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1174system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1175system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1176system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1177system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::samples 43 # For each instruction fetch request recieved record how many instructions you got from it 1178system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::mean 5.813953 # For each instruction fetch request recieved record how many instructions you got from it 1179system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::stdev 2.683777 # For each instruction fetch request recieved record how many instructions you got from it 1180system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::underflows 0 0.00% 0.00% # For each instruction fetch request recieved record how many instructions you got from it 1181system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::1 0 0.00% 0.00% # For each instruction fetch request recieved record how many instructions you got from it 1182system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::2 8 18.60% 18.60% # For each instruction fetch request recieved record how many instructions you got from it 1183system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::3 8 18.60% 37.21% # For each instruction fetch request recieved record how many instructions you got from it 1184system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::4 1 2.33% 39.53% # For each instruction fetch request recieved record how many instructions you got from it 1185system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::5 0 0.00% 39.53% # For each instruction fetch request recieved record how many instructions you got from it 1186system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::6 1 2.33% 41.86% # For each instruction fetch request recieved record how many instructions you got from it 1187system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::7 0 0.00% 41.86% # For each instruction fetch request recieved record how many instructions you got from it 1188system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::8 25 58.14% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1189system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::9 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1190system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::10 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1191system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::11 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1192system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::12 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1193system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::13 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1194system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::14 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1195system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::15 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1196system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::16 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1197system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::17 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1198system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::18 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1199system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::19 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1200system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::20 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1201system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::21 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1202system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::22 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1203system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::23 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1204system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::24 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1205system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::25 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1206system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::26 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1207system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::27 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1208system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::28 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1209system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::29 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1210system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::30 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1211system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::31 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1212system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::32 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1213system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::overflows 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1214system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::min_value 2 # For each instruction fetch request recieved record how many instructions you got from it 1215system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::max_value 8 # For each instruction fetch request recieved record how many instructions you got from it 1216system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::total 43 # For each instruction fetch request recieved record how many instructions you got from it 1217system.cpu1.CUs0.ExecStage.num_cycles_with_no_issue 4103 # number of cycles the CU issues nothing 1218system.cpu1.CUs0.ExecStage.num_cycles_with_instr_issued 133 # number of cycles the CU issued at least one instruction 1219system.cpu1.CUs0.ExecStage.num_cycles_with_instrtype_issue::ALU0 30 # Number of cycles at least one instruction of specific type issued 1220system.cpu1.CUs0.ExecStage.num_cycles_with_instrtype_issue::ALU1 29 # Number of cycles at least one instruction of specific type issued 1221system.cpu1.CUs0.ExecStage.num_cycles_with_instrtype_issue::ALU2 29 # Number of cycles at least one instruction of specific type issued 1222system.cpu1.CUs0.ExecStage.num_cycles_with_instrtype_issue::ALU3 29 # Number of cycles at least one instruction of specific type issued 1223system.cpu1.CUs0.ExecStage.num_cycles_with_instrtype_issue::GM 18 # Number of cycles at least one instruction of specific type issued 1224system.cpu1.CUs0.ExecStage.num_cycles_with_instrtype_issue::LM 6 # Number of cycles at least one instruction of specific type issued 1225system.cpu1.CUs0.ExecStage.num_cycles_with_instr_type_no_issue::ALU0 1359 # Number of cycles no instruction of specific type issued 1226system.cpu1.CUs0.ExecStage.num_cycles_with_instr_type_no_issue::ALU1 382 # Number of cycles no instruction of specific type issued 1227system.cpu1.CUs0.ExecStage.num_cycles_with_instr_type_no_issue::ALU2 338 # Number of cycles no instruction of specific type issued 1228system.cpu1.CUs0.ExecStage.num_cycles_with_instr_type_no_issue::ALU3 302 # Number of cycles no instruction of specific type issued 1229system.cpu1.CUs0.ExecStage.num_cycles_with_instr_type_no_issue::GM 373 # Number of cycles no instruction of specific type issued 1230system.cpu1.CUs0.ExecStage.num_cycles_with_instr_type_no_issue::LM 26 # Number of cycles no instruction of specific type issued 1231system.cpu1.CUs0.ExecStage.spc::samples 4236 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1232system.cpu1.CUs0.ExecStage.spc::mean 0.033286 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1233system.cpu1.CUs0.ExecStage.spc::stdev 0.190882 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1234system.cpu1.CUs0.ExecStage.spc::underflows 0 0.00% 0.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1235system.cpu1.CUs0.ExecStage.spc::0 4103 96.86% 96.86% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1236system.cpu1.CUs0.ExecStage.spc::1 126 2.97% 99.83% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1237system.cpu1.CUs0.ExecStage.spc::2 6 0.14% 99.98% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1238system.cpu1.CUs0.ExecStage.spc::3 1 0.02% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1239system.cpu1.CUs0.ExecStage.spc::4 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1240system.cpu1.CUs0.ExecStage.spc::5 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1241system.cpu1.CUs0.ExecStage.spc::6 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1242system.cpu1.CUs0.ExecStage.spc::overflows 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1243system.cpu1.CUs0.ExecStage.spc::min_value 0 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1244system.cpu1.CUs0.ExecStage.spc::max_value 3 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1245system.cpu1.CUs0.ExecStage.spc::total 4236 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1246system.cpu1.CUs0.ExecStage.num_transitions_active_to_idle 68 # number of CU transitions from active to idle 1247system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::samples 68 # duration of idle periods in cycles 1248system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::mean 53.455882 # duration of idle periods in cycles 1249system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::stdev 203.558231 # duration of idle periods in cycles 1250system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::underflows 0 0.00% 0.00% # duration of idle periods in cycles 1251system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::0-4 48 70.59% 70.59% # duration of idle periods in cycles 1252system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::5-9 8 11.76% 82.35% # duration of idle periods in cycles 1253system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::10-14 1 1.47% 83.82% # duration of idle periods in cycles 1254system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::15-19 1 1.47% 85.29% # duration of idle periods in cycles 1255system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::20-24 2 2.94% 88.24% # duration of idle periods in cycles 1256system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::25-29 1 1.47% 89.71% # duration of idle periods in cycles 1257system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::30-34 0 0.00% 89.71% # duration of idle periods in cycles 1258system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::35-39 0 0.00% 89.71% # duration of idle periods in cycles 1259system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::40-44 0 0.00% 89.71% # duration of idle periods in cycles 1260system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::45-49 0 0.00% 89.71% # duration of idle periods in cycles 1261system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::50-54 0 0.00% 89.71% # duration of idle periods in cycles 1262system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::55-59 0 0.00% 89.71% # duration of idle periods in cycles 1263system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::60-64 0 0.00% 89.71% # duration of idle periods in cycles 1264system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::65-69 0 0.00% 89.71% # duration of idle periods in cycles 1265system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::70-74 0 0.00% 89.71% # duration of idle periods in cycles 1266system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::75 0 0.00% 89.71% # duration of idle periods in cycles 1267system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::overflows 7 10.29% 100.00% # duration of idle periods in cycles 1268system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::min_value 1 # duration of idle periods in cycles 1269system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::max_value 1317 # duration of idle periods in cycles 1270system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::total 68 # duration of idle periods in cycles 1271system.cpu1.CUs0.GlobalMemPipeline.load_vrf_bank_conflict_cycles 0 # total number of cycles GM data are delayed before updating the VRF 1272system.cpu1.CUs0.LocalMemPipeline.load_vrf_bank_conflict_cycles 0 # total number of cycles LDS data are delayed before updating the VRF 1273system.cpu1.CUs0.tlb_requests 769 # number of uncoalesced requests 1274system.cpu1.CUs0.tlb_cycles -318202403000 # total number of cycles for all uncoalesced requests 1275system.cpu1.CUs0.avg_translation_latency -413787260.078023 # Avg. translation latency for data translations 1276system.cpu1.CUs0.TLB_hits_distribution::page_table 769 # TLB hits distribution (0 for page table, x for Lx-TLB 1277system.cpu1.CUs0.TLB_hits_distribution::L1_TLB 0 # TLB hits distribution (0 for page table, x for Lx-TLB 1278system.cpu1.CUs0.TLB_hits_distribution::L2_TLB 0 # TLB hits distribution (0 for page table, x for Lx-TLB 1279system.cpu1.CUs0.TLB_hits_distribution::L3_TLB 0 # TLB hits distribution (0 for page table, x for Lx-TLB 1280system.cpu1.CUs0.lds_bank_access_cnt 54 # Total number of LDS bank accesses 1281system.cpu1.CUs0.lds_bank_conflicts::samples 6 # Number of bank conflicts per LDS memory packet 1282system.cpu1.CUs0.lds_bank_conflicts::mean 8 # Number of bank conflicts per LDS memory packet 1283system.cpu1.CUs0.lds_bank_conflicts::stdev 6.196773 # Number of bank conflicts per LDS memory packet 1284system.cpu1.CUs0.lds_bank_conflicts::underflows 0 0.00% 0.00% # Number of bank conflicts per LDS memory packet 1285system.cpu1.CUs0.lds_bank_conflicts::0-1 2 33.33% 33.33% # Number of bank conflicts per LDS memory packet 1286system.cpu1.CUs0.lds_bank_conflicts::2-3 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 1287system.cpu1.CUs0.lds_bank_conflicts::4-5 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 1288system.cpu1.CUs0.lds_bank_conflicts::6-7 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 1289system.cpu1.CUs0.lds_bank_conflicts::8-9 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 1290system.cpu1.CUs0.lds_bank_conflicts::10-11 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 1291system.cpu1.CUs0.lds_bank_conflicts::12-13 4 66.67% 100.00% # Number of bank conflicts per LDS memory packet 1292system.cpu1.CUs0.lds_bank_conflicts::14-15 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1293system.cpu1.CUs0.lds_bank_conflicts::16-17 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1294system.cpu1.CUs0.lds_bank_conflicts::18-19 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1295system.cpu1.CUs0.lds_bank_conflicts::20-21 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1296system.cpu1.CUs0.lds_bank_conflicts::22-23 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1297system.cpu1.CUs0.lds_bank_conflicts::24-25 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1298system.cpu1.CUs0.lds_bank_conflicts::26-27 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1299system.cpu1.CUs0.lds_bank_conflicts::28-29 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1300system.cpu1.CUs0.lds_bank_conflicts::30-31 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1301system.cpu1.CUs0.lds_bank_conflicts::32-33 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1302system.cpu1.CUs0.lds_bank_conflicts::34-35 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1303system.cpu1.CUs0.lds_bank_conflicts::36-37 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1304system.cpu1.CUs0.lds_bank_conflicts::38-39 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1305system.cpu1.CUs0.lds_bank_conflicts::40-41 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1306system.cpu1.CUs0.lds_bank_conflicts::42-43 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1307system.cpu1.CUs0.lds_bank_conflicts::44-45 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1308system.cpu1.CUs0.lds_bank_conflicts::46-47 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1309system.cpu1.CUs0.lds_bank_conflicts::48-49 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1310system.cpu1.CUs0.lds_bank_conflicts::50-51 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1311system.cpu1.CUs0.lds_bank_conflicts::52-53 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1312system.cpu1.CUs0.lds_bank_conflicts::54-55 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1313system.cpu1.CUs0.lds_bank_conflicts::56-57 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1314system.cpu1.CUs0.lds_bank_conflicts::58-59 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1315system.cpu1.CUs0.lds_bank_conflicts::60-61 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1316system.cpu1.CUs0.lds_bank_conflicts::62-63 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1317system.cpu1.CUs0.lds_bank_conflicts::64 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1318system.cpu1.CUs0.lds_bank_conflicts::overflows 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1319system.cpu1.CUs0.lds_bank_conflicts::min_value 0 # Number of bank conflicts per LDS memory packet 1320system.cpu1.CUs0.lds_bank_conflicts::max_value 12 # Number of bank conflicts per LDS memory packet 1321system.cpu1.CUs0.lds_bank_conflicts::total 6 # Number of bank conflicts per LDS memory packet 1322system.cpu1.CUs0.page_divergence_dist::samples 17 # pages touched per wf (over all mem. instr.) 1323system.cpu1.CUs0.page_divergence_dist::mean 1 # pages touched per wf (over all mem. instr.) 1324system.cpu1.CUs0.page_divergence_dist::stdev 0 # pages touched per wf (over all mem. instr.) 1325system.cpu1.CUs0.page_divergence_dist::underflows 0 0.00% 0.00% # pages touched per wf (over all mem. instr.) 1326system.cpu1.CUs0.page_divergence_dist::1-4 17 100.00% 100.00% # pages touched per wf (over all mem. instr.) 1327system.cpu1.CUs0.page_divergence_dist::5-8 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1328system.cpu1.CUs0.page_divergence_dist::9-12 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1329system.cpu1.CUs0.page_divergence_dist::13-16 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1330system.cpu1.CUs0.page_divergence_dist::17-20 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1331system.cpu1.CUs0.page_divergence_dist::21-24 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1332system.cpu1.CUs0.page_divergence_dist::25-28 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1333system.cpu1.CUs0.page_divergence_dist::29-32 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1334system.cpu1.CUs0.page_divergence_dist::33-36 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1335system.cpu1.CUs0.page_divergence_dist::37-40 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1336system.cpu1.CUs0.page_divergence_dist::41-44 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1337system.cpu1.CUs0.page_divergence_dist::45-48 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1338system.cpu1.CUs0.page_divergence_dist::49-52 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1339system.cpu1.CUs0.page_divergence_dist::53-56 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1340system.cpu1.CUs0.page_divergence_dist::57-60 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1341system.cpu1.CUs0.page_divergence_dist::61-64 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1342system.cpu1.CUs0.page_divergence_dist::overflows 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1343system.cpu1.CUs0.page_divergence_dist::min_value 1 # pages touched per wf (over all mem. instr.) 1344system.cpu1.CUs0.page_divergence_dist::max_value 1 # pages touched per wf (over all mem. instr.) 1345system.cpu1.CUs0.page_divergence_dist::total 17 # pages touched per wf (over all mem. instr.) 1346system.cpu1.CUs0.global_mem_instr_cnt 17 # dynamic global memory instructions count 1347system.cpu1.CUs0.local_mem_instr_cnt 6 # dynamic local memory intruction count 1348system.cpu1.CUs0.wg_blocked_due_lds_alloc 0 # Workgroup blocked due to LDS capacity 1349system.cpu1.CUs0.num_instr_executed 141 # number of instructions executed 1350system.cpu1.CUs0.inst_exec_rate::samples 141 # Instruction Execution Rate: Number of executed vector instructions per cycle 1351system.cpu1.CUs0.inst_exec_rate::mean 84.978723 # Instruction Execution Rate: Number of executed vector instructions per cycle 1352system.cpu1.CUs0.inst_exec_rate::stdev 240.114362 # Instruction Execution Rate: Number of executed vector instructions per cycle 1353system.cpu1.CUs0.inst_exec_rate::underflows 0 0.00% 0.00% # Instruction Execution Rate: Number of executed vector instructions per cycle 1354system.cpu1.CUs0.inst_exec_rate::0-1 1 0.71% 0.71% # Instruction Execution Rate: Number of executed vector instructions per cycle 1355system.cpu1.CUs0.inst_exec_rate::2-3 12 8.51% 9.22% # Instruction Execution Rate: Number of executed vector instructions per cycle 1356system.cpu1.CUs0.inst_exec_rate::4-5 53 37.59% 46.81% # Instruction Execution Rate: Number of executed vector instructions per cycle 1357system.cpu1.CUs0.inst_exec_rate::6-7 31 21.99% 68.79% # Instruction Execution Rate: Number of executed vector instructions per cycle 1358system.cpu1.CUs0.inst_exec_rate::8-9 3 2.13% 70.92% # Instruction Execution Rate: Number of executed vector instructions per cycle 1359system.cpu1.CUs0.inst_exec_rate::10 1 0.71% 71.63% # Instruction Execution Rate: Number of executed vector instructions per cycle 1360system.cpu1.CUs0.inst_exec_rate::overflows 40 28.37% 100.00% # Instruction Execution Rate: Number of executed vector instructions per cycle 1361system.cpu1.CUs0.inst_exec_rate::min_value 1 # Instruction Execution Rate: Number of executed vector instructions per cycle 1362system.cpu1.CUs0.inst_exec_rate::max_value 1320 # Instruction Execution Rate: Number of executed vector instructions per cycle 1363system.cpu1.CUs0.inst_exec_rate::total 141 # Instruction Execution Rate: Number of executed vector instructions per cycle 1364system.cpu1.CUs0.num_vec_ops_executed 6769 # number of vec ops executed (e.g. VSZ/inst) 1365system.cpu1.CUs0.num_total_cycles 4236 # number of cycles the CU ran for 1366system.cpu1.CUs0.vpc 1.597970 # Vector Operations per cycle (this CU only) 1367system.cpu1.CUs0.ipc 0.033286 # Instructions per cycle (this CU only) 1368system.cpu1.CUs0.warp_execution_dist::samples 141 # number of lanes active per instruction (oval all instructions) 1369system.cpu1.CUs0.warp_execution_dist::mean 48.007092 # number of lanes active per instruction (oval all instructions) 1370system.cpu1.CUs0.warp_execution_dist::stdev 23.719942 # number of lanes active per instruction (oval all instructions) 1371system.cpu1.CUs0.warp_execution_dist::underflows 0 0.00% 0.00% # number of lanes active per instruction (oval all instructions) 1372system.cpu1.CUs0.warp_execution_dist::1-4 5 3.55% 3.55% # number of lanes active per instruction (oval all instructions) 1373system.cpu1.CUs0.warp_execution_dist::5-8 0 0.00% 3.55% # number of lanes active per instruction (oval all instructions) 1374system.cpu1.CUs0.warp_execution_dist::9-12 0 0.00% 3.55% # number of lanes active per instruction (oval all instructions) 1375system.cpu1.CUs0.warp_execution_dist::13-16 36 25.53% 29.08% # number of lanes active per instruction (oval all instructions) 1376system.cpu1.CUs0.warp_execution_dist::17-20 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 1377system.cpu1.CUs0.warp_execution_dist::21-24 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 1378system.cpu1.CUs0.warp_execution_dist::25-28 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 1379system.cpu1.CUs0.warp_execution_dist::29-32 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 1380system.cpu1.CUs0.warp_execution_dist::33-36 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 1381system.cpu1.CUs0.warp_execution_dist::37-40 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 1382system.cpu1.CUs0.warp_execution_dist::41-44 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 1383system.cpu1.CUs0.warp_execution_dist::45-48 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 1384system.cpu1.CUs0.warp_execution_dist::49-52 8 5.67% 34.75% # number of lanes active per instruction (oval all instructions) 1385system.cpu1.CUs0.warp_execution_dist::53-56 0 0.00% 34.75% # number of lanes active per instruction (oval all instructions) 1386system.cpu1.CUs0.warp_execution_dist::57-60 0 0.00% 34.75% # number of lanes active per instruction (oval all instructions) 1387system.cpu1.CUs0.warp_execution_dist::61-64 92 65.25% 100.00% # number of lanes active per instruction (oval all instructions) 1388system.cpu1.CUs0.warp_execution_dist::overflows 0 0.00% 100.00% # number of lanes active per instruction (oval all instructions) 1389system.cpu1.CUs0.warp_execution_dist::min_value 1 # number of lanes active per instruction (oval all instructions) 1390system.cpu1.CUs0.warp_execution_dist::max_value 64 # number of lanes active per instruction (oval all instructions) 1391system.cpu1.CUs0.warp_execution_dist::total 141 # number of lanes active per instruction (oval all instructions) 1392system.cpu1.CUs0.gmem_lanes_execution_dist::samples 18 # number of active lanes per global memory instruction 1393system.cpu1.CUs0.gmem_lanes_execution_dist::mean 37.833333 # number of active lanes per global memory instruction 1394system.cpu1.CUs0.gmem_lanes_execution_dist::stdev 27.064737 # number of active lanes per global memory instruction 1395system.cpu1.CUs0.gmem_lanes_execution_dist::underflows 0 0.00% 0.00% # number of active lanes per global memory instruction 1396system.cpu1.CUs0.gmem_lanes_execution_dist::1-4 1 5.56% 5.56% # number of active lanes per global memory instruction 1397system.cpu1.CUs0.gmem_lanes_execution_dist::5-8 0 0.00% 5.56% # number of active lanes per global memory instruction 1398system.cpu1.CUs0.gmem_lanes_execution_dist::9-12 0 0.00% 5.56% # number of active lanes per global memory instruction 1399system.cpu1.CUs0.gmem_lanes_execution_dist::13-16 8 44.44% 50.00% # number of active lanes per global memory instruction 1400system.cpu1.CUs0.gmem_lanes_execution_dist::17-20 0 0.00% 50.00% # number of active lanes per global memory instruction 1401system.cpu1.CUs0.gmem_lanes_execution_dist::21-24 0 0.00% 50.00% # number of active lanes per global memory instruction 1402system.cpu1.CUs0.gmem_lanes_execution_dist::25-28 0 0.00% 50.00% # number of active lanes per global memory instruction 1403system.cpu1.CUs0.gmem_lanes_execution_dist::29-32 0 0.00% 50.00% # number of active lanes per global memory instruction 1404system.cpu1.CUs0.gmem_lanes_execution_dist::33-36 0 0.00% 50.00% # number of active lanes per global memory instruction 1405system.cpu1.CUs0.gmem_lanes_execution_dist::37-40 0 0.00% 50.00% # number of active lanes per global memory instruction 1406system.cpu1.CUs0.gmem_lanes_execution_dist::41-44 0 0.00% 50.00% # number of active lanes per global memory instruction 1407system.cpu1.CUs0.gmem_lanes_execution_dist::45-48 0 0.00% 50.00% # number of active lanes per global memory instruction 1408system.cpu1.CUs0.gmem_lanes_execution_dist::49-52 0 0.00% 50.00% # number of active lanes per global memory instruction 1409system.cpu1.CUs0.gmem_lanes_execution_dist::53-56 0 0.00% 50.00% # number of active lanes per global memory instruction 1410system.cpu1.CUs0.gmem_lanes_execution_dist::57-60 0 0.00% 50.00% # number of active lanes per global memory instruction 1411system.cpu1.CUs0.gmem_lanes_execution_dist::61-64 9 50.00% 100.00% # number of active lanes per global memory instruction 1412system.cpu1.CUs0.gmem_lanes_execution_dist::overflows 0 0.00% 100.00% # number of active lanes per global memory instruction 1413system.cpu1.CUs0.gmem_lanes_execution_dist::min_value 1 # number of active lanes per global memory instruction 1414system.cpu1.CUs0.gmem_lanes_execution_dist::max_value 64 # number of active lanes per global memory instruction 1415system.cpu1.CUs0.gmem_lanes_execution_dist::total 18 # number of active lanes per global memory instruction 1416system.cpu1.CUs0.lmem_lanes_execution_dist::samples 6 # number of active lanes per local memory instruction 1417system.cpu1.CUs0.lmem_lanes_execution_dist::mean 19.500000 # number of active lanes per local memory instruction 1418system.cpu1.CUs0.lmem_lanes_execution_dist::stdev 22.322634 # number of active lanes per local memory instruction 1419system.cpu1.CUs0.lmem_lanes_execution_dist::underflows 0 0.00% 0.00% # number of active lanes per local memory instruction 1420system.cpu1.CUs0.lmem_lanes_execution_dist::1-4 1 16.67% 16.67% # number of active lanes per local memory instruction 1421system.cpu1.CUs0.lmem_lanes_execution_dist::5-8 0 0.00% 16.67% # number of active lanes per local memory instruction 1422system.cpu1.CUs0.lmem_lanes_execution_dist::9-12 0 0.00% 16.67% # number of active lanes per local memory instruction 1423system.cpu1.CUs0.lmem_lanes_execution_dist::13-16 4 66.67% 83.33% # number of active lanes per local memory instruction 1424system.cpu1.CUs0.lmem_lanes_execution_dist::17-20 0 0.00% 83.33% # number of active lanes per local memory instruction 1425system.cpu1.CUs0.lmem_lanes_execution_dist::21-24 0 0.00% 83.33% # number of active lanes per local memory instruction 1426system.cpu1.CUs0.lmem_lanes_execution_dist::25-28 0 0.00% 83.33% # number of active lanes per local memory instruction 1427system.cpu1.CUs0.lmem_lanes_execution_dist::29-32 0 0.00% 83.33% # number of active lanes per local memory instruction 1428system.cpu1.CUs0.lmem_lanes_execution_dist::33-36 0 0.00% 83.33% # number of active lanes per local memory instruction 1429system.cpu1.CUs0.lmem_lanes_execution_dist::37-40 0 0.00% 83.33% # number of active lanes per local memory instruction 1430system.cpu1.CUs0.lmem_lanes_execution_dist::41-44 0 0.00% 83.33% # number of active lanes per local memory instruction 1431system.cpu1.CUs0.lmem_lanes_execution_dist::45-48 0 0.00% 83.33% # number of active lanes per local memory instruction 1432system.cpu1.CUs0.lmem_lanes_execution_dist::49-52 0 0.00% 83.33% # number of active lanes per local memory instruction 1433system.cpu1.CUs0.lmem_lanes_execution_dist::53-56 0 0.00% 83.33% # number of active lanes per local memory instruction 1434system.cpu1.CUs0.lmem_lanes_execution_dist::57-60 0 0.00% 83.33% # number of active lanes per local memory instruction 1435system.cpu1.CUs0.lmem_lanes_execution_dist::61-64 1 16.67% 100.00% # number of active lanes per local memory instruction 1436system.cpu1.CUs0.lmem_lanes_execution_dist::overflows 0 0.00% 100.00% # number of active lanes per local memory instruction 1437system.cpu1.CUs0.lmem_lanes_execution_dist::min_value 1 # number of active lanes per local memory instruction 1438system.cpu1.CUs0.lmem_lanes_execution_dist::max_value 64 # number of active lanes per local memory instruction 1439system.cpu1.CUs0.lmem_lanes_execution_dist::total 6 # number of active lanes per local memory instruction 1440system.cpu1.CUs0.num_alu_insts_executed 118 # Number of dynamic non-GM memory insts executed 1441system.cpu1.CUs0.times_wg_blocked_due_vgpr_alloc 0 # Number of times WGs are blocked due to VGPR allocation per SIMD 1442system.cpu1.CUs0.num_CAS_ops 0 # number of compare and swap operations 1443system.cpu1.CUs0.num_failed_CAS_ops 0 # number of compare and swap operations that failed 1444system.cpu1.CUs0.num_completed_wfs 4 # number of completed wavefronts 1445system.cpu1.CUs1.wavefronts00.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1446system.cpu1.CUs1.wavefronts00.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1447system.cpu1.CUs1.wavefronts00.timesBlockedDueRAWDependencies 276 # number of times the wf's instructions are blocked due to RAW dependencies 1448system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::samples 39 # number of executed instructions with N source register operands 1449system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::mean 0.794872 # number of executed instructions with N source register operands 1450system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::stdev 0.863880 # number of executed instructions with N source register operands 1451system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N source register operands 1452system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::0-1 28 71.79% 71.79% # number of executed instructions with N source register operands 1453system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::2-3 11 28.21% 100.00% # number of executed instructions with N source register operands 1454system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::4 0 0.00% 100.00% # number of executed instructions with N source register operands 1455system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N source register operands 1456system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1457system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::max_value 2 # number of executed instructions with N source register operands 1458system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::total 39 # number of executed instructions with N source register operands 1459system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::samples 39 # number of executed instructions with N destination register operands 1460system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::mean 0.589744 # number of executed instructions with N destination register operands 1461system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::stdev 0.498310 # number of executed instructions with N destination register operands 1462system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N destination register operands 1463system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::0-1 39 100.00% 100.00% # number of executed instructions with N destination register operands 1464system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::2-3 0 0.00% 100.00% # number of executed instructions with N destination register operands 1465system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N destination register operands 1466system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1467system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::max_value 1 # number of executed instructions with N destination register operands 1468system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::total 39 # number of executed instructions with N destination register operands 1469system.cpu1.CUs1.wavefronts01.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1470system.cpu1.CUs1.wavefronts01.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1471system.cpu1.CUs1.wavefronts01.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1472system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1473system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1474system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1475system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1476system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1477system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1478system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1479system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1480system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1481system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1482system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1483system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1484system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1485system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1486system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1487system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1488system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1489system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1490system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1491system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1492system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1493system.cpu1.CUs1.wavefronts02.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1494system.cpu1.CUs1.wavefronts02.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1495system.cpu1.CUs1.wavefronts02.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1496system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1497system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1498system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1499system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1500system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1501system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1502system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1503system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1504system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1505system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1506system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1507system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1508system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1509system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1510system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1511system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1512system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1513system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1514system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1515system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1516system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1517system.cpu1.CUs1.wavefronts03.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1518system.cpu1.CUs1.wavefronts03.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1519system.cpu1.CUs1.wavefronts03.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1520system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1521system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1522system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1523system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1524system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1525system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1526system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1527system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1528system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1529system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1530system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1531system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1532system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1533system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1534system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1535system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1536system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1537system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1538system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1539system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1540system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1541system.cpu1.CUs1.wavefronts04.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1542system.cpu1.CUs1.wavefronts04.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1543system.cpu1.CUs1.wavefronts04.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1544system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1545system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1546system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1547system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1548system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1549system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1550system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1551system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1552system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1553system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1554system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1555system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1556system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1557system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1558system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1559system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1560system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1561system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1562system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1563system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1564system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1565system.cpu1.CUs1.wavefronts05.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1566system.cpu1.CUs1.wavefronts05.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1567system.cpu1.CUs1.wavefronts05.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1568system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1569system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1570system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1571system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1572system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1573system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1574system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1575system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1576system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1577system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1578system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1579system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1580system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1581system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1582system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1583system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1584system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1585system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1586system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1587system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1588system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1589system.cpu1.CUs1.wavefronts06.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1590system.cpu1.CUs1.wavefronts06.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1591system.cpu1.CUs1.wavefronts06.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1592system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1593system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1594system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1595system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1596system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1597system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1598system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1599system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1600system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1601system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1602system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1603system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1604system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1605system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1606system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1607system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1608system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1609system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1610system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1611system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1612system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1613system.cpu1.CUs1.wavefronts07.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1614system.cpu1.CUs1.wavefronts07.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1615system.cpu1.CUs1.wavefronts07.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1616system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1617system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1618system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1619system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1620system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1621system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1622system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1623system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1624system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1625system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1626system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1627system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1628system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1629system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1630system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1631system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1632system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1633system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1634system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1635system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1636system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1637system.cpu1.CUs1.wavefronts08.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1638system.cpu1.CUs1.wavefronts08.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1639system.cpu1.CUs1.wavefronts08.timesBlockedDueRAWDependencies 254 # number of times the wf's instructions are blocked due to RAW dependencies 1640system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::samples 34 # number of executed instructions with N source register operands 1641system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::mean 0.852941 # number of executed instructions with N source register operands 1642system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::stdev 0.857493 # number of executed instructions with N source register operands 1643system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N source register operands 1644system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::0-1 24 70.59% 70.59% # number of executed instructions with N source register operands 1645system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::2-3 10 29.41% 100.00% # number of executed instructions with N source register operands 1646system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::4 0 0.00% 100.00% # number of executed instructions with N source register operands 1647system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N source register operands 1648system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1649system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::max_value 2 # number of executed instructions with N source register operands 1650system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::total 34 # number of executed instructions with N source register operands 1651system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::samples 34 # number of executed instructions with N destination register operands 1652system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::mean 0.617647 # number of executed instructions with N destination register operands 1653system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::stdev 0.493270 # number of executed instructions with N destination register operands 1654system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N destination register operands 1655system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::0-1 34 100.00% 100.00% # number of executed instructions with N destination register operands 1656system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::2-3 0 0.00% 100.00% # number of executed instructions with N destination register operands 1657system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N destination register operands 1658system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1659system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::max_value 1 # number of executed instructions with N destination register operands 1660system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::total 34 # number of executed instructions with N destination register operands 1661system.cpu1.CUs1.wavefronts09.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1662system.cpu1.CUs1.wavefronts09.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1663system.cpu1.CUs1.wavefronts09.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1664system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1665system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1666system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1667system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1668system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1669system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1670system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1671system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1672system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1673system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1674system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1675system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1676system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1677system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1678system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1679system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1680system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1681system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1682system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1683system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1684system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1685system.cpu1.CUs1.wavefronts10.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1686system.cpu1.CUs1.wavefronts10.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1687system.cpu1.CUs1.wavefronts10.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1688system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1689system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1690system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1691system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1692system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1693system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1694system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1695system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1696system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1697system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1698system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1699system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1700system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1701system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1702system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1703system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1704system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1705system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1706system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1707system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1708system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1709system.cpu1.CUs1.wavefronts11.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1710system.cpu1.CUs1.wavefronts11.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1711system.cpu1.CUs1.wavefronts11.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1712system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1713system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1714system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1715system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1716system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1717system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1718system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1719system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1720system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1721system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1722system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1723system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1724system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1725system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1726system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1727system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1728system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1729system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1730system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1731system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1732system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1733system.cpu1.CUs1.wavefronts12.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1734system.cpu1.CUs1.wavefronts12.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1735system.cpu1.CUs1.wavefronts12.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1736system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1737system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1738system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1739system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1740system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1741system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1742system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1743system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1744system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1745system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1746system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1747system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1748system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1749system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1750system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1751system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1752system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1753system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1754system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1755system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1756system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1757system.cpu1.CUs1.wavefronts13.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1758system.cpu1.CUs1.wavefronts13.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1759system.cpu1.CUs1.wavefronts13.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1760system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1761system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1762system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1763system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1764system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1765system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1766system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1767system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1768system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1769system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1770system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1771system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1772system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1773system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1774system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1775system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1776system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1777system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1778system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1779system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1780system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1781system.cpu1.CUs1.wavefronts14.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1782system.cpu1.CUs1.wavefronts14.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1783system.cpu1.CUs1.wavefronts14.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1784system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1785system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1786system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1787system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1788system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1789system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1790system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1791system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1792system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1793system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1794system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1795system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1796system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1797system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1798system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1799system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1800system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1801system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1802system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1803system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1804system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1805system.cpu1.CUs1.wavefronts15.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1806system.cpu1.CUs1.wavefronts15.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1807system.cpu1.CUs1.wavefronts15.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1808system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1809system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1810system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1811system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1812system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1813system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1814system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1815system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1816system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1817system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1818system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1819system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1820system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1821system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1822system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1823system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1824system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1825system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1826system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1827system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1828system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1829system.cpu1.CUs1.wavefronts16.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1830system.cpu1.CUs1.wavefronts16.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1831system.cpu1.CUs1.wavefronts16.timesBlockedDueRAWDependencies 251 # number of times the wf's instructions are blocked due to RAW dependencies 1832system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::samples 34 # number of executed instructions with N source register operands 1833system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::mean 0.852941 # number of executed instructions with N source register operands 1834system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::stdev 0.857493 # number of executed instructions with N source register operands 1835system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N source register operands 1836system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::0-1 24 70.59% 70.59% # number of executed instructions with N source register operands 1837system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::2-3 10 29.41% 100.00% # number of executed instructions with N source register operands 1838system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::4 0 0.00% 100.00% # number of executed instructions with N source register operands 1839system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N source register operands 1840system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1841system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::max_value 2 # number of executed instructions with N source register operands 1842system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::total 34 # number of executed instructions with N source register operands 1843system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::samples 34 # number of executed instructions with N destination register operands 1844system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::mean 0.617647 # number of executed instructions with N destination register operands 1845system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::stdev 0.493270 # number of executed instructions with N destination register operands 1846system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N destination register operands 1847system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::0-1 34 100.00% 100.00% # number of executed instructions with N destination register operands 1848system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::2-3 0 0.00% 100.00% # number of executed instructions with N destination register operands 1849system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N destination register operands 1850system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1851system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::max_value 1 # number of executed instructions with N destination register operands 1852system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::total 34 # number of executed instructions with N destination register operands 1853system.cpu1.CUs1.wavefronts17.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1854system.cpu1.CUs1.wavefronts17.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1855system.cpu1.CUs1.wavefronts17.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1856system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1857system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1858system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1859system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1860system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1861system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1862system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1863system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1864system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1865system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1866system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1867system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1868system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1869system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1870system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1871system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1872system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1873system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1874system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1875system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1876system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1877system.cpu1.CUs1.wavefronts18.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1878system.cpu1.CUs1.wavefronts18.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1879system.cpu1.CUs1.wavefronts18.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1880system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1881system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1882system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1883system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1884system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1885system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1886system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1887system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1888system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1889system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1890system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1891system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1892system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1893system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1894system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1895system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1896system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1897system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1898system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1899system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1900system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1901system.cpu1.CUs1.wavefronts19.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1902system.cpu1.CUs1.wavefronts19.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1903system.cpu1.CUs1.wavefronts19.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1904system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1905system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1906system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1907system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1908system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1909system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1910system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1911system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1912system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1913system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1914system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1915system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1916system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1917system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1918system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1919system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1920system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1921system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1922system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1923system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1924system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1925system.cpu1.CUs1.wavefronts20.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1926system.cpu1.CUs1.wavefronts20.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1927system.cpu1.CUs1.wavefronts20.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1928system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1929system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1930system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1931system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1932system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1933system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1934system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1935system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1936system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1937system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1938system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1939system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1940system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1941system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1942system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1943system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1944system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1945system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1946system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1947system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1948system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1949system.cpu1.CUs1.wavefronts21.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1950system.cpu1.CUs1.wavefronts21.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1951system.cpu1.CUs1.wavefronts21.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1952system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1953system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1954system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1955system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1956system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1957system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1958system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1959system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1960system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1961system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1962system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1963system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1964system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1965system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1966system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1967system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1968system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1969system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1970system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1971system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1972system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1973system.cpu1.CUs1.wavefronts22.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1974system.cpu1.CUs1.wavefronts22.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1975system.cpu1.CUs1.wavefronts22.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1976system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1977system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1978system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1979system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1980system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1981system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1982system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1983system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1984system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1985system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1986system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1987system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1988system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1989system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1990system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1991system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1992system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1993system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1994system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1995system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1996system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1997system.cpu1.CUs1.wavefronts23.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1998system.cpu1.CUs1.wavefronts23.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1999system.cpu1.CUs1.wavefronts23.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2000system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2001system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2002system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2003system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2004system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2005system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2006system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2007system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2008system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2009system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2010system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2011system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2012system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2013system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2014system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2015system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2016system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2017system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2018system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2019system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2020system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2021system.cpu1.CUs1.wavefronts24.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2022system.cpu1.CUs1.wavefronts24.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2023system.cpu1.CUs1.wavefronts24.timesBlockedDueRAWDependencies 236 # number of times the wf's instructions are blocked due to RAW dependencies 2024system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::samples 34 # number of executed instructions with N source register operands 2025system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::mean 0.852941 # number of executed instructions with N source register operands 2026system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::stdev 0.857493 # number of executed instructions with N source register operands 2027system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N source register operands 2028system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::0-1 24 70.59% 70.59% # number of executed instructions with N source register operands 2029system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::2-3 10 29.41% 100.00% # number of executed instructions with N source register operands 2030system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::4 0 0.00% 100.00% # number of executed instructions with N source register operands 2031system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N source register operands 2032system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2033system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::max_value 2 # number of executed instructions with N source register operands 2034system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::total 34 # number of executed instructions with N source register operands 2035system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::samples 34 # number of executed instructions with N destination register operands 2036system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::mean 0.617647 # number of executed instructions with N destination register operands 2037system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::stdev 0.493270 # number of executed instructions with N destination register operands 2038system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N destination register operands 2039system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::0-1 34 100.00% 100.00% # number of executed instructions with N destination register operands 2040system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::2-3 0 0.00% 100.00% # number of executed instructions with N destination register operands 2041system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N destination register operands 2042system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2043system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::max_value 1 # number of executed instructions with N destination register operands 2044system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::total 34 # number of executed instructions with N destination register operands 2045system.cpu1.CUs1.wavefronts25.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2046system.cpu1.CUs1.wavefronts25.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2047system.cpu1.CUs1.wavefronts25.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2048system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2049system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2050system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2051system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2052system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2053system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2054system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2055system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2056system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2057system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2058system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2059system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2060system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2061system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2062system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2063system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2064system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2065system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2066system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2067system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2068system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2069system.cpu1.CUs1.wavefronts26.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2070system.cpu1.CUs1.wavefronts26.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2071system.cpu1.CUs1.wavefronts26.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2072system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2073system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2074system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2075system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2076system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2077system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2078system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2079system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2080system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2081system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2082system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2083system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2084system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2085system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2086system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2087system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2088system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2089system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2090system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2091system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2092system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2093system.cpu1.CUs1.wavefronts27.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2094system.cpu1.CUs1.wavefronts27.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2095system.cpu1.CUs1.wavefronts27.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2096system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2097system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2098system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2099system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2100system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2101system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2102system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2103system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2104system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2105system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2106system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2107system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2108system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2109system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2110system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2111system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2112system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2113system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2114system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2115system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2116system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2117system.cpu1.CUs1.wavefronts28.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2118system.cpu1.CUs1.wavefronts28.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2119system.cpu1.CUs1.wavefronts28.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2120system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2121system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2122system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2123system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2124system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2125system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2126system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2127system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2128system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2129system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2130system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2131system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2132system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2133system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2134system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2135system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2136system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2137system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2138system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2139system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2140system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2141system.cpu1.CUs1.wavefronts29.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2142system.cpu1.CUs1.wavefronts29.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2143system.cpu1.CUs1.wavefronts29.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2144system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2145system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2146system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2147system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2148system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2149system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2150system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2151system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2152system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2153system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2154system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2155system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2156system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2157system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2158system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2159system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2160system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2161system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2162system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2163system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2164system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2165system.cpu1.CUs1.wavefronts30.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2166system.cpu1.CUs1.wavefronts30.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2167system.cpu1.CUs1.wavefronts30.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2168system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2169system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2170system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2171system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2172system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2173system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2174system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2175system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2176system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2177system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2178system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2179system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2180system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2181system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2182system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2183system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2184system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2185system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2186system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2187system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2188system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2189system.cpu1.CUs1.wavefronts31.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2190system.cpu1.CUs1.wavefronts31.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2191system.cpu1.CUs1.wavefronts31.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2192system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2193system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2194system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2195system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2196system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2197system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2198system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2199system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2200system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2201system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2202system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2203system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2204system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2205system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2206system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2207system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2208system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2209system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2210system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2211system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2212system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2213system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::samples 43 # For each instruction fetch request recieved record how many instructions you got from it 2214system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::mean 5.813953 # For each instruction fetch request recieved record how many instructions you got from it 2215system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::stdev 2.683777 # For each instruction fetch request recieved record how many instructions you got from it 2216system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::underflows 0 0.00% 0.00% # For each instruction fetch request recieved record how many instructions you got from it 2217system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::1 0 0.00% 0.00% # For each instruction fetch request recieved record how many instructions you got from it 2218system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::2 8 18.60% 18.60% # For each instruction fetch request recieved record how many instructions you got from it 2219system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::3 8 18.60% 37.21% # For each instruction fetch request recieved record how many instructions you got from it 2220system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::4 1 2.33% 39.53% # For each instruction fetch request recieved record how many instructions you got from it 2221system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::5 0 0.00% 39.53% # For each instruction fetch request recieved record how many instructions you got from it 2222system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::6 1 2.33% 41.86% # For each instruction fetch request recieved record how many instructions you got from it 2223system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::7 0 0.00% 41.86% # For each instruction fetch request recieved record how many instructions you got from it 2224system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::8 25 58.14% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2225system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::9 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2226system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::10 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2227system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::11 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2228system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::12 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2229system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::13 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2230system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::14 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2231system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::15 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2232system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::16 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2233system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::17 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2234system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::18 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2235system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::19 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2236system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::20 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2237system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::21 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2238system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::22 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2239system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::23 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2240system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::24 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2241system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::25 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2242system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::26 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2243system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::27 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2244system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::28 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2245system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::29 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2246system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::30 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2247system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::31 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2248system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::32 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2249system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::overflows 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2250system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::min_value 2 # For each instruction fetch request recieved record how many instructions you got from it 2251system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::max_value 8 # For each instruction fetch request recieved record how many instructions you got from it 2252system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::total 43 # For each instruction fetch request recieved record how many instructions you got from it 2253system.cpu1.CUs1.ExecStage.num_cycles_with_no_issue 4105 # number of cycles the CU issues nothing 2254system.cpu1.CUs1.ExecStage.num_cycles_with_instr_issued 131 # number of cycles the CU issued at least one instruction 2255system.cpu1.CUs1.ExecStage.num_cycles_with_instrtype_issue::ALU0 30 # Number of cycles at least one instruction of specific type issued 2256system.cpu1.CUs1.ExecStage.num_cycles_with_instrtype_issue::ALU1 29 # Number of cycles at least one instruction of specific type issued 2257system.cpu1.CUs1.ExecStage.num_cycles_with_instrtype_issue::ALU2 29 # Number of cycles at least one instruction of specific type issued 2258system.cpu1.CUs1.ExecStage.num_cycles_with_instrtype_issue::ALU3 29 # Number of cycles at least one instruction of specific type issued 2259system.cpu1.CUs1.ExecStage.num_cycles_with_instrtype_issue::GM 18 # Number of cycles at least one instruction of specific type issued 2260system.cpu1.CUs1.ExecStage.num_cycles_with_instrtype_issue::LM 6 # Number of cycles at least one instruction of specific type issued 2261system.cpu1.CUs1.ExecStage.num_cycles_with_instr_type_no_issue::ALU0 1525 # Number of cycles no instruction of specific type issued 2262system.cpu1.CUs1.ExecStage.num_cycles_with_instr_type_no_issue::ALU1 346 # Number of cycles no instruction of specific type issued 2263system.cpu1.CUs1.ExecStage.num_cycles_with_instr_type_no_issue::ALU2 363 # Number of cycles no instruction of specific type issued 2264system.cpu1.CUs1.ExecStage.num_cycles_with_instr_type_no_issue::ALU3 363 # Number of cycles no instruction of specific type issued 2265system.cpu1.CUs1.ExecStage.num_cycles_with_instr_type_no_issue::GM 363 # Number of cycles no instruction of specific type issued 2266system.cpu1.CUs1.ExecStage.num_cycles_with_instr_type_no_issue::LM 33 # Number of cycles no instruction of specific type issued 2267system.cpu1.CUs1.ExecStage.spc::samples 4236 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2268system.cpu1.CUs1.ExecStage.spc::mean 0.033286 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2269system.cpu1.CUs1.ExecStage.spc::stdev 0.194558 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2270system.cpu1.CUs1.ExecStage.spc::underflows 0 0.00% 0.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2271system.cpu1.CUs1.ExecStage.spc::0 4105 96.91% 96.91% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2272system.cpu1.CUs1.ExecStage.spc::1 123 2.90% 99.81% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2273system.cpu1.CUs1.ExecStage.spc::2 6 0.14% 99.95% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2274system.cpu1.CUs1.ExecStage.spc::3 2 0.05% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2275system.cpu1.CUs1.ExecStage.spc::4 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2276system.cpu1.CUs1.ExecStage.spc::5 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2277system.cpu1.CUs1.ExecStage.spc::6 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2278system.cpu1.CUs1.ExecStage.spc::overflows 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2279system.cpu1.CUs1.ExecStage.spc::min_value 0 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2280system.cpu1.CUs1.ExecStage.spc::max_value 3 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2281system.cpu1.CUs1.ExecStage.spc::total 4236 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2282system.cpu1.CUs1.ExecStage.num_transitions_active_to_idle 74 # number of CU transitions from active to idle 2283system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::samples 74 # duration of idle periods in cycles 2284system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::mean 51.891892 # duration of idle periods in cycles 2285system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::stdev 210.095188 # duration of idle periods in cycles 2286system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::underflows 0 0.00% 0.00% # duration of idle periods in cycles 2287system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::0-4 56 75.68% 75.68% # duration of idle periods in cycles 2288system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::5-9 7 9.46% 85.14% # duration of idle periods in cycles 2289system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::10-14 0 0.00% 85.14% # duration of idle periods in cycles 2290system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::15-19 2 2.70% 87.84% # duration of idle periods in cycles 2291system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::20-24 1 1.35% 89.19% # duration of idle periods in cycles 2292system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::25-29 1 1.35% 90.54% # duration of idle periods in cycles 2293system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::30-34 0 0.00% 90.54% # duration of idle periods in cycles 2294system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::35-39 0 0.00% 90.54% # duration of idle periods in cycles 2295system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::40-44 0 0.00% 90.54% # duration of idle periods in cycles 2296system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::45-49 0 0.00% 90.54% # duration of idle periods in cycles 2297system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::50-54 0 0.00% 90.54% # duration of idle periods in cycles 2298system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::55-59 0 0.00% 90.54% # duration of idle periods in cycles 2299system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::60-64 0 0.00% 90.54% # duration of idle periods in cycles 2300system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::65-69 0 0.00% 90.54% # duration of idle periods in cycles 2301system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::70-74 0 0.00% 90.54% # duration of idle periods in cycles 2302system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::75 0 0.00% 90.54% # duration of idle periods in cycles 2303system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::overflows 7 9.46% 100.00% # duration of idle periods in cycles 2304system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::min_value 1 # duration of idle periods in cycles 2305system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::max_value 1321 # duration of idle periods in cycles 2306system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::total 74 # duration of idle periods in cycles 2307system.cpu1.CUs1.GlobalMemPipeline.load_vrf_bank_conflict_cycles 0 # total number of cycles GM data are delayed before updating the VRF 2308system.cpu1.CUs1.LocalMemPipeline.load_vrf_bank_conflict_cycles 0 # total number of cycles LDS data are delayed before updating the VRF 2309system.cpu1.CUs1.tlb_requests 769 # number of uncoalesced requests 2310system.cpu1.CUs1.tlb_cycles -318199598000 # total number of cycles for all uncoalesced requests 2311system.cpu1.CUs1.avg_translation_latency -413783612.483745 # Avg. translation latency for data translations 2312system.cpu1.CUs1.TLB_hits_distribution::page_table 769 # TLB hits distribution (0 for page table, x for Lx-TLB 2313system.cpu1.CUs1.TLB_hits_distribution::L1_TLB 0 # TLB hits distribution (0 for page table, x for Lx-TLB 2314system.cpu1.CUs1.TLB_hits_distribution::L2_TLB 0 # TLB hits distribution (0 for page table, x for Lx-TLB 2315system.cpu1.CUs1.TLB_hits_distribution::L3_TLB 0 # TLB hits distribution (0 for page table, x for Lx-TLB 2316system.cpu1.CUs1.lds_bank_access_cnt 53 # Total number of LDS bank accesses 2317system.cpu1.CUs1.lds_bank_conflicts::samples 6 # Number of bank conflicts per LDS memory packet 2318system.cpu1.CUs1.lds_bank_conflicts::mean 7.833333 # Number of bank conflicts per LDS memory packet 2319system.cpu1.CUs1.lds_bank_conflicts::stdev 6.080022 # Number of bank conflicts per LDS memory packet 2320system.cpu1.CUs1.lds_bank_conflicts::underflows 0 0.00% 0.00% # Number of bank conflicts per LDS memory packet 2321system.cpu1.CUs1.lds_bank_conflicts::0-1 2 33.33% 33.33% # Number of bank conflicts per LDS memory packet 2322system.cpu1.CUs1.lds_bank_conflicts::2-3 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 2323system.cpu1.CUs1.lds_bank_conflicts::4-5 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 2324system.cpu1.CUs1.lds_bank_conflicts::6-7 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 2325system.cpu1.CUs1.lds_bank_conflicts::8-9 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 2326system.cpu1.CUs1.lds_bank_conflicts::10-11 1 16.67% 50.00% # Number of bank conflicts per LDS memory packet 2327system.cpu1.CUs1.lds_bank_conflicts::12-13 3 50.00% 100.00% # Number of bank conflicts per LDS memory packet 2328system.cpu1.CUs1.lds_bank_conflicts::14-15 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2329system.cpu1.CUs1.lds_bank_conflicts::16-17 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2330system.cpu1.CUs1.lds_bank_conflicts::18-19 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2331system.cpu1.CUs1.lds_bank_conflicts::20-21 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2332system.cpu1.CUs1.lds_bank_conflicts::22-23 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2333system.cpu1.CUs1.lds_bank_conflicts::24-25 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2334system.cpu1.CUs1.lds_bank_conflicts::26-27 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2335system.cpu1.CUs1.lds_bank_conflicts::28-29 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2336system.cpu1.CUs1.lds_bank_conflicts::30-31 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2337system.cpu1.CUs1.lds_bank_conflicts::32-33 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2338system.cpu1.CUs1.lds_bank_conflicts::34-35 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2339system.cpu1.CUs1.lds_bank_conflicts::36-37 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2340system.cpu1.CUs1.lds_bank_conflicts::38-39 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2341system.cpu1.CUs1.lds_bank_conflicts::40-41 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2342system.cpu1.CUs1.lds_bank_conflicts::42-43 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2343system.cpu1.CUs1.lds_bank_conflicts::44-45 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2344system.cpu1.CUs1.lds_bank_conflicts::46-47 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2345system.cpu1.CUs1.lds_bank_conflicts::48-49 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2346system.cpu1.CUs1.lds_bank_conflicts::50-51 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2347system.cpu1.CUs1.lds_bank_conflicts::52-53 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2348system.cpu1.CUs1.lds_bank_conflicts::54-55 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2349system.cpu1.CUs1.lds_bank_conflicts::56-57 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2350system.cpu1.CUs1.lds_bank_conflicts::58-59 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2351system.cpu1.CUs1.lds_bank_conflicts::60-61 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2352system.cpu1.CUs1.lds_bank_conflicts::62-63 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2353system.cpu1.CUs1.lds_bank_conflicts::64 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2354system.cpu1.CUs1.lds_bank_conflicts::overflows 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2355system.cpu1.CUs1.lds_bank_conflicts::min_value 0 # Number of bank conflicts per LDS memory packet 2356system.cpu1.CUs1.lds_bank_conflicts::max_value 12 # Number of bank conflicts per LDS memory packet 2357system.cpu1.CUs1.lds_bank_conflicts::total 6 # Number of bank conflicts per LDS memory packet 2358system.cpu1.CUs1.page_divergence_dist::samples 17 # pages touched per wf (over all mem. instr.) 2359system.cpu1.CUs1.page_divergence_dist::mean 1 # pages touched per wf (over all mem. instr.) 2360system.cpu1.CUs1.page_divergence_dist::stdev 0 # pages touched per wf (over all mem. instr.) 2361system.cpu1.CUs1.page_divergence_dist::underflows 0 0.00% 0.00% # pages touched per wf (over all mem. instr.) 2362system.cpu1.CUs1.page_divergence_dist::1-4 17 100.00% 100.00% # pages touched per wf (over all mem. instr.) 2363system.cpu1.CUs1.page_divergence_dist::5-8 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2364system.cpu1.CUs1.page_divergence_dist::9-12 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2365system.cpu1.CUs1.page_divergence_dist::13-16 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2366system.cpu1.CUs1.page_divergence_dist::17-20 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2367system.cpu1.CUs1.page_divergence_dist::21-24 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2368system.cpu1.CUs1.page_divergence_dist::25-28 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2369system.cpu1.CUs1.page_divergence_dist::29-32 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2370system.cpu1.CUs1.page_divergence_dist::33-36 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2371system.cpu1.CUs1.page_divergence_dist::37-40 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2372system.cpu1.CUs1.page_divergence_dist::41-44 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2373system.cpu1.CUs1.page_divergence_dist::45-48 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2374system.cpu1.CUs1.page_divergence_dist::49-52 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2375system.cpu1.CUs1.page_divergence_dist::53-56 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2376system.cpu1.CUs1.page_divergence_dist::57-60 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2377system.cpu1.CUs1.page_divergence_dist::61-64 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2378system.cpu1.CUs1.page_divergence_dist::overflows 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2379system.cpu1.CUs1.page_divergence_dist::min_value 1 # pages touched per wf (over all mem. instr.) 2380system.cpu1.CUs1.page_divergence_dist::max_value 1 # pages touched per wf (over all mem. instr.) 2381system.cpu1.CUs1.page_divergence_dist::total 17 # pages touched per wf (over all mem. instr.) 2382system.cpu1.CUs1.global_mem_instr_cnt 17 # dynamic global memory instructions count 2383system.cpu1.CUs1.local_mem_instr_cnt 6 # dynamic local memory intruction count 2384system.cpu1.CUs1.wg_blocked_due_lds_alloc 0 # Workgroup blocked due to LDS capacity 2385system.cpu1.CUs1.num_instr_executed 141 # number of instructions executed 2386system.cpu1.CUs1.inst_exec_rate::samples 141 # Instruction Execution Rate: Number of executed vector instructions per cycle 2387system.cpu1.CUs1.inst_exec_rate::mean 86.326241 # Instruction Execution Rate: Number of executed vector instructions per cycle 2388system.cpu1.CUs1.inst_exec_rate::stdev 246.713874 # Instruction Execution Rate: Number of executed vector instructions per cycle 2389system.cpu1.CUs1.inst_exec_rate::underflows 0 0.00% 0.00% # Instruction Execution Rate: Number of executed vector instructions per cycle 2390system.cpu1.CUs1.inst_exec_rate::0-1 1 0.71% 0.71% # Instruction Execution Rate: Number of executed vector instructions per cycle 2391system.cpu1.CUs1.inst_exec_rate::2-3 12 8.51% 9.22% # Instruction Execution Rate: Number of executed vector instructions per cycle 2392system.cpu1.CUs1.inst_exec_rate::4-5 53 37.59% 46.81% # Instruction Execution Rate: Number of executed vector instructions per cycle 2393system.cpu1.CUs1.inst_exec_rate::6-7 29 20.57% 67.38% # Instruction Execution Rate: Number of executed vector instructions per cycle 2394system.cpu1.CUs1.inst_exec_rate::8-9 5 3.55% 70.92% # Instruction Execution Rate: Number of executed vector instructions per cycle 2395system.cpu1.CUs1.inst_exec_rate::10 1 0.71% 71.63% # Instruction Execution Rate: Number of executed vector instructions per cycle 2396system.cpu1.CUs1.inst_exec_rate::overflows 40 28.37% 100.00% # Instruction Execution Rate: Number of executed vector instructions per cycle 2397system.cpu1.CUs1.inst_exec_rate::min_value 1 # Instruction Execution Rate: Number of executed vector instructions per cycle 2398system.cpu1.CUs1.inst_exec_rate::max_value 1324 # Instruction Execution Rate: Number of executed vector instructions per cycle 2399system.cpu1.CUs1.inst_exec_rate::total 141 # Instruction Execution Rate: Number of executed vector instructions per cycle 2400system.cpu1.CUs1.num_vec_ops_executed 6762 # number of vec ops executed (e.g. VSZ/inst) 2401system.cpu1.CUs1.num_total_cycles 4236 # number of cycles the CU ran for 2402system.cpu1.CUs1.vpc 1.596317 # Vector Operations per cycle (this CU only) 2403system.cpu1.CUs1.ipc 0.033286 # Instructions per cycle (this CU only) 2404system.cpu1.CUs1.warp_execution_dist::samples 141 # number of lanes active per instruction (oval all instructions) 2405system.cpu1.CUs1.warp_execution_dist::mean 47.957447 # number of lanes active per instruction (oval all instructions) 2406system.cpu1.CUs1.warp_execution_dist::stdev 23.818022 # number of lanes active per instruction (oval all instructions) 2407system.cpu1.CUs1.warp_execution_dist::underflows 0 0.00% 0.00% # number of lanes active per instruction (oval all instructions) 2408system.cpu1.CUs1.warp_execution_dist::1-4 5 3.55% 3.55% # number of lanes active per instruction (oval all instructions) 2409system.cpu1.CUs1.warp_execution_dist::5-8 0 0.00% 3.55% # number of lanes active per instruction (oval all instructions) 2410system.cpu1.CUs1.warp_execution_dist::9-12 9 6.38% 9.93% # number of lanes active per instruction (oval all instructions) 2411system.cpu1.CUs1.warp_execution_dist::13-16 27 19.15% 29.08% # number of lanes active per instruction (oval all instructions) 2412system.cpu1.CUs1.warp_execution_dist::17-20 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 2413system.cpu1.CUs1.warp_execution_dist::21-24 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 2414system.cpu1.CUs1.warp_execution_dist::25-28 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 2415system.cpu1.CUs1.warp_execution_dist::29-32 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 2416system.cpu1.CUs1.warp_execution_dist::33-36 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 2417system.cpu1.CUs1.warp_execution_dist::37-40 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 2418system.cpu1.CUs1.warp_execution_dist::41-44 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 2419system.cpu1.CUs1.warp_execution_dist::45-48 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 2420system.cpu1.CUs1.warp_execution_dist::49-52 8 5.67% 34.75% # number of lanes active per instruction (oval all instructions) 2421system.cpu1.CUs1.warp_execution_dist::53-56 0 0.00% 34.75% # number of lanes active per instruction (oval all instructions) 2422system.cpu1.CUs1.warp_execution_dist::57-60 0 0.00% 34.75% # number of lanes active per instruction (oval all instructions) 2423system.cpu1.CUs1.warp_execution_dist::61-64 92 65.25% 100.00% # number of lanes active per instruction (oval all instructions) 2424system.cpu1.CUs1.warp_execution_dist::overflows 0 0.00% 100.00% # number of lanes active per instruction (oval all instructions) 2425system.cpu1.CUs1.warp_execution_dist::min_value 1 # number of lanes active per instruction (oval all instructions) 2426system.cpu1.CUs1.warp_execution_dist::max_value 64 # number of lanes active per instruction (oval all instructions) 2427system.cpu1.CUs1.warp_execution_dist::total 141 # number of lanes active per instruction (oval all instructions) 2428system.cpu1.CUs1.gmem_lanes_execution_dist::samples 18 # number of active lanes per global memory instruction 2429system.cpu1.CUs1.gmem_lanes_execution_dist::mean 37.722222 # number of active lanes per global memory instruction 2430system.cpu1.CUs1.gmem_lanes_execution_dist::stdev 27.174394 # number of active lanes per global memory instruction 2431system.cpu1.CUs1.gmem_lanes_execution_dist::underflows 0 0.00% 0.00% # number of active lanes per global memory instruction 2432system.cpu1.CUs1.gmem_lanes_execution_dist::1-4 1 5.56% 5.56% # number of active lanes per global memory instruction 2433system.cpu1.CUs1.gmem_lanes_execution_dist::5-8 0 0.00% 5.56% # number of active lanes per global memory instruction 2434system.cpu1.CUs1.gmem_lanes_execution_dist::9-12 2 11.11% 16.67% # number of active lanes per global memory instruction 2435system.cpu1.CUs1.gmem_lanes_execution_dist::13-16 6 33.33% 50.00% # number of active lanes per global memory instruction 2436system.cpu1.CUs1.gmem_lanes_execution_dist::17-20 0 0.00% 50.00% # number of active lanes per global memory instruction 2437system.cpu1.CUs1.gmem_lanes_execution_dist::21-24 0 0.00% 50.00% # number of active lanes per global memory instruction 2438system.cpu1.CUs1.gmem_lanes_execution_dist::25-28 0 0.00% 50.00% # number of active lanes per global memory instruction 2439system.cpu1.CUs1.gmem_lanes_execution_dist::29-32 0 0.00% 50.00% # number of active lanes per global memory instruction 2440system.cpu1.CUs1.gmem_lanes_execution_dist::33-36 0 0.00% 50.00% # number of active lanes per global memory instruction 2441system.cpu1.CUs1.gmem_lanes_execution_dist::37-40 0 0.00% 50.00% # number of active lanes per global memory instruction 2442system.cpu1.CUs1.gmem_lanes_execution_dist::41-44 0 0.00% 50.00% # number of active lanes per global memory instruction 2443system.cpu1.CUs1.gmem_lanes_execution_dist::45-48 0 0.00% 50.00% # number of active lanes per global memory instruction 2444system.cpu1.CUs1.gmem_lanes_execution_dist::49-52 0 0.00% 50.00% # number of active lanes per global memory instruction 2445system.cpu1.CUs1.gmem_lanes_execution_dist::53-56 0 0.00% 50.00% # number of active lanes per global memory instruction 2446system.cpu1.CUs1.gmem_lanes_execution_dist::57-60 0 0.00% 50.00% # number of active lanes per global memory instruction 2447system.cpu1.CUs1.gmem_lanes_execution_dist::61-64 9 50.00% 100.00% # number of active lanes per global memory instruction 2448system.cpu1.CUs1.gmem_lanes_execution_dist::overflows 0 0.00% 100.00% # number of active lanes per global memory instruction 2449system.cpu1.CUs1.gmem_lanes_execution_dist::min_value 1 # number of active lanes per global memory instruction 2450system.cpu1.CUs1.gmem_lanes_execution_dist::max_value 64 # number of active lanes per global memory instruction 2451system.cpu1.CUs1.gmem_lanes_execution_dist::total 18 # number of active lanes per global memory instruction 2452system.cpu1.CUs1.lmem_lanes_execution_dist::samples 6 # number of active lanes per local memory instruction 2453system.cpu1.CUs1.lmem_lanes_execution_dist::mean 19.333333 # number of active lanes per local memory instruction 2454system.cpu1.CUs1.lmem_lanes_execution_dist::stdev 22.384518 # number of active lanes per local memory instruction 2455system.cpu1.CUs1.lmem_lanes_execution_dist::underflows 0 0.00% 0.00% # number of active lanes per local memory instruction 2456system.cpu1.CUs1.lmem_lanes_execution_dist::1-4 1 16.67% 16.67% # number of active lanes per local memory instruction 2457system.cpu1.CUs1.lmem_lanes_execution_dist::5-8 0 0.00% 16.67% # number of active lanes per local memory instruction 2458system.cpu1.CUs1.lmem_lanes_execution_dist::9-12 1 16.67% 33.33% # number of active lanes per local memory instruction 2459system.cpu1.CUs1.lmem_lanes_execution_dist::13-16 3 50.00% 83.33% # number of active lanes per local memory instruction 2460system.cpu1.CUs1.lmem_lanes_execution_dist::17-20 0 0.00% 83.33% # number of active lanes per local memory instruction 2461system.cpu1.CUs1.lmem_lanes_execution_dist::21-24 0 0.00% 83.33% # number of active lanes per local memory instruction 2462system.cpu1.CUs1.lmem_lanes_execution_dist::25-28 0 0.00% 83.33% # number of active lanes per local memory instruction 2463system.cpu1.CUs1.lmem_lanes_execution_dist::29-32 0 0.00% 83.33% # number of active lanes per local memory instruction 2464system.cpu1.CUs1.lmem_lanes_execution_dist::33-36 0 0.00% 83.33% # number of active lanes per local memory instruction 2465system.cpu1.CUs1.lmem_lanes_execution_dist::37-40 0 0.00% 83.33% # number of active lanes per local memory instruction 2466system.cpu1.CUs1.lmem_lanes_execution_dist::41-44 0 0.00% 83.33% # number of active lanes per local memory instruction 2467system.cpu1.CUs1.lmem_lanes_execution_dist::45-48 0 0.00% 83.33% # number of active lanes per local memory instruction 2468system.cpu1.CUs1.lmem_lanes_execution_dist::49-52 0 0.00% 83.33% # number of active lanes per local memory instruction 2469system.cpu1.CUs1.lmem_lanes_execution_dist::53-56 0 0.00% 83.33% # number of active lanes per local memory instruction 2470system.cpu1.CUs1.lmem_lanes_execution_dist::57-60 0 0.00% 83.33% # number of active lanes per local memory instruction 2471system.cpu1.CUs1.lmem_lanes_execution_dist::61-64 1 16.67% 100.00% # number of active lanes per local memory instruction 2472system.cpu1.CUs1.lmem_lanes_execution_dist::overflows 0 0.00% 100.00% # number of active lanes per local memory instruction 2473system.cpu1.CUs1.lmem_lanes_execution_dist::min_value 1 # number of active lanes per local memory instruction 2474system.cpu1.CUs1.lmem_lanes_execution_dist::max_value 64 # number of active lanes per local memory instruction 2475system.cpu1.CUs1.lmem_lanes_execution_dist::total 6 # number of active lanes per local memory instruction 2476system.cpu1.CUs1.num_alu_insts_executed 118 # Number of dynamic non-GM memory insts executed 2477system.cpu1.CUs1.times_wg_blocked_due_vgpr_alloc 0 # Number of times WGs are blocked due to VGPR allocation per SIMD 2478system.cpu1.CUs1.num_CAS_ops 0 # number of compare and swap operations 2479system.cpu1.CUs1.num_failed_CAS_ops 0 # number of compare and swap operations that failed 2480system.cpu1.CUs1.num_completed_wfs 4 # number of completed wavefronts 2481system.cpu2.num_kernel_launched 1 # number of kernel launched 2482system.dir_cntrl0.L3CacheMemory.demand_hits 0 # Number of cache demand hits 2483system.dir_cntrl0.L3CacheMemory.demand_misses 0 # Number of cache demand misses 2484system.dir_cntrl0.L3CacheMemory.demand_accesses 0 # Number of cache demand accesses 2485system.dir_cntrl0.L3CacheMemory.num_data_array_writes 1600 # number of data array writes 2486system.dir_cntrl0.L3CacheMemory.num_tag_array_reads 1602 # number of tag array reads 2487system.dir_cntrl0.L3CacheMemory.num_tag_array_writes 1572 # number of tag array writes 2488system.dispatcher_coalescer.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2489system.dispatcher_coalescer.clk_domain.clock 1000 # Clock period in ticks 2490system.dispatcher_coalescer.uncoalesced_accesses 0 # Number of uncoalesced TLB accesses 2491system.dispatcher_coalescer.coalesced_accesses 0 # Number of coalesced TLB accesses 2492system.dispatcher_coalescer.queuing_cycles 0 # Number of cycles spent in queue 2493system.dispatcher_coalescer.local_queuing_cycles 0 # Number of cycles spent in queue for all incoming reqs 2494system.dispatcher_coalescer.local_latency nan # Avg. latency over all incoming pkts 2495system.dispatcher_tlb.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2496system.dispatcher_tlb.clk_domain.clock 1000 # Clock period in ticks 2497system.dispatcher_tlb.local_TLB_accesses 0 # Number of TLB accesses 2498system.dispatcher_tlb.local_TLB_hits 0 # Number of TLB hits 2499system.dispatcher_tlb.local_TLB_misses 0 # Number of TLB misses 2500system.dispatcher_tlb.local_TLB_miss_rate nan # TLB miss rate 2501system.dispatcher_tlb.global_TLB_accesses 0 # Number of TLB accesses 2502system.dispatcher_tlb.global_TLB_hits 0 # Number of TLB hits 2503system.dispatcher_tlb.global_TLB_misses 0 # Number of TLB misses 2504system.dispatcher_tlb.global_TLB_miss_rate nan # TLB miss rate 2505system.dispatcher_tlb.access_cycles 0 # Cycles spent accessing this TLB level 2506system.dispatcher_tlb.page_table_cycles 0 # Cycles spent accessing the page table 2507system.dispatcher_tlb.unique_pages 0 # Number of unique pages touched 2508system.dispatcher_tlb.local_cycles 0 # Number of cycles spent in queue for all incoming reqs 2509system.dispatcher_tlb.local_latency nan # Avg. latency over incoming coalesced reqs 2510system.dispatcher_tlb.avg_reuse_distance 0 # avg. reuse distance over all pages (in ticks) 2511system.l1_coalescer0.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2512system.l1_coalescer0.clk_domain.clock 1000 # Clock period in ticks 2513system.l1_coalescer0.uncoalesced_accesses 778 # Number of uncoalesced TLB accesses 2514system.l1_coalescer0.coalesced_accesses 0 # Number of coalesced TLB accesses 2515system.l1_coalescer0.queuing_cycles 0 # Number of cycles spent in queue 2516system.l1_coalescer0.local_queuing_cycles 0 # Number of cycles spent in queue for all incoming reqs 2517system.l1_coalescer0.local_latency 0 # Avg. latency over all incoming pkts 2518system.l1_coalescer1.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2519system.l1_coalescer1.clk_domain.clock 1000 # Clock period in ticks 2520system.l1_coalescer1.uncoalesced_accesses 769 # Number of uncoalesced TLB accesses 2521system.l1_coalescer1.coalesced_accesses 0 # Number of coalesced TLB accesses 2522system.l1_coalescer1.queuing_cycles 0 # Number of cycles spent in queue 2523system.l1_coalescer1.local_queuing_cycles 0 # Number of cycles spent in queue for all incoming reqs 2524system.l1_coalescer1.local_latency 0 # Avg. latency over all incoming pkts 2525system.l1_tlb0.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2526system.l1_tlb0.clk_domain.clock 1000 # Clock period in ticks 2527system.l1_tlb0.local_TLB_accesses 778 # Number of TLB accesses 2528system.l1_tlb0.local_TLB_hits 774 # Number of TLB hits 2529system.l1_tlb0.local_TLB_misses 4 # Number of TLB misses 2530system.l1_tlb0.local_TLB_miss_rate 0.514139 # TLB miss rate 2531system.l1_tlb0.global_TLB_accesses 778 # Number of TLB accesses 2532system.l1_tlb0.global_TLB_hits 774 # Number of TLB hits 2533system.l1_tlb0.global_TLB_misses 4 # Number of TLB misses 2534system.l1_tlb0.global_TLB_miss_rate 0.514139 # TLB miss rate 2535system.l1_tlb0.access_cycles 0 # Cycles spent accessing this TLB level 2536system.l1_tlb0.page_table_cycles 0 # Cycles spent accessing the page table 2537system.l1_tlb0.unique_pages 4 # Number of unique pages touched 2538system.l1_tlb0.local_cycles 0 # Number of cycles spent in queue for all incoming reqs 2539system.l1_tlb0.local_latency 0 # Avg. latency over incoming coalesced reqs 2540system.l1_tlb0.avg_reuse_distance 0 # avg. reuse distance over all pages (in ticks) 2541system.l1_tlb1.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2542system.l1_tlb1.clk_domain.clock 1000 # Clock period in ticks 2543system.l1_tlb1.local_TLB_accesses 769 # Number of TLB accesses 2544system.l1_tlb1.local_TLB_hits 766 # Number of TLB hits 2545system.l1_tlb1.local_TLB_misses 3 # Number of TLB misses 2546system.l1_tlb1.local_TLB_miss_rate 0.390117 # TLB miss rate 2547system.l1_tlb1.global_TLB_accesses 769 # Number of TLB accesses 2548system.l1_tlb1.global_TLB_hits 766 # Number of TLB hits 2549system.l1_tlb1.global_TLB_misses 3 # Number of TLB misses 2550system.l1_tlb1.global_TLB_miss_rate 0.390117 # TLB miss rate 2551system.l1_tlb1.access_cycles 0 # Cycles spent accessing this TLB level 2552system.l1_tlb1.page_table_cycles 0 # Cycles spent accessing the page table 2553system.l1_tlb1.unique_pages 3 # Number of unique pages touched 2554system.l1_tlb1.local_cycles 0 # Number of cycles spent in queue for all incoming reqs 2555system.l1_tlb1.local_latency 0 # Avg. latency over incoming coalesced reqs 2556system.l1_tlb1.avg_reuse_distance 0 # avg. reuse distance over all pages (in ticks) 2557system.l2_coalescer.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2558system.l2_coalescer.clk_domain.clock 1000 # Clock period in ticks 2559system.l2_coalescer.uncoalesced_accesses 8 # Number of uncoalesced TLB accesses 2560system.l2_coalescer.coalesced_accesses 1 # Number of coalesced TLB accesses 2561system.l2_coalescer.queuing_cycles 8000 # Number of cycles spent in queue 2562system.l2_coalescer.local_queuing_cycles 1000 # Number of cycles spent in queue for all incoming reqs 2563system.l2_coalescer.local_latency 125 # Avg. latency over all incoming pkts 2564system.l2_tlb.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2565system.l2_tlb.clk_domain.clock 1000 # Clock period in ticks 2566system.l2_tlb.local_TLB_accesses 8 # Number of TLB accesses 2567system.l2_tlb.local_TLB_hits 3 # Number of TLB hits 2568system.l2_tlb.local_TLB_misses 5 # Number of TLB misses 2569system.l2_tlb.local_TLB_miss_rate 62.500000 # TLB miss rate 2570system.l2_tlb.global_TLB_accesses 15 # Number of TLB accesses 2571system.l2_tlb.global_TLB_hits 3 # Number of TLB hits 2572system.l2_tlb.global_TLB_misses 12 # Number of TLB misses 2573system.l2_tlb.global_TLB_miss_rate 80 # TLB miss rate 2574system.l2_tlb.access_cycles 552008 # Cycles spent accessing this TLB level 2575system.l2_tlb.page_table_cycles 0 # Cycles spent accessing the page table 2576system.l2_tlb.unique_pages 5 # Number of unique pages touched 2577system.l2_tlb.local_cycles 69001 # Number of cycles spent in queue for all incoming reqs 2578system.l2_tlb.local_latency 8625.125000 # Avg. latency over incoming coalesced reqs 2579system.l2_tlb.avg_reuse_distance 0 # avg. reuse distance over all pages (in ticks) 2580system.l3_coalescer.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2581system.l3_coalescer.clk_domain.clock 1000 # Clock period in ticks 2582system.l3_coalescer.uncoalesced_accesses 5 # Number of uncoalesced TLB accesses 2583system.l3_coalescer.coalesced_accesses 1 # Number of coalesced TLB accesses 2584system.l3_coalescer.queuing_cycles 8000 # Number of cycles spent in queue 2585system.l3_coalescer.local_queuing_cycles 1000 # Number of cycles spent in queue for all incoming reqs 2586system.l3_coalescer.local_latency 200 # Avg. latency over all incoming pkts 2587system.l3_tlb.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2588system.l3_tlb.clk_domain.clock 1000 # Clock period in ticks 2589system.l3_tlb.local_TLB_accesses 5 # Number of TLB accesses 2590system.l3_tlb.local_TLB_hits 0 # Number of TLB hits 2591system.l3_tlb.local_TLB_misses 5 # Number of TLB misses 2592system.l3_tlb.local_TLB_miss_rate 100 # TLB miss rate 2593system.l3_tlb.global_TLB_accesses 12 # Number of TLB accesses 2594system.l3_tlb.global_TLB_hits 0 # Number of TLB hits 2595system.l3_tlb.global_TLB_misses 12 # Number of TLB misses 2596system.l3_tlb.global_TLB_miss_rate 100 # TLB miss rate 2597system.l3_tlb.access_cycles 1200000 # Cycles spent accessing this TLB level 2598system.l3_tlb.page_table_cycles 6000000 # Cycles spent accessing the page table 2599system.l3_tlb.unique_pages 5 # Number of unique pages touched 2600system.l3_tlb.local_cycles 150000 # Number of cycles spent in queue for all incoming reqs 2601system.l3_tlb.local_latency 30000 # Avg. latency over incoming coalesced reqs 2602system.l3_tlb.avg_reuse_distance 0 # avg. reuse distance over all pages (in ticks) 2603system.piobus.trans_dist::WriteReq 94 # Transaction distribution 2604system.piobus.trans_dist::WriteResp 94 # Transaction distribution 2605system.piobus.pkt_count_system.cp_cntrl0.sequencer.mem-master-port::system.cpu2.pio 188 # Packet count per connected master and slave (bytes) 2606system.piobus.pkt_count::total 188 # Packet count per connected master and slave (bytes) 2607system.piobus.pkt_size_system.cp_cntrl0.sequencer.mem-master-port::system.cpu2.pio 748 # Cumulative packet size per connected master and slave (bytes) 2608system.piobus.pkt_size::total 748 # Cumulative packet size per connected master and slave (bytes) 2609system.piobus.reqLayer0.occupancy 188000 # Layer occupancy (ticks) 2610system.piobus.reqLayer0.utilization 0.0 # Layer utilization (%) 2611system.piobus.respLayer0.occupancy 94000 # Layer occupancy (ticks) 2612system.piobus.respLayer0.utilization 0.0 # Layer utilization (%) 2613system.rb_cntrl0.cacheMemory.demand_hits 0 # Number of cache demand hits 2614system.rb_cntrl0.cacheMemory.demand_misses 0 # Number of cache demand misses 2615system.rb_cntrl0.cacheMemory.demand_accesses 0 # Number of cache demand accesses 2616system.rb_cntrl0.cacheMemory.num_tag_array_reads 1553 # number of tag array reads 2617system.rb_cntrl0.cacheMemory.num_tag_array_writes 3123 # number of tag array writes 2618system.reg_cntrl0.cacheMemory.demand_hits 0 # Number of cache demand hits 2619system.reg_cntrl0.cacheMemory.demand_misses 0 # Number of cache demand misses 2620system.reg_cntrl0.cacheMemory.demand_accesses 0 # Number of cache demand accesses 2621system.reg_cntrl0.cacheMemory.num_tag_array_reads 279 # number of tag array reads 2622system.reg_cntrl0.cacheMemory.num_tag_array_writes 279 # number of tag array writes 2623system.ruby.network.ext_links0.int_node.percent_links_utilized 0.122493 2624system.ruby.network.ext_links0.int_node.msg_count.Data::0 16 2625system.ruby.network.ext_links0.int_node.msg_count.Request_Control::0 1558 2626system.ruby.network.ext_links0.int_node.msg_count.Request_Control::5 279 2627system.ruby.network.ext_links0.int_node.msg_count.Request_Control::7 279 2628system.ruby.network.ext_links0.int_node.msg_count.Request_Control::8 8 2629system.ruby.network.ext_links0.int_node.msg_count.Response_Data::2 1577 2630system.ruby.network.ext_links0.int_node.msg_count.Response_Control::2 303 2631system.ruby.network.ext_links0.int_node.msg_count.Response_Control::4 34 2632system.ruby.network.ext_links0.int_node.msg_count.Writeback_Control::2 24 2633system.ruby.network.ext_links0.int_node.msg_count.Unblock_Control::4 1556 2634system.ruby.network.ext_links0.int_node.msg_bytes.Data::0 1152 2635system.ruby.network.ext_links0.int_node.msg_bytes.Request_Control::0 12464 2636system.ruby.network.ext_links0.int_node.msg_bytes.Request_Control::5 2232 2637system.ruby.network.ext_links0.int_node.msg_bytes.Request_Control::7 2232 2638system.ruby.network.ext_links0.int_node.msg_bytes.Request_Control::8 64 2639system.ruby.network.ext_links0.int_node.msg_bytes.Response_Data::2 113544 2640system.ruby.network.ext_links0.int_node.msg_bytes.Response_Control::2 2424 2641system.ruby.network.ext_links0.int_node.msg_bytes.Response_Control::4 272 2642system.ruby.network.ext_links0.int_node.msg_bytes.Writeback_Control::2 192 2643system.ruby.network.ext_links0.int_node.msg_bytes.Unblock_Control::4 12448 2644system.ruby.network.ext_links2.int_node.percent_links_utilized 0.185852 2645system.ruby.network.ext_links2.int_node.msg_count.Control::0 23 2646system.ruby.network.ext_links2.int_node.msg_count.Request_Control::0 3098 2647system.ruby.network.ext_links2.int_node.msg_count.Request_Control::7 274 2648system.ruby.network.ext_links2.int_node.msg_count.Request_Control::8 4 2649system.ruby.network.ext_links2.int_node.msg_count.Response_Data::2 1568 2650system.ruby.network.ext_links2.int_node.msg_count.Response_Control::2 281 2651system.ruby.network.ext_links2.int_node.msg_count.Response_Control::4 23 2652system.ruby.network.ext_links2.int_node.msg_count.Unblock_Control::4 3098 2653system.ruby.network.ext_links2.int_node.msg_bytes.Control::0 184 2654system.ruby.network.ext_links2.int_node.msg_bytes.Request_Control::0 24784 2655system.ruby.network.ext_links2.int_node.msg_bytes.Request_Control::7 2192 2656system.ruby.network.ext_links2.int_node.msg_bytes.Request_Control::8 32 2657system.ruby.network.ext_links2.int_node.msg_bytes.Response_Data::2 112896 2658system.ruby.network.ext_links2.int_node.msg_bytes.Response_Control::2 2248 2659system.ruby.network.ext_links2.int_node.msg_bytes.Response_Control::4 184 2660system.ruby.network.ext_links2.int_node.msg_bytes.Unblock_Control::4 24784 2661system.tcp_cntrl0.L1cache.demand_hits 0 # Number of cache demand hits 2662system.tcp_cntrl0.L1cache.demand_misses 0 # Number of cache demand misses 2663system.tcp_cntrl0.L1cache.demand_accesses 0 # Number of cache demand accesses 2664system.tcp_cntrl0.L1cache.num_data_array_reads 6 # number of data array reads 2665system.tcp_cntrl0.L1cache.num_data_array_writes 11 # number of data array writes 2666system.tcp_cntrl0.L1cache.num_tag_array_reads 1297 # number of tag array reads 2667system.tcp_cntrl0.L1cache.num_tag_array_writes 11 # number of tag array writes 2668system.tcp_cntrl0.L1cache.num_tag_array_stalls 1271 # number of stalls caused by tag array 2669system.tcp_cntrl0.L1cache.num_data_array_stalls 2 # number of stalls caused by data array 2670system.tcp_cntrl0.coalescer.gpu_tcp_ld_hits 0 # loads that hit in the TCP 2671system.tcp_cntrl0.coalescer.gpu_tcp_ld_transfers 0 # TCP to TCP load transfers 2672system.tcp_cntrl0.coalescer.gpu_tcc_ld_hits 0 # loads that hit in the TCC 2673system.tcp_cntrl0.coalescer.gpu_ld_misses 5 # loads that miss in the GPU 2674system.tcp_cntrl0.coalescer.gpu_tcp_st_hits 0 # stores that hit in the TCP 2675system.tcp_cntrl0.coalescer.gpu_tcp_st_transfers 0 # TCP to TCP store transfers 2676system.tcp_cntrl0.coalescer.gpu_tcc_st_hits 0 # stores that hit in the TCC 2677system.tcp_cntrl0.coalescer.gpu_st_misses 9 # stores that miss in the GPU 2678system.tcp_cntrl0.coalescer.cp_tcp_ld_hits 0 # loads that hit in the TCP 2679system.tcp_cntrl0.coalescer.cp_tcp_ld_transfers 0 # TCP to TCP load transfers 2680system.tcp_cntrl0.coalescer.cp_tcc_ld_hits 0 # loads that hit in the TCC 2681system.tcp_cntrl0.coalescer.cp_ld_misses 0 # loads that miss in the GPU 2682system.tcp_cntrl0.coalescer.cp_tcp_st_hits 0 # stores that hit in the TCP 2683system.tcp_cntrl0.coalescer.cp_tcp_st_transfers 0 # TCP to TCP store transfers 2684system.tcp_cntrl0.coalescer.cp_tcc_st_hits 0 # stores that hit in the TCC 2685system.tcp_cntrl0.coalescer.cp_st_misses 0 # stores that miss in the GPU 2686system.ruby.network.ext_links4.int_node.percent_links_utilized 0.003510 2687system.ruby.network.ext_links4.int_node.msg_count.Control::0 11 2688system.ruby.network.ext_links4.int_node.msg_count.Data::0 34 2689system.ruby.network.ext_links4.int_node.msg_count.Data::1 18 2690system.ruby.network.ext_links4.int_node.msg_count.Request_Control::0 16 2691system.ruby.network.ext_links4.int_node.msg_count.Request_Control::1 9 2692system.ruby.network.ext_links4.int_node.msg_count.Request_Control::7 5 2693system.ruby.network.ext_links4.int_node.msg_count.Request_Control::8 4 2694system.ruby.network.ext_links4.int_node.msg_count.Response_Data::2 9 2695system.ruby.network.ext_links4.int_node.msg_count.Response_Data::3 11 2696system.ruby.network.ext_links4.int_node.msg_count.Response_Control::2 22 2697system.ruby.network.ext_links4.int_node.msg_count.Response_Control::4 11 2698system.ruby.network.ext_links4.int_node.msg_count.Writeback_Control::2 16 2699system.ruby.network.ext_links4.int_node.msg_count.Writeback_Control::3 16 2700system.ruby.network.ext_links4.int_node.msg_count.Unblock_Control::4 32 2701system.ruby.network.ext_links4.int_node.msg_bytes.Control::0 88 2702system.ruby.network.ext_links4.int_node.msg_bytes.Data::0 2448 2703system.ruby.network.ext_links4.int_node.msg_bytes.Data::1 1296 2704system.ruby.network.ext_links4.int_node.msg_bytes.Request_Control::0 128 2705system.ruby.network.ext_links4.int_node.msg_bytes.Request_Control::1 72 2706system.ruby.network.ext_links4.int_node.msg_bytes.Request_Control::7 40 2707system.ruby.network.ext_links4.int_node.msg_bytes.Request_Control::8 32 2708system.ruby.network.ext_links4.int_node.msg_bytes.Response_Data::2 648 2709system.ruby.network.ext_links4.int_node.msg_bytes.Response_Data::3 792 2710system.ruby.network.ext_links4.int_node.msg_bytes.Response_Control::2 176 2711system.ruby.network.ext_links4.int_node.msg_bytes.Response_Control::4 88 2712system.ruby.network.ext_links4.int_node.msg_bytes.Writeback_Control::2 128 2713system.ruby.network.ext_links4.int_node.msg_bytes.Writeback_Control::3 128 2714system.ruby.network.ext_links4.int_node.msg_bytes.Unblock_Control::4 256 2715system.tcp_cntrl1.L1cache.demand_hits 0 # Number of cache demand hits 2716system.tcp_cntrl1.L1cache.demand_misses 0 # Number of cache demand misses 2717system.tcp_cntrl1.L1cache.demand_accesses 0 # Number of cache demand accesses 2718system.tcp_cntrl1.L1cache.num_data_array_reads 6 # number of data array reads 2719system.tcp_cntrl1.L1cache.num_data_array_writes 11 # number of data array writes 2720system.tcp_cntrl1.L1cache.num_tag_array_reads 1297 # number of tag array reads 2721system.tcp_cntrl1.L1cache.num_tag_array_writes 11 # number of tag array writes 2722system.tcp_cntrl1.L1cache.num_tag_array_stalls 1271 # number of stalls caused by tag array 2723system.tcp_cntrl1.L1cache.num_data_array_stalls 2 # number of stalls caused by data array 2724system.tcp_cntrl1.coalescer.gpu_tcp_ld_hits 0 # loads that hit in the TCP 2725system.tcp_cntrl1.coalescer.gpu_tcp_ld_transfers 0 # TCP to TCP load transfers 2726system.tcp_cntrl1.coalescer.gpu_tcc_ld_hits 0 # loads that hit in the TCC 2727system.tcp_cntrl1.coalescer.gpu_ld_misses 5 # loads that miss in the GPU 2728system.tcp_cntrl1.coalescer.gpu_tcp_st_hits 0 # stores that hit in the TCP 2729system.tcp_cntrl1.coalescer.gpu_tcp_st_transfers 0 # TCP to TCP store transfers 2730system.tcp_cntrl1.coalescer.gpu_tcc_st_hits 0 # stores that hit in the TCC 2731system.tcp_cntrl1.coalescer.gpu_st_misses 9 # stores that miss in the GPU 2732system.tcp_cntrl1.coalescer.cp_tcp_ld_hits 0 # loads that hit in the TCP 2733system.tcp_cntrl1.coalescer.cp_tcp_ld_transfers 0 # TCP to TCP load transfers 2734system.tcp_cntrl1.coalescer.cp_tcc_ld_hits 0 # loads that hit in the TCC 2735system.tcp_cntrl1.coalescer.cp_ld_misses 0 # loads that miss in the GPU 2736system.tcp_cntrl1.coalescer.cp_tcp_st_hits 0 # stores that hit in the TCP 2737system.tcp_cntrl1.coalescer.cp_tcp_st_transfers 0 # TCP to TCP store transfers 2738system.tcp_cntrl1.coalescer.cp_tcc_st_hits 0 # stores that hit in the TCC 2739system.tcp_cntrl1.coalescer.cp_st_misses 0 # stores that miss in the GPU 2740system.sqc_cntrl0.L1cache.demand_hits 0 # Number of cache demand hits 2741system.sqc_cntrl0.L1cache.demand_misses 0 # Number of cache demand misses 2742system.sqc_cntrl0.L1cache.demand_accesses 0 # Number of cache demand accesses 2743system.sqc_cntrl0.L1cache.num_data_array_reads 86 # number of data array reads 2744system.sqc_cntrl0.L1cache.num_tag_array_reads 91 # number of tag array reads 2745system.sqc_cntrl0.L1cache.num_tag_array_writes 10 # number of tag array writes 2746system.sqc_cntrl0.sequencer.load_waiting_on_load 98 # Number of times a load aliased with a pending load 2747system.tcc_cntrl0.L2cache.demand_hits 0 # Number of cache demand hits 2748system.tcc_cntrl0.L2cache.demand_misses 0 # Number of cache demand misses 2749system.tcc_cntrl0.L2cache.demand_accesses 0 # Number of cache demand accesses 2750system.tcc_cntrl0.L2cache.num_data_array_writes 9 # number of data array writes 2751system.tcc_cntrl0.L2cache.num_tag_array_reads 45 # number of tag array reads 2752system.tcc_cntrl0.L2cache.num_tag_array_writes 21 # number of tag array writes 2753system.tcc_rb_cntrl0.cacheMemory.demand_hits 0 # Number of cache demand hits 2754system.tcc_rb_cntrl0.cacheMemory.demand_misses 0 # Number of cache demand misses 2755system.tcc_rb_cntrl0.cacheMemory.demand_accesses 0 # Number of cache demand accesses 2756system.tcc_rb_cntrl0.cacheMemory.num_tag_array_reads 29 # number of tag array reads 2757system.tcc_rb_cntrl0.cacheMemory.num_tag_array_writes 89 # number of tag array writes 2758system.tcc_rb_cntrl0.cacheMemory.num_tag_array_stalls 20 # number of stalls caused by tag array 2759system.ruby.network.msg_count.Control 34 2760system.ruby.network.msg_count.Data 68 2761system.ruby.network.msg_count.Request_Control 5534 2762system.ruby.network.msg_count.Response_Data 3165 2763system.ruby.network.msg_count.Response_Control 674 2764system.ruby.network.msg_count.Writeback_Control 56 2765system.ruby.network.msg_count.Unblock_Control 4686 2766system.ruby.network.msg_byte.Control 272 2767system.ruby.network.msg_byte.Data 4896 2768system.ruby.network.msg_byte.Request_Control 44272 2769system.ruby.network.msg_byte.Response_Data 227880 2770system.ruby.network.msg_byte.Response_Control 5392 2771system.ruby.network.msg_byte.Writeback_Control 448 2772system.ruby.network.msg_byte.Unblock_Control 37488 2773system.sqc_coalescer.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2774system.sqc_coalescer.clk_domain.clock 1000 # Clock period in ticks 2775system.sqc_coalescer.uncoalesced_accesses 86 # Number of uncoalesced TLB accesses 2776system.sqc_coalescer.coalesced_accesses 66 # Number of coalesced TLB accesses 2777system.sqc_coalescer.queuing_cycles 288000 # Number of cycles spent in queue 2778system.sqc_coalescer.local_queuing_cycles 288000 # Number of cycles spent in queue for all incoming reqs 2779system.sqc_coalescer.local_latency 3348.837209 # Avg. latency over all incoming pkts 2780system.sqc_tlb.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2781system.sqc_tlb.clk_domain.clock 1000 # Clock period in ticks 2782system.sqc_tlb.local_TLB_accesses 66 # Number of TLB accesses 2783system.sqc_tlb.local_TLB_hits 65 # Number of TLB hits 2784system.sqc_tlb.local_TLB_misses 1 # Number of TLB misses 2785system.sqc_tlb.local_TLB_miss_rate 1.515152 # TLB miss rate 2786system.sqc_tlb.global_TLB_accesses 86 # Number of TLB accesses 2787system.sqc_tlb.global_TLB_hits 78 # Number of TLB hits 2788system.sqc_tlb.global_TLB_misses 8 # Number of TLB misses 2789system.sqc_tlb.global_TLB_miss_rate 9.302326 # TLB miss rate 2790system.sqc_tlb.access_cycles 86008 # Cycles spent accessing this TLB level 2791system.sqc_tlb.page_table_cycles 0 # Cycles spent accessing the page table 2792system.sqc_tlb.unique_pages 1 # Number of unique pages touched 2793system.sqc_tlb.local_cycles 66001 # Number of cycles spent in queue for all incoming reqs 2794system.sqc_tlb.local_latency 1000.015152 # Avg. latency over incoming coalesced reqs 2795system.sqc_tlb.avg_reuse_distance 0 # avg. reuse distance over all pages (in ticks) 2796system.ruby.network.ext_links0.int_node.throttle0.link_utilization 0.091873 2797system.ruby.network.ext_links0.int_node.throttle0.msg_count.Data::0 16 2798system.ruby.network.ext_links0.int_node.throttle0.msg_count.Request_Control::0 1279 2799system.ruby.network.ext_links0.int_node.throttle0.msg_count.Request_Control::5 279 2800system.ruby.network.ext_links0.int_node.throttle0.msg_count.Response_Data::2 19 2801system.ruby.network.ext_links0.int_node.throttle0.msg_count.Response_Control::2 17 2802system.ruby.network.ext_links0.int_node.throttle0.msg_count.Unblock_Control::4 1556 2803system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Data::0 1152 2804system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Request_Control::0 10232 2805system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Request_Control::5 2232 2806system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Response_Data::2 1368 2807system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Response_Control::2 136 2808system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Unblock_Control::4 12448 2809system.ruby.network.ext_links0.int_node.throttle1.link_utilization 0.015277 2810system.ruby.network.ext_links0.int_node.throttle1.msg_count.Request_Control::0 279 2811system.ruby.network.ext_links0.int_node.throttle1.msg_count.Response_Control::2 286 2812system.ruby.network.ext_links0.int_node.throttle1.msg_count.Writeback_Control::2 8 2813system.ruby.network.ext_links0.int_node.throttle1.msg_bytes.Request_Control::0 2232 2814system.ruby.network.ext_links0.int_node.throttle1.msg_bytes.Response_Control::2 2288 2815system.ruby.network.ext_links0.int_node.throttle1.msg_bytes.Writeback_Control::2 64 2816system.ruby.network.ext_links0.int_node.throttle2.link_utilization 0.379702 2817system.ruby.network.ext_links0.int_node.throttle2.msg_count.Request_Control::7 274 2818system.ruby.network.ext_links0.int_node.throttle2.msg_count.Request_Control::8 4 2819system.ruby.network.ext_links0.int_node.throttle2.msg_count.Response_Data::2 1549 2820system.ruby.network.ext_links0.int_node.throttle2.msg_count.Response_Control::4 23 2821system.ruby.network.ext_links0.int_node.throttle2.msg_bytes.Request_Control::7 2192 2822system.ruby.network.ext_links0.int_node.throttle2.msg_bytes.Request_Control::8 32 2823system.ruby.network.ext_links0.int_node.throttle2.msg_bytes.Response_Data::2 111528 2824system.ruby.network.ext_links0.int_node.throttle2.msg_bytes.Response_Control::4 184 2825system.ruby.network.ext_links0.int_node.throttle3.link_utilization 0.003119 2826system.ruby.network.ext_links0.int_node.throttle3.msg_count.Request_Control::7 5 2827system.ruby.network.ext_links0.int_node.throttle3.msg_count.Request_Control::8 4 2828system.ruby.network.ext_links0.int_node.throttle3.msg_count.Response_Data::2 9 2829system.ruby.network.ext_links0.int_node.throttle3.msg_count.Response_Control::4 11 2830system.ruby.network.ext_links0.int_node.throttle3.msg_count.Writeback_Control::2 16 2831system.ruby.network.ext_links0.int_node.throttle3.msg_bytes.Request_Control::7 40 2832system.ruby.network.ext_links0.int_node.throttle3.msg_bytes.Request_Control::8 32 2833system.ruby.network.ext_links0.int_node.throttle3.msg_bytes.Response_Data::2 648 2834system.ruby.network.ext_links0.int_node.throttle3.msg_bytes.Response_Control::4 88 2835system.ruby.network.ext_links0.int_node.throttle3.msg_bytes.Writeback_Control::2 128 2836system.ruby.network.ext_links2.int_node.throttle0.link_utilization 0.372290 2837system.ruby.network.ext_links2.int_node.throttle0.msg_count.Control::0 23 2838system.ruby.network.ext_links2.int_node.throttle0.msg_count.Response_Data::2 1549 2839system.ruby.network.ext_links2.int_node.throttle0.msg_bytes.Control::0 184 2840system.ruby.network.ext_links2.int_node.throttle0.msg_bytes.Response_Data::2 111528 2841system.ruby.network.ext_links2.int_node.throttle1.link_utilization 0.090620 2842system.ruby.network.ext_links2.int_node.throttle1.msg_count.Request_Control::0 1549 2843system.ruby.network.ext_links2.int_node.throttle1.msg_count.Request_Control::7 274 2844system.ruby.network.ext_links2.int_node.throttle1.msg_count.Request_Control::8 4 2845system.ruby.network.ext_links2.int_node.throttle1.msg_count.Response_Control::4 23 2846system.ruby.network.ext_links2.int_node.throttle1.msg_count.Unblock_Control::4 1549 2847system.ruby.network.ext_links2.int_node.throttle1.msg_bytes.Request_Control::0 12392 2848system.ruby.network.ext_links2.int_node.throttle1.msg_bytes.Request_Control::7 2192 2849system.ruby.network.ext_links2.int_node.throttle1.msg_bytes.Request_Control::8 32 2850system.ruby.network.ext_links2.int_node.throttle1.msg_bytes.Response_Control::4 184 2851system.ruby.network.ext_links2.int_node.throttle1.msg_bytes.Unblock_Control::4 12392 2852system.ruby.network.ext_links2.int_node.throttle2.link_utilization 0.094646 2853system.ruby.network.ext_links2.int_node.throttle2.msg_count.Request_Control::0 1549 2854system.ruby.network.ext_links2.int_node.throttle2.msg_count.Response_Data::2 19 2855system.ruby.network.ext_links2.int_node.throttle2.msg_count.Response_Control::2 281 2856system.ruby.network.ext_links2.int_node.throttle2.msg_count.Unblock_Control::4 1549 2857system.ruby.network.ext_links2.int_node.throttle2.msg_bytes.Request_Control::0 12392 2858system.ruby.network.ext_links2.int_node.throttle2.msg_bytes.Response_Data::2 1368 2859system.ruby.network.ext_links2.int_node.throttle2.msg_bytes.Response_Control::2 2248 2860system.ruby.network.ext_links2.int_node.throttle2.msg_bytes.Unblock_Control::4 12392 2861system.ruby.network.ext_links4.int_node.throttle0.link_utilization 0.000933 2862system.ruby.network.ext_links4.int_node.throttle0.msg_count.Response_Data::3 3 2863system.ruby.network.ext_links4.int_node.throttle0.msg_count.Writeback_Control::3 8 2864system.ruby.network.ext_links4.int_node.throttle0.msg_bytes.Response_Data::3 216 2865system.ruby.network.ext_links4.int_node.throttle0.msg_bytes.Writeback_Control::3 64 2866system.ruby.network.ext_links4.int_node.throttle1.link_utilization 0.000933 2867system.ruby.network.ext_links4.int_node.throttle1.msg_count.Response_Data::3 3 2868system.ruby.network.ext_links4.int_node.throttle1.msg_count.Writeback_Control::3 8 2869system.ruby.network.ext_links4.int_node.throttle1.msg_bytes.Response_Data::3 216 2870system.ruby.network.ext_links4.int_node.throttle1.msg_bytes.Writeback_Control::3 64 2871system.ruby.network.ext_links4.int_node.throttle2.link_utilization 0.007438 2872system.ruby.network.ext_links4.int_node.throttle2.msg_count.Control::0 11 2873system.ruby.network.ext_links4.int_node.throttle2.msg_count.Data::1 18 2874system.ruby.network.ext_links4.int_node.throttle2.msg_count.Request_Control::1 9 2875system.ruby.network.ext_links4.int_node.throttle2.msg_count.Response_Data::2 9 2876system.ruby.network.ext_links4.int_node.throttle2.msg_count.Writeback_Control::2 16 2877system.ruby.network.ext_links4.int_node.throttle2.msg_bytes.Control::0 88 2878system.ruby.network.ext_links4.int_node.throttle2.msg_bytes.Data::1 1296 2879system.ruby.network.ext_links4.int_node.throttle2.msg_bytes.Request_Control::1 72 2880system.ruby.network.ext_links4.int_node.throttle2.msg_bytes.Response_Data::2 648 2881system.ruby.network.ext_links4.int_node.throttle2.msg_bytes.Writeback_Control::2 128 2882system.ruby.network.ext_links4.int_node.throttle3.link_utilization 0.001200 2883system.ruby.network.ext_links4.int_node.throttle3.msg_count.Response_Data::3 5 2884system.ruby.network.ext_links4.int_node.throttle3.msg_bytes.Response_Data::3 360 2885system.ruby.network.ext_links4.int_node.throttle4.link_utilization 0.005705 2886system.ruby.network.ext_links4.int_node.throttle4.msg_count.Data::0 18 2887system.ruby.network.ext_links4.int_node.throttle4.msg_count.Request_Control::0 7 2888system.ruby.network.ext_links4.int_node.throttle4.msg_count.Request_Control::7 5 2889system.ruby.network.ext_links4.int_node.throttle4.msg_count.Request_Control::8 4 2890system.ruby.network.ext_links4.int_node.throttle4.msg_count.Response_Control::4 11 2891system.ruby.network.ext_links4.int_node.throttle4.msg_count.Unblock_Control::4 25 2892system.ruby.network.ext_links4.int_node.throttle4.msg_bytes.Data::0 1296 2893system.ruby.network.ext_links4.int_node.throttle4.msg_bytes.Request_Control::0 56 2894system.ruby.network.ext_links4.int_node.throttle4.msg_bytes.Request_Control::7 40 2895system.ruby.network.ext_links4.int_node.throttle4.msg_bytes.Request_Control::8 32 2896system.ruby.network.ext_links4.int_node.throttle4.msg_bytes.Response_Control::4 88 2897system.ruby.network.ext_links4.int_node.throttle4.msg_bytes.Unblock_Control::4 200 2898system.ruby.network.ext_links4.int_node.throttle5.link_utilization 0.004852 2899system.ruby.network.ext_links4.int_node.throttle5.msg_count.Data::0 16 2900system.ruby.network.ext_links4.int_node.throttle5.msg_count.Request_Control::0 9 2901system.ruby.network.ext_links4.int_node.throttle5.msg_count.Response_Control::2 22 2902system.ruby.network.ext_links4.int_node.throttle5.msg_count.Unblock_Control::4 7 2903system.ruby.network.ext_links4.int_node.throttle5.msg_bytes.Data::0 1152 2904system.ruby.network.ext_links4.int_node.throttle5.msg_bytes.Request_Control::0 72 2905system.ruby.network.ext_links4.int_node.throttle5.msg_bytes.Response_Control::2 176 2906system.ruby.network.ext_links4.int_node.throttle5.msg_bytes.Unblock_Control::4 56 2907system.ruby.CorePair_Controller.C0_Load_L1miss 193 0.00% 0.00% 2908system.ruby.CorePair_Controller.C0_Load_L1hit 16142 0.00% 0.00% 2909system.ruby.CorePair_Controller.Ifetch0_L1hit 85994 0.00% 0.00% 2910system.ruby.CorePair_Controller.Ifetch0_L1miss 1101 0.00% 0.00% 2911system.ruby.CorePair_Controller.C0_Store_L1miss 327 0.00% 0.00% 2912system.ruby.CorePair_Controller.C0_Store_L1hit 10446 0.00% 0.00% 2913system.ruby.CorePair_Controller.NB_AckS 1047 0.00% 0.00% 2914system.ruby.CorePair_Controller.NB_AckM 329 0.00% 0.00% 2915system.ruby.CorePair_Controller.NB_AckE 173 0.00% 0.00% 2916system.ruby.CorePair_Controller.L1I_Repl 602 0.00% 0.00% 2917system.ruby.CorePair_Controller.L1D0_Repl 28 0.00% 0.00% 2918system.ruby.CorePair_Controller.L2_to_L1D0 7 0.00% 0.00% 2919system.ruby.CorePair_Controller.L2_to_L1I 67 0.00% 0.00% 2920system.ruby.CorePair_Controller.PrbInvData 15 0.00% 0.00% 2921system.ruby.CorePair_Controller.PrbInvDataDemand 2 0.00% 0.00% 2922system.ruby.CorePair_Controller.PrbShrData 4 0.00% 0.00% 2923system.ruby.CorePair_Controller.PrbShrDataDemand 2 0.00% 0.00% 2924system.ruby.CorePair_Controller.I.C0_Load_L1miss 186 0.00% 0.00% 2925system.ruby.CorePair_Controller.I.Ifetch0_L1miss 1034 0.00% 0.00% 2926system.ruby.CorePair_Controller.I.C0_Store_L1miss 325 0.00% 0.00% 2927system.ruby.CorePair_Controller.I.PrbInvDataDemand 1 0.00% 0.00% 2928system.ruby.CorePair_Controller.S.C0_Load_L1hit 643 0.00% 0.00% 2929system.ruby.CorePair_Controller.S.Ifetch0_L1hit 85994 0.00% 0.00% 2930system.ruby.CorePair_Controller.S.Ifetch0_L1miss 67 0.00% 0.00% 2931system.ruby.CorePair_Controller.S.C0_Store_L1hit 4 0.00% 0.00% 2932system.ruby.CorePair_Controller.S.L1I_Repl 602 0.00% 0.00% 2933system.ruby.CorePair_Controller.E0.C0_Load_L1miss 2 0.00% 0.00% 2934system.ruby.CorePair_Controller.E0.C0_Load_L1hit 2728 0.00% 0.00% 2935system.ruby.CorePair_Controller.E0.C0_Store_L1hit 50 0.00% 0.00% 2936system.ruby.CorePair_Controller.E0.L1D0_Repl 16 0.00% 0.00% 2937system.ruby.CorePair_Controller.E0.PrbInvData 1 0.00% 0.00% 2938system.ruby.CorePair_Controller.E0.PrbShrData 1 0.00% 0.00% 2939system.ruby.CorePair_Controller.E0.PrbShrDataDemand 1 0.00% 0.00% 2940system.ruby.CorePair_Controller.O.PrbInvData 4 0.00% 0.00% 2941system.ruby.CorePair_Controller.M0.C0_Load_L1miss 5 0.00% 0.00% 2942system.ruby.CorePair_Controller.M0.C0_Load_L1hit 12771 0.00% 0.00% 2943system.ruby.CorePair_Controller.M0.C0_Store_L1miss 2 0.00% 0.00% 2944system.ruby.CorePair_Controller.M0.C0_Store_L1hit 10392 0.00% 0.00% 2945system.ruby.CorePair_Controller.M0.L1D0_Repl 12 0.00% 0.00% 2946system.ruby.CorePair_Controller.M0.PrbInvData 10 0.00% 0.00% 2947system.ruby.CorePair_Controller.M0.PrbInvDataDemand 1 0.00% 0.00% 2948system.ruby.CorePair_Controller.M0.PrbShrData 3 0.00% 0.00% 2949system.ruby.CorePair_Controller.M0.PrbShrDataDemand 1 0.00% 0.00% 2950system.ruby.CorePair_Controller.I_M0.NB_AckM 325 0.00% 0.00% 2951system.ruby.CorePair_Controller.I_E0S.NB_AckS 13 0.00% 0.00% 2952system.ruby.CorePair_Controller.I_E0S.NB_AckE 173 0.00% 0.00% 2953system.ruby.CorePair_Controller.Si_F0.L2_to_L1I 67 0.00% 0.00% 2954system.ruby.CorePair_Controller.S_M0.NB_AckM 4 0.00% 0.00% 2955system.ruby.CorePair_Controller.S0.NB_AckS 1034 0.00% 0.00% 2956system.ruby.CorePair_Controller.E0_F.L2_to_L1D0 2 0.00% 0.00% 2957system.ruby.CorePair_Controller.M0_F.L2_to_L1D0 5 0.00% 0.00% 2958system.ruby.Directory_Controller.RdBlkS 190 0.00% 0.00% 2959system.ruby.Directory_Controller.RdBlkM 31 0.00% 0.00% 2960system.ruby.Directory_Controller.RdBlk 56 0.00% 0.00% 2961system.ruby.Directory_Controller.WriteThrough 1 0.00% 0.00% 2962system.ruby.Directory_Controller.Atomic 1 0.00% 0.00% 2963system.ruby.Directory_Controller.RdBlkSP 844 0.00% 0.00% 2964system.ruby.Directory_Controller.RdBlkMP 298 0.00% 0.00% 2965system.ruby.Directory_Controller.RdBlkP 137 0.00% 0.00% 2966system.ruby.Directory_Controller.WriteThroughP 15 0.00% 0.00% 2967system.ruby.Directory_Controller.AtomicP 1 0.00% 0.00% 2968system.ruby.Directory_Controller.CPUPrbResp 28 0.00% 0.00% 2969system.ruby.Directory_Controller.LastCPUPrbResp 8 0.00% 0.00% 2970system.ruby.Directory_Controller.ProbeAcksComplete 271 0.00% 0.00% 2971system.ruby.Directory_Controller.L3Hit 11 0.00% 0.00% 2972system.ruby.Directory_Controller.MemData 1563 0.00% 0.00% 2973system.ruby.Directory_Controller.CoreUnblock 1556 0.00% 0.00% 2974system.ruby.Directory_Controller.UnblockWriteThrough 18 0.00% 0.00% 2975system.ruby.Directory_Controller.U.RdBlkS 190 0.00% 0.00% 2976system.ruby.Directory_Controller.U.RdBlkM 31 0.00% 0.00% 2977system.ruby.Directory_Controller.U.RdBlk 56 0.00% 0.00% 2978system.ruby.Directory_Controller.U.WriteThrough 1 0.00% 0.00% 2979system.ruby.Directory_Controller.U.Atomic 1 0.00% 0.00% 2980system.ruby.Directory_Controller.U.RdBlkSP 844 0.00% 0.00% 2981system.ruby.Directory_Controller.U.RdBlkMP 298 0.00% 0.00% 2982system.ruby.Directory_Controller.U.RdBlkP 137 0.00% 0.00% 2983system.ruby.Directory_Controller.U.WriteThroughP 15 0.00% 0.00% 2984system.ruby.Directory_Controller.U.AtomicP 1 0.00% 0.00% 2985system.ruby.Directory_Controller.U.CPUPrbResp 28 0.00% 0.00% 2986system.ruby.Directory_Controller.BS_M.MemData 1034 0.00% 0.00% 2987system.ruby.Directory_Controller.BM_M.MemData 347 0.00% 0.00% 2988system.ruby.Directory_Controller.B_M.L3Hit 11 0.00% 0.00% 2989system.ruby.Directory_Controller.B_M.MemData 180 0.00% 0.00% 2990system.ruby.Directory_Controller.BS_PM.ProbeAcksComplete 190 0.00% 0.00% 2991system.ruby.Directory_Controller.BM_PM.LastCPUPrbResp 4 0.00% 0.00% 2992system.ruby.Directory_Controller.BM_PM.ProbeAcksComplete 29 0.00% 0.00% 2993system.ruby.Directory_Controller.B_PM.LastCPUPrbResp 2 0.00% 0.00% 2994system.ruby.Directory_Controller.B_PM.ProbeAcksComplete 52 0.00% 0.00% 2995system.ruby.Directory_Controller.B_PM.MemData 2 0.00% 0.00% 2996system.ruby.Directory_Controller.B_Pm.LastCPUPrbResp 2 0.00% 0.00% 2997system.ruby.Directory_Controller.B.CoreUnblock 1556 0.00% 0.00% 2998system.ruby.Directory_Controller.B.UnblockWriteThrough 18 0.00% 0.00% 2999system.ruby.RegionBuffer_Controller.CPURead \| 1220 99.43% 99.43% \| 7 0.57% 100.00% 3000system.ruby.RegionBuffer_Controller.CPURead::total 1227 3001system.ruby.RegionBuffer_Controller.CPUWrite \| 331 89.95% 89.95% \| 37 10.05% 100.00% 3002system.ruby.RegionBuffer_Controller.CPUWrite::total 368 3003system.ruby.RegionBuffer_Controller.PrivateNotify \| 272 98.91% 98.91% \| 3 1.09% 100.00% 3004system.ruby.RegionBuffer_Controller.PrivateNotify::total 275 3005system.ruby.RegionBuffer_Controller.SharedNotify \| 2 50.00% 50.00% \| 2 50.00% 100.00% 3006system.ruby.RegionBuffer_Controller.SharedNotify::total 4 3007system.ruby.RegionBuffer_Controller.InvRegion \| 2 50.00% 50.00% \| 2 50.00% 100.00% 3008system.ruby.RegionBuffer_Controller.InvRegion::total 4 3009system.ruby.RegionBuffer_Controller.DowngradeRegion \| 2 50.00% 50.00% \| 2 50.00% 100.00% 3010system.ruby.RegionBuffer_Controller.DowngradeRegion::total 4 3011system.ruby.RegionBuffer_Controller.InvAck \| 23 67.65% 67.65% \| 11 32.35% 100.00% 3012system.ruby.RegionBuffer_Controller.InvAck::total 34 3013system.ruby.RegionBuffer_Controller.DoneAck \| 1572 96.26% 96.26% \| 61 3.74% 100.00% 3014system.ruby.RegionBuffer_Controller.DoneAck::total 1633 3015system.ruby.RegionBuffer_Controller.AllOutstanding \| 6 54.55% 54.55% \| 5 45.45% 100.00% 3016system.ruby.RegionBuffer_Controller.AllOutstanding::total 11 3017system.ruby.RegionBuffer_Controller.Evict \| 64 66.67% 66.67% \| 32 33.33% 100.00% 3018system.ruby.RegionBuffer_Controller.Evict::total 96 3019system.ruby.RegionBuffer_Controller.LastAck_PrbResp \| 4 50.00% 50.00% \| 4 50.00% 100.00% 3020system.ruby.RegionBuffer_Controller.LastAck_PrbResp::total 8 3021system.ruby.RegionBuffer_Controller.StallAccess \| 0 0.00% 0.00% \| 16 100.00% 100.00% 3022system.ruby.RegionBuffer_Controller.StallAccess::total 16 3023system.ruby.RegionBuffer_Controller.NP.CPURead \| 243 98.78% 98.78% \| 3 1.22% 100.00% 3024system.ruby.RegionBuffer_Controller.NP.CPURead::total 246 3025system.ruby.RegionBuffer_Controller.NP.CPUWrite \| 29 96.67% 96.67% \| 1 3.33% 100.00% 3026system.ruby.RegionBuffer_Controller.NP.CPUWrite::total 30 3027system.ruby.RegionBuffer_Controller.P.CPURead \| 965 99.59% 99.59% \| 4 0.41% 100.00% 3028system.ruby.RegionBuffer_Controller.P.CPURead::total 969 3029system.ruby.RegionBuffer_Controller.P.CPUWrite \| 298 94.90% 94.90% \| 16 5.10% 100.00% 3030system.ruby.RegionBuffer_Controller.P.CPUWrite::total 314 3031system.ruby.RegionBuffer_Controller.P.InvRegion \| 1 100.00% 100.00% \| 0 0.00% 100.00% 3032system.ruby.RegionBuffer_Controller.P.InvRegion::total 1 3033system.ruby.RegionBuffer_Controller.P.DowngradeRegion \| 2 50.00% 50.00% \| 2 50.00% 100.00% 3034system.ruby.RegionBuffer_Controller.P.DowngradeRegion::total 4 3035system.ruby.RegionBuffer_Controller.P.DoneAck \| 1535 98.52% 98.52% \| 23 1.48% 100.00% 3036system.ruby.RegionBuffer_Controller.P.DoneAck::total 1558 3037system.ruby.RegionBuffer_Controller.P.StallAccess \| 0 0.00% 0.00% \| 15 100.00% 100.00% 3038system.ruby.RegionBuffer_Controller.P.StallAccess::total 15 3039system.ruby.RegionBuffer_Controller.S.CPURead \| 12 100.00% 100.00% \| 0 0.00% 100.00% 3040system.ruby.RegionBuffer_Controller.S.CPURead::total 12 3041system.ruby.RegionBuffer_Controller.S.CPUWrite \| 2 66.67% 66.67% \| 1 33.33% 100.00% 3042system.ruby.RegionBuffer_Controller.S.CPUWrite::total 3 3043system.ruby.RegionBuffer_Controller.S.InvRegion \| 1 33.33% 33.33% \| 2 66.67% 100.00% 3044system.ruby.RegionBuffer_Controller.S.InvRegion::total 3 3045system.ruby.RegionBuffer_Controller.S.DoneAck \| 14 87.50% 87.50% \| 2 12.50% 100.00% 3046system.ruby.RegionBuffer_Controller.S.DoneAck::total 16 3047system.ruby.RegionBuffer_Controller.NP_PS.PrivateNotify \| 270 99.26% 99.26% \| 2 0.74% 100.00% 3048system.ruby.RegionBuffer_Controller.NP_PS.PrivateNotify::total 272 3049system.ruby.RegionBuffer_Controller.NP_PS.SharedNotify \| 2 50.00% 50.00% \| 2 50.00% 100.00% 3050system.ruby.RegionBuffer_Controller.NP_PS.SharedNotify::total 4 3051system.ruby.RegionBuffer_Controller.NP_PS.DoneAck \| 8 25.81% 25.81% \| 23 74.19% 100.00% 3052system.ruby.RegionBuffer_Controller.NP_PS.DoneAck::total 31 3053system.ruby.RegionBuffer_Controller.NP_PS.StallAccess \| 0 0.00% 0.00% \| 1 100.00% 100.00% 3054system.ruby.RegionBuffer_Controller.NP_PS.StallAccess::total 1 3055system.ruby.RegionBuffer_Controller.S_P.CPUWrite \| 0 0.00% 0.00% \| 18 100.00% 100.00% 3056system.ruby.RegionBuffer_Controller.S_P.CPUWrite::total 18 3057system.ruby.RegionBuffer_Controller.S_P.PrivateNotify \| 2 66.67% 66.67% \| 1 33.33% 100.00% 3058system.ruby.RegionBuffer_Controller.S_P.PrivateNotify::total 3 3059system.ruby.RegionBuffer_Controller.S_P.DoneAck \| 15 53.57% 53.57% \| 13 46.43% 100.00% 3060system.ruby.RegionBuffer_Controller.S_P.DoneAck::total 28 3061system.ruby.RegionBuffer_Controller.P_NP.InvAck \| 17 60.71% 60.71% \| 11 39.29% 100.00% 3062system.ruby.RegionBuffer_Controller.P_NP.InvAck::total 28 3063system.ruby.RegionBuffer_Controller.P_NP.Evict \| 32 50.00% 50.00% \| 32 50.00% 100.00% 3064system.ruby.RegionBuffer_Controller.P_NP.Evict::total 64 3065system.ruby.RegionBuffer_Controller.P_NP.LastAck_PrbResp \| 2 50.00% 50.00% \| 2 50.00% 100.00% 3066system.ruby.RegionBuffer_Controller.P_NP.LastAck_PrbResp::total 4 3067system.ruby.RegionBuffer_Controller.P_S.InvAck \| 6 100.00% 100.00% \| 0 0.00% 100.00% 3068system.ruby.RegionBuffer_Controller.P_S.InvAck::total 6 3069system.ruby.RegionBuffer_Controller.P_S.Evict \| 32 100.00% 100.00% \| 0 0.00% 100.00% 3070system.ruby.RegionBuffer_Controller.P_S.Evict::total 32 3071system.ruby.RegionBuffer_Controller.P_S.LastAck_PrbResp \| 2 50.00% 50.00% \| 2 50.00% 100.00% 3072system.ruby.RegionBuffer_Controller.P_S.LastAck_PrbResp::total 4 3073system.ruby.RegionBuffer_Controller.P_NP_O.AllOutstanding \| 2 50.00% 50.00% \| 2 50.00% 100.00% 3074system.ruby.RegionBuffer_Controller.P_NP_O.AllOutstanding::total 4 3075system.ruby.RegionBuffer_Controller.P_S_O.AllOutstanding \| 2 50.00% 50.00% \| 2 50.00% 100.00% 3076system.ruby.RegionBuffer_Controller.P_S_O.AllOutstanding::total 4 3077system.ruby.RegionBuffer_Controller.S_O.AllOutstanding \| 2 66.67% 66.67% \| 1 33.33% 100.00% 3078system.ruby.RegionBuffer_Controller.S_O.AllOutstanding::total 3 3079system.ruby.RegionBuffer_Controller.SS_P.CPUWrite \| 2 66.67% 66.67% \| 1 33.33% 100.00% 3080system.ruby.RegionBuffer_Controller.SS_P.CPUWrite::total 3 3081system.ruby.RegionDir_Controller.SendInv 1 0.00% 0.00% 3082system.ruby.RegionDir_Controller.SendUpgrade 3 0.00% 0.00% 3083system.ruby.RegionDir_Controller.SendDowngrade 4 0.00% 0.00% 3084system.ruby.RegionDir_Controller.PrivateRequest 271 0.00% 0.00% 3085system.ruby.RegionDir_Controller.InvAckCore 4 0.00% 0.00% 3086system.ruby.RegionDir_Controller.InvAckCoreNoShare 4 0.00% 0.00% 3087system.ruby.RegionDir_Controller.CPUPrivateAck 278 0.00% 0.00% 3088system.ruby.RegionDir_Controller.LastAck 8 0.00% 0.00% 3089system.ruby.RegionDir_Controller.DirReadyAck 8 0.00% 0.00% 3090system.ruby.RegionDir_Controller.TriggerInv 4 0.00% 0.00% 3091system.ruby.RegionDir_Controller.TriggerDowngrade 4 0.00% 0.00% 3092system.ruby.RegionDir_Controller.NP.PrivateRequest 271 0.00% 0.00% 3093system.ruby.RegionDir_Controller.P.SendInv 1 0.00% 0.00% 3094system.ruby.RegionDir_Controller.P.SendDowngrade 4 0.00% 0.00% 3095system.ruby.RegionDir_Controller.S.SendUpgrade 3 0.00% 0.00% 3096system.ruby.RegionDir_Controller.NP_P.CPUPrivateAck 270 0.00% 0.00% 3097system.ruby.RegionDir_Controller.P_P.CPUPrivateAck 1 0.00% 0.00% 3098system.ruby.RegionDir_Controller.P_S.CPUPrivateAck 4 0.00% 0.00% 3099system.ruby.RegionDir_Controller.S_P.CPUPrivateAck 3 0.00% 0.00% 3100system.ruby.RegionDir_Controller.P_AS.InvAckCore 4 0.00% 0.00% 3101system.ruby.RegionDir_Controller.P_AS.LastAck 4 0.00% 0.00% 3102system.ruby.RegionDir_Controller.S_AP.InvAckCoreNoShare 3 0.00% 0.00% 3103system.ruby.RegionDir_Controller.S_AP.LastAck 3 0.00% 0.00% 3104system.ruby.RegionDir_Controller.P_AP.InvAckCoreNoShare 1 0.00% 0.00% 3105system.ruby.RegionDir_Controller.P_AP.LastAck 1 0.00% 0.00% 3106system.ruby.RegionDir_Controller.P_AP_W.DirReadyAck 1 0.00% 0.00% 3107system.ruby.RegionDir_Controller.P_AP_W.TriggerInv 1 0.00% 0.00% 3108system.ruby.RegionDir_Controller.P_AS_W.DirReadyAck 4 0.00% 0.00% 3109system.ruby.RegionDir_Controller.P_AS_W.TriggerDowngrade 4 0.00% 0.00% 3110system.ruby.RegionDir_Controller.S_AP_W.DirReadyAck 3 0.00% 0.00% 3111system.ruby.RegionDir_Controller.S_AP_W.TriggerInv 3 0.00% 0.00% 3112system.ruby.LD.latency_hist::bucket_size 64 3113system.ruby.LD.latency_hist::max_bucket 639 3114system.ruby.LD.latency_hist::samples 16335 3115system.ruby.LD.latency_hist::mean 2.844751 3116system.ruby.LD.latency_hist::gmean 1.060634 3117system.ruby.LD.latency_hist::stdev 17.742972 3118system.ruby.LD.latency_hist \| 16149 98.86% 98.86% \| 11 0.07% 98.93% \| 119 0.73% 99.66% \| 52 0.32% 99.98% \| 2 0.01% 99.99% \| 1 0.01% 99.99% \| 1 0.01% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3119system.ruby.LD.latency_hist::total 16335 3120system.ruby.LD.hit_latency_hist::bucket_size 64 3121system.ruby.LD.hit_latency_hist::max_bucket 639 3122system.ruby.LD.hit_latency_hist::samples 186 3123system.ruby.LD.hit_latency_hist::mean 162.333333 3124system.ruby.LD.hit_latency_hist::gmean 157.431876 3125system.ruby.LD.hit_latency_hist::stdev 43.755298 3126system.ruby.LD.hit_latency_hist \| 0 0.00% 0.00% \| 11 5.91% 5.91% \| 119 63.98% 69.89% \| 52 27.96% 97.85% \| 2 1.08% 98.92% \| 1 0.54% 99.46% \| 1 0.54% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3127system.ruby.LD.hit_latency_hist::total 186 3128system.ruby.LD.miss_latency_hist::bucket_size 2 3129system.ruby.LD.miss_latency_hist::max_bucket 19 3130system.ruby.LD.miss_latency_hist::samples 16149 3131system.ruby.LD.miss_latency_hist::mean 1.007802 3132system.ruby.LD.miss_latency_hist::gmean 1.001277 3133system.ruby.LD.miss_latency_hist::stdev 0.374686 3134system.ruby.LD.miss_latency_hist \| 16142 99.96% 99.96% \| 0 0.00% 99.96% \| 0 0.00% 99.96% \| 0 0.00% 99.96% \| 0 0.00% 99.96% \| 0 0.00% 99.96% \| 0 0.00% 99.96% \| 0 0.00% 99.96% \| 0 0.00% 99.96% \| 7 0.04% 100.00% 3135system.ruby.LD.miss_latency_hist::total 16149 3136system.ruby.ST.latency_hist::bucket_size 64 3137system.ruby.ST.latency_hist::max_bucket 639 3138system.ruby.ST.latency_hist::samples 10412 3139system.ruby.ST.latency_hist::mean 5.551287 3140system.ruby.ST.latency_hist::gmean 1.167783 3141system.ruby.ST.latency_hist::stdev 26.172531 3142system.ruby.ST.latency_hist \| 10087 96.88% 96.88% \| 0 0.00% 96.88% \| 289 2.78% 99.65% \| 29 0.28% 99.93% \| 4 0.04% 99.97% \| 2 0.02% 99.99% \| 0 0.00% 99.99% \| 1 0.01% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3143system.ruby.ST.latency_hist::total 10412 3144system.ruby.ST.hit_latency_hist::bucket_size 64 3145system.ruby.ST.hit_latency_hist::max_bucket 639 3146system.ruby.ST.hit_latency_hist::samples 325 3147system.ruby.ST.hit_latency_hist::mean 146.809231 3148system.ruby.ST.hit_latency_hist::gmean 143.903653 3149system.ruby.ST.hit_latency_hist::stdev 36.751508 3150system.ruby.ST.hit_latency_hist \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 289 88.92% 88.92% \| 29 8.92% 97.85% \| 4 1.23% 99.08% \| 2 0.62% 99.69% \| 0 0.00% 99.69% \| 1 0.31% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3151system.ruby.ST.hit_latency_hist::total 325 3152system.ruby.ST.miss_latency_hist::bucket_size 1 3153system.ruby.ST.miss_latency_hist::max_bucket 9 3154system.ruby.ST.miss_latency_hist::samples 10087 3155system.ruby.ST.miss_latency_hist::mean 1 3156system.ruby.ST.miss_latency_hist::gmean 1 3157system.ruby.ST.miss_latency_hist \| 0 0.00% 0.00% \| 10087 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3158system.ruby.ST.miss_latency_hist::total 10087 3159system.ruby.IFETCH.latency_hist::bucket_size 64 3160system.ruby.IFETCH.latency_hist::max_bucket 639 3161system.ruby.IFETCH.latency_hist::samples 87095 3162system.ruby.IFETCH.latency_hist::mean 2.818945 3163system.ruby.IFETCH.latency_hist::gmean 1.063630 3164system.ruby.IFETCH.latency_hist::stdev 17.067789 3165system.ruby.IFETCH.latency_hist \| 86061 98.81% 98.81% \| 0 0.00% 98.81% \| 826 0.95% 99.76% \| 185 0.21% 99.97% \| 8 0.01% 99.98% \| 9 0.01% 99.99% \| 6 0.01% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3166system.ruby.IFETCH.latency_hist::total 87095 3167system.ruby.IFETCH.hit_latency_hist::bucket_size 64 3168system.ruby.IFETCH.hit_latency_hist::max_bucket 639 3169system.ruby.IFETCH.hit_latency_hist::samples 1034 3170system.ruby.IFETCH.hit_latency_hist::mean 153.045455 3171system.ruby.IFETCH.hit_latency_hist::gmean 149.192268 3172system.ruby.IFETCH.hit_latency_hist::stdev 40.969954 3173system.ruby.IFETCH.hit_latency_hist \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 826 79.88% 79.88% \| 185 17.89% 97.78% \| 8 0.77% 98.55% \| 9 0.87% 99.42% \| 6 0.58% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3174system.ruby.IFETCH.hit_latency_hist::total 1034 3175system.ruby.IFETCH.miss_latency_hist::bucket_size 2 3176system.ruby.IFETCH.miss_latency_hist::max_bucket 19 3177system.ruby.IFETCH.miss_latency_hist::samples 86061 3178system.ruby.IFETCH.miss_latency_hist::mean 1.014013 3179system.ruby.IFETCH.miss_latency_hist::gmean 1.002295 3180system.ruby.IFETCH.miss_latency_hist::stdev 0.502042 3181system.ruby.IFETCH.miss_latency_hist \| 85994 99.92% 99.92% \| 0 0.00% 99.92% \| 0 0.00% 99.92% \| 0 0.00% 99.92% \| 0 0.00% 99.92% \| 0 0.00% 99.92% \| 0 0.00% 99.92% \| 0 0.00% 99.92% \| 0 0.00% 99.92% \| 67 0.08% 100.00% 3182system.ruby.IFETCH.miss_latency_hist::total 86061 3183system.ruby.RMW_Read.latency_hist::bucket_size 32 3184system.ruby.RMW_Read.latency_hist::max_bucket 319 3185system.ruby.RMW_Read.latency_hist::samples 341 3186system.ruby.RMW_Read.latency_hist::mean 2.671554 3187system.ruby.RMW_Read.latency_hist::gmean 1.059947 3188system.ruby.RMW_Read.latency_hist::stdev 15.416875 3189system.ruby.RMW_Read.latency_hist \| 337 98.83% 98.83% \| 0 0.00% 98.83% \| 0 0.00% 98.83% \| 0 0.00% 98.83% \| 3 0.88% 99.71% \| 1 0.29% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3190system.ruby.RMW_Read.latency_hist::total 341 3191system.ruby.RMW_Read.hit_latency_hist::bucket_size 32 3192system.ruby.RMW_Read.hit_latency_hist::max_bucket 319 3193system.ruby.RMW_Read.hit_latency_hist::samples 4 3194system.ruby.RMW_Read.hit_latency_hist::mean 143.500000 3195system.ruby.RMW_Read.hit_latency_hist::gmean 143.041358 3196system.ruby.RMW_Read.hit_latency_hist::stdev 13.403980 3197system.ruby.RMW_Read.hit_latency_hist \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 3 75.00% 75.00% \| 1 25.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3198system.ruby.RMW_Read.hit_latency_hist::total 4 3199system.ruby.RMW_Read.miss_latency_hist::bucket_size 1 3200system.ruby.RMW_Read.miss_latency_hist::max_bucket 9 3201system.ruby.RMW_Read.miss_latency_hist::samples 337 3202system.ruby.RMW_Read.miss_latency_hist::mean 1 3203system.ruby.RMW_Read.miss_latency_hist::gmean 1 3204system.ruby.RMW_Read.miss_latency_hist \| 0 0.00% 0.00% \| 337 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3205system.ruby.RMW_Read.miss_latency_hist::total 337 3206system.ruby.Locked_RMW_Read.latency_hist::bucket_size 1 3207system.ruby.Locked_RMW_Read.latency_hist::max_bucket 9 3208system.ruby.Locked_RMW_Read.latency_hist::samples 10 3209system.ruby.Locked_RMW_Read.latency_hist::mean 1 3210system.ruby.Locked_RMW_Read.latency_hist::gmean 1 3211system.ruby.Locked_RMW_Read.latency_hist \| 0 0.00% 0.00% \| 10 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3212system.ruby.Locked_RMW_Read.latency_hist::total 10 3213system.ruby.Locked_RMW_Read.miss_latency_hist::bucket_size 1 3214system.ruby.Locked_RMW_Read.miss_latency_hist::max_bucket 9 3215system.ruby.Locked_RMW_Read.miss_latency_hist::samples 10 3216system.ruby.Locked_RMW_Read.miss_latency_hist::mean 1 3217system.ruby.Locked_RMW_Read.miss_latency_hist::gmean 1 3218system.ruby.Locked_RMW_Read.miss_latency_hist \| 0 0.00% 0.00% \| 10 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3219system.ruby.Locked_RMW_Read.miss_latency_hist::total 10 3220system.ruby.Locked_RMW_Write.latency_hist::bucket_size 1 3221system.ruby.Locked_RMW_Write.latency_hist::max_bucket 9 3222system.ruby.Locked_RMW_Write.latency_hist::samples 10 3223system.ruby.Locked_RMW_Write.latency_hist::mean 1 3224system.ruby.Locked_RMW_Write.latency_hist::gmean 1 3225system.ruby.Locked_RMW_Write.latency_hist \| 0 0.00% 0.00% \| 10 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3226system.ruby.Locked_RMW_Write.latency_hist::total 10 3227system.ruby.Locked_RMW_Write.miss_latency_hist::bucket_size 1 3228system.ruby.Locked_RMW_Write.miss_latency_hist::max_bucket 9 3229system.ruby.Locked_RMW_Write.miss_latency_hist::samples 10 3230system.ruby.Locked_RMW_Write.miss_latency_hist::mean 1 3231system.ruby.Locked_RMW_Write.miss_latency_hist::gmean 1 3232system.ruby.Locked_RMW_Write.miss_latency_hist \| 0 0.00% 0.00% \| 10 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3233system.ruby.Locked_RMW_Write.miss_latency_hist::total 10 3234system.ruby.L1Cache.miss_mach_latency_hist::bucket_size 1 3235system.ruby.L1Cache.miss_mach_latency_hist::max_bucket 9 3236system.ruby.L1Cache.miss_mach_latency_hist::samples 112580 3237system.ruby.L1Cache.miss_mach_latency_hist::mean 1 3238system.ruby.L1Cache.miss_mach_latency_hist::gmean 1 3239system.ruby.L1Cache.miss_mach_latency_hist \| 0 0.00% 0.00% \| 112580 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3240system.ruby.L1Cache.miss_mach_latency_hist::total 112580 3241system.ruby.L2Cache.miss_mach_latency_hist::bucket_size 2 3242system.ruby.L2Cache.miss_mach_latency_hist::max_bucket 19 3243system.ruby.L2Cache.miss_mach_latency_hist::samples 74 3244system.ruby.L2Cache.miss_mach_latency_hist::mean 19 3245system.ruby.L2Cache.miss_mach_latency_hist::gmean 19.000000 3246system.ruby.L2Cache.miss_mach_latency_hist \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 74 100.00% 100.00% 3247system.ruby.L2Cache.miss_mach_latency_hist::total 74 3248system.ruby.L3Cache.hit_mach_latency_hist::bucket_size 16 3249system.ruby.L3Cache.hit_mach_latency_hist::max_bucket 159 3250system.ruby.L3Cache.hit_mach_latency_hist::samples 11 3251system.ruby.L3Cache.hit_mach_latency_hist::mean 107 3252system.ruby.L3Cache.hit_mach_latency_hist::gmean 107.000000 3253system.ruby.L3Cache.hit_mach_latency_hist \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 11 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3254system.ruby.L3Cache.hit_mach_latency_hist::total 11 3255system.ruby.Directory.hit_mach_latency_hist::bucket_size 64 3256system.ruby.Directory.hit_mach_latency_hist::max_bucket 639 3257system.ruby.Directory.hit_mach_latency_hist::samples 1538 3258system.ruby.Directory.hit_mach_latency_hist::mean 153.155397 3259system.ruby.Directory.hit_mach_latency_hist::gmean 149.362802 3260system.ruby.Directory.hit_mach_latency_hist::stdev 40.587599 3261system.ruby.Directory.hit_mach_latency_hist \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 1238 80.49% 80.49% \| 266 17.30% 97.79% \| 14 0.91% 98.70% \| 12 0.78% 99.48% \| 7 0.46% 99.93% \| 1 0.07% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3262system.ruby.Directory.hit_mach_latency_hist::total 1538 3263system.ruby.LD.L1Cache.miss_type_mach_latency_hist::bucket_size 1 3264system.ruby.LD.L1Cache.miss_type_mach_latency_hist::max_bucket 9 3265system.ruby.LD.L1Cache.miss_type_mach_latency_hist::samples 16142 3266system.ruby.LD.L1Cache.miss_type_mach_latency_hist::mean 1 3267system.ruby.LD.L1Cache.miss_type_mach_latency_hist::gmean 1 3268system.ruby.LD.L1Cache.miss_type_mach_latency_hist \| 0 0.00% 0.00% \| 16142 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3269system.ruby.LD.L1Cache.miss_type_mach_latency_hist::total 16142 3270system.ruby.LD.L2Cache.miss_type_mach_latency_hist::bucket_size 2 3271system.ruby.LD.L2Cache.miss_type_mach_latency_hist::max_bucket 19 3272system.ruby.LD.L2Cache.miss_type_mach_latency_hist::samples 7 3273system.ruby.LD.L2Cache.miss_type_mach_latency_hist::mean 19 3274system.ruby.LD.L2Cache.miss_type_mach_latency_hist::gmean 19.000000 3275system.ruby.LD.L2Cache.miss_type_mach_latency_hist \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 7 100.00% 100.00% 3276system.ruby.LD.L2Cache.miss_type_mach_latency_hist::total 7 3277system.ruby.LD.L3Cache.hit_type_mach_latency_hist::bucket_size 16 3278system.ruby.LD.L3Cache.hit_type_mach_latency_hist::max_bucket 159 3279system.ruby.LD.L3Cache.hit_type_mach_latency_hist::samples 11 3280system.ruby.LD.L3Cache.hit_type_mach_latency_hist::mean 107 3281system.ruby.LD.L3Cache.hit_type_mach_latency_hist::gmean 107.000000 3282system.ruby.LD.L3Cache.hit_type_mach_latency_hist \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 11 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3283system.ruby.LD.L3Cache.hit_type_mach_latency_hist::total 11 3284system.ruby.LD.Directory.hit_type_mach_latency_hist::bucket_size 64 3285system.ruby.LD.Directory.hit_type_mach_latency_hist::max_bucket 639 3286system.ruby.LD.Directory.hit_type_mach_latency_hist::samples 175 3287system.ruby.LD.Directory.hit_type_mach_latency_hist::mean 165.811429 3288system.ruby.LD.Directory.hit_type_mach_latency_hist::gmean 161.300002 3289system.ruby.LD.Directory.hit_type_mach_latency_hist::stdev 42.776536 3290system.ruby.LD.Directory.hit_type_mach_latency_hist \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 119 68.00% 68.00% \| 52 29.71% 97.71% \| 2 1.14% 98.86% \| 1 0.57% 99.43% \| 1 0.57% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3291system.ruby.LD.Directory.hit_type_mach_latency_hist::total 175 3292system.ruby.ST.L1Cache.miss_type_mach_latency_hist::bucket_size 1 3293system.ruby.ST.L1Cache.miss_type_mach_latency_hist::max_bucket 9 3294system.ruby.ST.L1Cache.miss_type_mach_latency_hist::samples 10087 3295system.ruby.ST.L1Cache.miss_type_mach_latency_hist::mean 1 3296system.ruby.ST.L1Cache.miss_type_mach_latency_hist::gmean 1 3297system.ruby.ST.L1Cache.miss_type_mach_latency_hist \| 0 0.00% 0.00% \| 10087 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3298system.ruby.ST.L1Cache.miss_type_mach_latency_hist::total 10087 3299system.ruby.ST.Directory.hit_type_mach_latency_hist::bucket_size 64 3300system.ruby.ST.Directory.hit_type_mach_latency_hist::max_bucket 639 3301system.ruby.ST.Directory.hit_type_mach_latency_hist::samples 325 3302system.ruby.ST.Directory.hit_type_mach_latency_hist::mean 146.809231 3303system.ruby.ST.Directory.hit_type_mach_latency_hist::gmean 143.903653 3304system.ruby.ST.Directory.hit_type_mach_latency_hist::stdev 36.751508 3305system.ruby.ST.Directory.hit_type_mach_latency_hist \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 289 88.92% 88.92% \| 29 8.92% 97.85% \| 4 1.23% 99.08% \| 2 0.62% 99.69% \| 0 0.00% 99.69% \| 1 0.31% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3306system.ruby.ST.Directory.hit_type_mach_latency_hist::total 325 3307system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::bucket_size 1 3308system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::max_bucket 9 3309system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::samples 85994 3310system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::mean 1 3311system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::gmean 1 3312system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist \| 0 0.00% 0.00% \| 85994 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3313system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::total 85994 3314system.ruby.IFETCH.L2Cache.miss_type_mach_latency_hist::bucket_size 2 3315system.ruby.IFETCH.L2Cache.miss_type_mach_latency_hist::max_bucket 19 3316system.ruby.IFETCH.L2Cache.miss_type_mach_latency_hist::samples 67 3317system.ruby.IFETCH.L2Cache.miss_type_mach_latency_hist::mean 19 3318system.ruby.IFETCH.L2Cache.miss_type_mach_latency_hist::gmean 19.000000 3319system.ruby.IFETCH.L2Cache.miss_type_mach_latency_hist \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 67 100.00% 100.00% 3320system.ruby.IFETCH.L2Cache.miss_type_mach_latency_hist::total 67 3321system.ruby.IFETCH.Directory.hit_type_mach_latency_hist::bucket_size 64 3322system.ruby.IFETCH.Directory.hit_type_mach_latency_hist::max_bucket 639 3323system.ruby.IFETCH.Directory.hit_type_mach_latency_hist::samples 1034 3324system.ruby.IFETCH.Directory.hit_type_mach_latency_hist::mean 153.045455 3325system.ruby.IFETCH.Directory.hit_type_mach_latency_hist::gmean 149.192268 3326system.ruby.IFETCH.Directory.hit_type_mach_latency_hist::stdev 40.969954 3327system.ruby.IFETCH.Directory.hit_type_mach_latency_hist \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 826 79.88% 79.88% \| 185 17.89% 97.78% \| 8 0.77% 98.55% \| 9 0.87% 99.42% \| 6 0.58% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3328system.ruby.IFETCH.Directory.hit_type_mach_latency_hist::total 1034 3329system.ruby.RMW_Read.L1Cache.miss_type_mach_latency_hist::bucket_size 1 3330system.ruby.RMW_Read.L1Cache.miss_type_mach_latency_hist::max_bucket 9 3331system.ruby.RMW_Read.L1Cache.miss_type_mach_latency_hist::samples 337 3332system.ruby.RMW_Read.L1Cache.miss_type_mach_latency_hist::mean 1 3333system.ruby.RMW_Read.L1Cache.miss_type_mach_latency_hist::gmean 1 3334system.ruby.RMW_Read.L1Cache.miss_type_mach_latency_hist \| 0 0.00% 0.00% \| 337 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3335system.ruby.RMW_Read.L1Cache.miss_type_mach_latency_hist::total 337 3336system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist::bucket_size 32 3337system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist::max_bucket 319 3338system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist::samples 4 3339system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist::mean 143.500000 3340system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist::gmean 143.041358 3341system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist::stdev 13.403980 3342system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 3 75.00% 75.00% \| 1 25.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3343system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist::total 4 3344system.ruby.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist::bucket_size 1 3345system.ruby.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist::max_bucket 9 3346system.ruby.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist::samples 10 3347system.ruby.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist::mean 1 3348system.ruby.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist::gmean 1 3349system.ruby.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist \| 0 0.00% 0.00% \| 10 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3350system.ruby.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist::total 10 3351system.ruby.Locked_RMW_Write.L1Cache.miss_type_mach_latency_hist::bucket_size 1 3352system.ruby.Locked_RMW_Write.L1Cache.miss_type_mach_latency_hist::max_bucket 9 3353system.ruby.Locked_RMW_Write.L1Cache.miss_type_mach_latency_hist::samples 10 3354system.ruby.Locked_RMW_Write.L1Cache.miss_type_mach_latency_hist::mean 1 3355system.ruby.Locked_RMW_Write.L1Cache.miss_type_mach_latency_hist::gmean 1 3356system.ruby.Locked_RMW_Write.L1Cache.miss_type_mach_latency_hist \| 0 0.00% 0.00% \| 10 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3357system.ruby.Locked_RMW_Write.L1Cache.miss_type_mach_latency_hist::total 10 3358system.ruby.SQC_Controller.Fetch 86 0.00% 0.00% 3359system.ruby.SQC_Controller.Data 5 0.00% 0.00% 3360system.ruby.SQC_Controller.I.Fetch 5 0.00% 0.00% 3361system.ruby.SQC_Controller.I.Data 5 0.00% 0.00% 3362system.ruby.SQC_Controller.V.Fetch 81 0.00% 0.00% 3363system.ruby.TCC_Controller.RdBlk 9 0.00% 0.00% 3364system.ruby.TCC_Controller.WrVicBlk 16 0.00% 0.00% 3365system.ruby.TCC_Controller.Atomic 2 0.00% 0.00% 3366system.ruby.TCC_Controller.AtomicDone 1 0.00% 0.00% 3367system.ruby.TCC_Controller.Data 9 0.00% 0.00% 3368system.ruby.TCC_Controller.PrbInv 11 0.00% 0.00% 3369system.ruby.TCC_Controller.WBAck 16 0.00% 0.00% 3370system.ruby.TCC_Controller.V.PrbInv 1 0.00% 0.00% 3371system.ruby.TCC_Controller.I.RdBlk 7 0.00% 0.00% 3372system.ruby.TCC_Controller.I.WrVicBlk 16 0.00% 0.00% 3373system.ruby.TCC_Controller.I.Atomic 1 0.00% 0.00% 3374system.ruby.TCC_Controller.I.PrbInv 10 0.00% 0.00% 3375system.ruby.TCC_Controller.I.WBAck 16 0.00% 0.00% 3376system.ruby.TCC_Controller.IV.RdBlk 2 0.00% 0.00% 3377system.ruby.TCC_Controller.IV.Data 7 0.00% 0.00% 3378system.ruby.TCC_Controller.A.Atomic 1 0.00% 0.00% 3379system.ruby.TCC_Controller.A.AtomicDone 1 0.00% 0.00% 3380system.ruby.TCC_Controller.A.Data 2 0.00% 0.00% 3381system.ruby.TCP_Controller.Load \| 5 50.00% 50.00% \| 5 50.00% 100.00% 3382system.ruby.TCP_Controller.Load::total 10 3383system.ruby.TCP_Controller.StoreThrough \| 8 50.00% 50.00% \| 8 50.00% 100.00% 3384system.ruby.TCP_Controller.StoreThrough::total 16 3385system.ruby.TCP_Controller.Atomic \| 1 50.00% 50.00% \| 1 50.00% 100.00% 3386system.ruby.TCP_Controller.Atomic::total 2 3387system.ruby.TCP_Controller.Flush \| 768 50.00% 50.00% \| 768 50.00% 100.00% 3388system.ruby.TCP_Controller.Flush::total 1536 3389system.ruby.TCP_Controller.Evict \| 512 50.00% 50.00% \| 512 50.00% 100.00% 3390system.ruby.TCP_Controller.Evict::total 1024 3391system.ruby.TCP_Controller.TCC_Ack \| 3 50.00% 50.00% \| 3 50.00% 100.00% 3392system.ruby.TCP_Controller.TCC_Ack::total 6 3393system.ruby.TCP_Controller.TCC_AckWB \| 8 50.00% 50.00% \| 8 50.00% 100.00% 3394system.ruby.TCP_Controller.TCC_AckWB::total 16 3395system.ruby.TCP_Controller.I.Load \| 2 50.00% 50.00% \| 2 50.00% 100.00% 3396system.ruby.TCP_Controller.I.Load::total 4 3397system.ruby.TCP_Controller.I.StoreThrough \| 8 50.00% 50.00% \| 8 50.00% 100.00% 3398system.ruby.TCP_Controller.I.StoreThrough::total 16 3399system.ruby.TCP_Controller.I.Atomic \| 1 50.00% 50.00% \| 1 50.00% 100.00% 3400system.ruby.TCP_Controller.I.Atomic::total 2 3401system.ruby.TCP_Controller.I.Flush \| 766 50.00% 50.00% \| 766 50.00% 100.00% 3402system.ruby.TCP_Controller.I.Flush::total 1532 3403system.ruby.TCP_Controller.I.Evict \| 510 50.00% 50.00% \| 510 50.00% 100.00% 3404system.ruby.TCP_Controller.I.Evict::total 1020 3405system.ruby.TCP_Controller.I.TCC_Ack \| 2 50.00% 50.00% \| 2 50.00% 100.00% 3406system.ruby.TCP_Controller.I.TCC_Ack::total 4 3407system.ruby.TCP_Controller.I.TCC_AckWB \| 8 50.00% 50.00% \| 8 50.00% 100.00% 3408system.ruby.TCP_Controller.I.TCC_AckWB::total 16 3409system.ruby.TCP_Controller.V.Load \| 3 50.00% 50.00% \| 3 50.00% 100.00% 3410system.ruby.TCP_Controller.V.Load::total 6 3411system.ruby.TCP_Controller.V.Flush \| 2 50.00% 50.00% \| 2 50.00% 100.00% 3412system.ruby.TCP_Controller.V.Flush::total 4 3413system.ruby.TCP_Controller.V.Evict \| 2 50.00% 50.00% \| 2 50.00% 100.00% 3414system.ruby.TCP_Controller.V.Evict::total 4 3415system.ruby.TCP_Controller.A.TCC_Ack \| 1 50.00% 50.00% \| 1 50.00% 100.00% 3416system.ruby.TCP_Controller.A.TCC_Ack::total 2 3417 3418---------- End Simulation Statistics ----------	347system.cpu0.numCycles 937709 # number of cpu cycles simulated 348system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started 349system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed 350system.cpu0.committedInsts 66963 # Number of instructions committed 351system.cpu0.committedOps 137705 # Number of ops (including micro ops) committed 352system.cpu0.num_int_alu_accesses 136380 # Number of integer alu accesses 353system.cpu0.num_fp_alu_accesses 1279 # Number of float alu accesses 354system.cpu0.num_func_calls 3196 # number of times a function call or return occured 355system.cpu0.num_conditional_control_insts 12151 # number of instructions that are conditional controls 356system.cpu0.num_int_insts 136380 # number of integer instructions 357system.cpu0.num_fp_insts 1279 # number of float instructions 358system.cpu0.num_int_register_reads 257490 # number of times the integer registers were read 359system.cpu0.num_int_register_writes 110039 # number of times the integer registers were written 360system.cpu0.num_fp_register_reads 1981 # number of times the floating registers were read 361system.cpu0.num_fp_register_writes 981 # number of times the floating registers were written 362system.cpu0.num_cc_register_reads 78262 # number of times the CC registers were read 363system.cpu0.num_cc_register_writes 42183 # number of times the CC registers were written 364system.cpu0.num_mem_refs 27198 # number of memory refs 365system.cpu0.num_load_insts 16684 # Number of load instructions 366system.cpu0.num_store_insts 10514 # Number of store instructions 367system.cpu0.num_idle_cycles 7323.003984 # Number of idle cycles 368system.cpu0.num_busy_cycles 930385.996016 # Number of busy cycles 369system.cpu0.not_idle_fraction 0.992191 # Percentage of non-idle cycles 370system.cpu0.idle_fraction 0.007809 # Percentage of idle cycles 371system.cpu0.Branches 16199 # Number of branches fetched 372system.cpu0.op_class::No_OpClass 615 0.45% 0.45% # Class of executed instruction 373system.cpu0.op_class::IntAlu 108791 79.00% 79.45% # Class of executed instruction 374system.cpu0.op_class::IntMult 13 0.01% 79.46% # Class of executed instruction 375system.cpu0.op_class::IntDiv 138 0.10% 79.56% # Class of executed instruction 376system.cpu0.op_class::FloatAdd 950 0.69% 80.25% # Class of executed instruction 377system.cpu0.op_class::FloatCmp 0 0.00% 80.25% # Class of executed instruction 378system.cpu0.op_class::FloatCvt 0 0.00% 80.25% # Class of executed instruction 379system.cpu0.op_class::FloatMult 0 0.00% 80.25% # Class of executed instruction 380system.cpu0.op_class::FloatDiv 0 0.00% 80.25% # Class of executed instruction 381system.cpu0.op_class::FloatSqrt 0 0.00% 80.25% # Class of executed instruction 382system.cpu0.op_class::SimdAdd 0 0.00% 80.25% # Class of executed instruction 383system.cpu0.op_class::SimdAddAcc 0 0.00% 80.25% # Class of executed instruction 384system.cpu0.op_class::SimdAlu 0 0.00% 80.25% # Class of executed instruction 385system.cpu0.op_class::SimdCmp 0 0.00% 80.25% # Class of executed instruction 386system.cpu0.op_class::SimdCvt 0 0.00% 80.25% # Class of executed instruction 387system.cpu0.op_class::SimdMisc 0 0.00% 80.25% # Class of executed instruction 388system.cpu0.op_class::SimdMult 0 0.00% 80.25% # Class of executed instruction 389system.cpu0.op_class::SimdMultAcc 0 0.00% 80.25% # Class of executed instruction 390system.cpu0.op_class::SimdShift 0 0.00% 80.25% # Class of executed instruction 391system.cpu0.op_class::SimdShiftAcc 0 0.00% 80.25% # Class of executed instruction 392system.cpu0.op_class::SimdSqrt 0 0.00% 80.25% # Class of executed instruction 393system.cpu0.op_class::SimdFloatAdd 0 0.00% 80.25% # Class of executed instruction 394system.cpu0.op_class::SimdFloatAlu 0 0.00% 80.25% # Class of executed instruction 395system.cpu0.op_class::SimdFloatCmp 0 0.00% 80.25% # Class of executed instruction 396system.cpu0.op_class::SimdFloatCvt 0 0.00% 80.25% # Class of executed instruction 397system.cpu0.op_class::SimdFloatDiv 0 0.00% 80.25% # Class of executed instruction 398system.cpu0.op_class::SimdFloatMisc 0 0.00% 80.25% # Class of executed instruction 399system.cpu0.op_class::SimdFloatMult 0 0.00% 80.25% # Class of executed instruction 400system.cpu0.op_class::SimdFloatMultAcc 0 0.00% 80.25% # Class of executed instruction 401system.cpu0.op_class::SimdFloatSqrt 0 0.00% 80.25% # Class of executed instruction 402system.cpu0.op_class::MemRead 16684 12.12% 92.36% # Class of executed instruction 403system.cpu0.op_class::MemWrite 10514 7.64% 100.00% # Class of executed instruction 404system.cpu0.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction 405system.cpu0.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction 406system.cpu0.op_class::total 137705 # Class of executed instruction 407system.cpu1.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 408system.cpu1.clk_domain.clock 1000 # Clock period in ticks 409system.cpu1.CUs0.wavefronts00.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 410system.cpu1.CUs0.wavefronts00.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 411system.cpu1.CUs0.wavefronts00.timesBlockedDueRAWDependencies 271 # number of times the wf's instructions are blocked due to RAW dependencies 412system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::samples 39 # number of executed instructions with N source register operands 413system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::mean 0.794872 # number of executed instructions with N source register operands 414system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::stdev 0.863880 # number of executed instructions with N source register operands 415system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N source register operands 416system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::0-1 28 71.79% 71.79% # number of executed instructions with N source register operands 417system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::2-3 11 28.21% 100.00% # number of executed instructions with N source register operands 418system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::4 0 0.00% 100.00% # number of executed instructions with N source register operands 419system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N source register operands 420system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 421system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::max_value 2 # number of executed instructions with N source register operands 422system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::total 39 # number of executed instructions with N source register operands 423system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::samples 39 # number of executed instructions with N destination register operands 424system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::mean 0.589744 # number of executed instructions with N destination register operands 425system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::stdev 0.498310 # number of executed instructions with N destination register operands 426system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N destination register operands 427system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::0-1 39 100.00% 100.00% # number of executed instructions with N destination register operands 428system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::2-3 0 0.00% 100.00% # number of executed instructions with N destination register operands 429system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N destination register operands 430system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 431system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::max_value 1 # number of executed instructions with N destination register operands 432system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::total 39 # number of executed instructions with N destination register operands 433system.cpu1.CUs0.wavefronts01.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 434system.cpu1.CUs0.wavefronts01.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 435system.cpu1.CUs0.wavefronts01.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 436system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 437system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 438system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 439system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 440system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 441system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 442system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 443system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 444system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 445system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 446system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 447system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 448system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 449system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 450system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 451system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 452system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 453system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 454system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 455system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 456system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 457system.cpu1.CUs0.wavefronts02.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 458system.cpu1.CUs0.wavefronts02.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 459system.cpu1.CUs0.wavefronts02.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 460system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 461system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 462system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 463system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 464system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 465system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 466system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 467system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 468system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 469system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 470system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 471system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 472system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 473system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 474system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 475system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 476system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 477system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 478system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 479system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 480system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 481system.cpu1.CUs0.wavefronts03.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 482system.cpu1.CUs0.wavefronts03.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 483system.cpu1.CUs0.wavefronts03.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 484system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 485system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 486system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 487system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 488system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 489system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 490system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 491system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 492system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 493system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 494system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 495system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 496system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 497system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 498system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 499system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 500system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 501system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 502system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 503system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 504system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 505system.cpu1.CUs0.wavefronts04.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 506system.cpu1.CUs0.wavefronts04.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 507system.cpu1.CUs0.wavefronts04.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 508system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 509system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 510system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 511system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 512system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 513system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 514system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 515system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 516system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 517system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 518system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 519system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 520system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 521system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 522system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 523system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 524system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 525system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 526system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 527system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 528system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 529system.cpu1.CUs0.wavefronts05.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 530system.cpu1.CUs0.wavefronts05.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 531system.cpu1.CUs0.wavefronts05.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 532system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 533system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 534system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 535system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 536system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 537system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 538system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 539system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 540system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 541system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 542system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 543system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 544system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 545system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 546system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 547system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 548system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 549system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 550system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 551system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 552system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 553system.cpu1.CUs0.wavefronts06.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 554system.cpu1.CUs0.wavefronts06.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 555system.cpu1.CUs0.wavefronts06.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 556system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 557system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 558system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 559system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 560system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 561system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 562system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 563system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 564system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 565system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 566system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 567system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 568system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 569system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 570system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 571system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 572system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 573system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 574system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 575system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 576system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 577system.cpu1.CUs0.wavefronts07.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 578system.cpu1.CUs0.wavefronts07.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 579system.cpu1.CUs0.wavefronts07.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 580system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 581system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 582system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 583system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 584system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 585system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 586system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 587system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 588system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 589system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 590system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 591system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 592system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 593system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 594system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 595system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 596system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 597system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 598system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 599system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 600system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 601system.cpu1.CUs0.wavefronts08.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 602system.cpu1.CUs0.wavefronts08.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 603system.cpu1.CUs0.wavefronts08.timesBlockedDueRAWDependencies 252 # number of times the wf's instructions are blocked due to RAW dependencies 604system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::samples 34 # number of executed instructions with N source register operands 605system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::mean 0.852941 # number of executed instructions with N source register operands 606system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::stdev 0.857493 # number of executed instructions with N source register operands 607system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N source register operands 608system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::0-1 24 70.59% 70.59% # number of executed instructions with N source register operands 609system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::2-3 10 29.41% 100.00% # number of executed instructions with N source register operands 610system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::4 0 0.00% 100.00% # number of executed instructions with N source register operands 611system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N source register operands 612system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 613system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::max_value 2 # number of executed instructions with N source register operands 614system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::total 34 # number of executed instructions with N source register operands 615system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::samples 34 # number of executed instructions with N destination register operands 616system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::mean 0.617647 # number of executed instructions with N destination register operands 617system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::stdev 0.493270 # number of executed instructions with N destination register operands 618system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N destination register operands 619system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::0-1 34 100.00% 100.00% # number of executed instructions with N destination register operands 620system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::2-3 0 0.00% 100.00% # number of executed instructions with N destination register operands 621system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N destination register operands 622system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 623system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::max_value 1 # number of executed instructions with N destination register operands 624system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::total 34 # number of executed instructions with N destination register operands 625system.cpu1.CUs0.wavefronts09.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 626system.cpu1.CUs0.wavefronts09.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 627system.cpu1.CUs0.wavefronts09.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 628system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 629system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 630system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 631system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 632system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 633system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 634system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 635system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 636system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 637system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 638system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 639system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 640system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 641system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 642system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 643system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 644system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 645system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 646system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 647system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 648system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 649system.cpu1.CUs0.wavefronts10.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 650system.cpu1.CUs0.wavefronts10.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 651system.cpu1.CUs0.wavefronts10.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 652system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 653system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 654system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 655system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 656system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 657system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 658system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 659system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 660system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 661system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 662system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 663system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 664system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 665system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 666system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 667system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 668system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 669system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 670system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 671system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 672system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 673system.cpu1.CUs0.wavefronts11.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 674system.cpu1.CUs0.wavefronts11.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 675system.cpu1.CUs0.wavefronts11.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 676system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 677system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 678system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 679system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 680system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 681system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 682system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 683system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 684system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 685system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 686system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 687system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 688system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 689system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 690system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 691system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 692system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 693system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 694system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 695system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 696system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 697system.cpu1.CUs0.wavefronts12.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 698system.cpu1.CUs0.wavefronts12.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 699system.cpu1.CUs0.wavefronts12.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 700system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 701system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 702system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 703system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 704system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 705system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 706system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 707system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 708system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 709system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 710system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 711system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 712system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 713system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 714system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 715system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 716system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 717system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 718system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 719system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 720system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 721system.cpu1.CUs0.wavefronts13.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 722system.cpu1.CUs0.wavefronts13.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 723system.cpu1.CUs0.wavefronts13.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 724system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 725system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 726system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 727system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 728system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 729system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 730system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 731system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 732system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 733system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 734system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 735system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 736system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 737system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 738system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 739system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 740system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 741system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 742system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 743system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 744system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 745system.cpu1.CUs0.wavefronts14.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 746system.cpu1.CUs0.wavefronts14.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 747system.cpu1.CUs0.wavefronts14.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 748system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 749system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 750system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 751system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 752system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 753system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 754system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 755system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 756system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 757system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 758system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 759system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 760system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 761system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 762system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 763system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 764system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 765system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 766system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 767system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 768system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 769system.cpu1.CUs0.wavefronts15.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 770system.cpu1.CUs0.wavefronts15.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 771system.cpu1.CUs0.wavefronts15.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 772system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 773system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 774system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 775system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 776system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 777system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 778system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 779system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 780system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 781system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 782system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 783system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 784system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 785system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 786system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 787system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 788system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 789system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 790system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 791system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 792system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 793system.cpu1.CUs0.wavefronts16.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 794system.cpu1.CUs0.wavefronts16.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 795system.cpu1.CUs0.wavefronts16.timesBlockedDueRAWDependencies 243 # number of times the wf's instructions are blocked due to RAW dependencies 796system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::samples 34 # number of executed instructions with N source register operands 797system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::mean 0.852941 # number of executed instructions with N source register operands 798system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::stdev 0.857493 # number of executed instructions with N source register operands 799system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N source register operands 800system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::0-1 24 70.59% 70.59% # number of executed instructions with N source register operands 801system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::2-3 10 29.41% 100.00% # number of executed instructions with N source register operands 802system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::4 0 0.00% 100.00% # number of executed instructions with N source register operands 803system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N source register operands 804system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 805system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::max_value 2 # number of executed instructions with N source register operands 806system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::total 34 # number of executed instructions with N source register operands 807system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::samples 34 # number of executed instructions with N destination register operands 808system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::mean 0.617647 # number of executed instructions with N destination register operands 809system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::stdev 0.493270 # number of executed instructions with N destination register operands 810system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N destination register operands 811system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::0-1 34 100.00% 100.00% # number of executed instructions with N destination register operands 812system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::2-3 0 0.00% 100.00% # number of executed instructions with N destination register operands 813system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N destination register operands 814system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 815system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::max_value 1 # number of executed instructions with N destination register operands 816system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::total 34 # number of executed instructions with N destination register operands 817system.cpu1.CUs0.wavefronts17.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 818system.cpu1.CUs0.wavefronts17.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 819system.cpu1.CUs0.wavefronts17.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 820system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 821system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 822system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 823system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 824system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 825system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 826system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 827system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 828system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 829system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 830system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 831system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 832system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 833system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 834system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 835system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 836system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 837system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 838system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 839system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 840system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 841system.cpu1.CUs0.wavefronts18.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 842system.cpu1.CUs0.wavefronts18.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 843system.cpu1.CUs0.wavefronts18.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 844system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 845system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 846system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 847system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 848system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 849system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 850system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 851system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 852system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 853system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 854system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 855system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 856system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 857system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 858system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 859system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 860system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 861system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 862system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 863system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 864system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 865system.cpu1.CUs0.wavefronts19.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 866system.cpu1.CUs0.wavefronts19.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 867system.cpu1.CUs0.wavefronts19.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 868system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 869system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 870system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 871system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 872system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 873system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 874system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 875system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 876system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 877system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 878system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 879system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 880system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 881system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 882system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 883system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 884system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 885system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 886system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 887system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 888system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 889system.cpu1.CUs0.wavefronts20.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 890system.cpu1.CUs0.wavefronts20.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 891system.cpu1.CUs0.wavefronts20.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 892system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 893system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 894system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 895system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 896system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 897system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 898system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 899system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 900system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 901system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 902system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 903system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 904system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 905system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 906system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 907system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 908system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 909system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 910system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 911system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 912system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 913system.cpu1.CUs0.wavefronts21.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 914system.cpu1.CUs0.wavefronts21.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 915system.cpu1.CUs0.wavefronts21.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 916system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 917system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 918system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 919system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 920system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 921system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 922system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 923system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 924system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 925system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 926system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 927system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 928system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 929system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 930system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 931system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 932system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 933system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 934system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 935system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 936system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 937system.cpu1.CUs0.wavefronts22.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 938system.cpu1.CUs0.wavefronts22.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 939system.cpu1.CUs0.wavefronts22.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 940system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 941system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 942system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 943system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 944system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 945system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 946system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 947system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 948system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 949system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 950system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 951system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 952system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 953system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 954system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 955system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 956system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 957system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 958system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 959system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 960system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 961system.cpu1.CUs0.wavefronts23.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 962system.cpu1.CUs0.wavefronts23.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 963system.cpu1.CUs0.wavefronts23.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 964system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 965system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 966system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 967system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 968system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 969system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 970system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 971system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 972system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 973system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 974system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 975system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 976system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 977system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 978system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 979system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 980system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 981system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 982system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 983system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 984system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 985system.cpu1.CUs0.wavefronts24.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 986system.cpu1.CUs0.wavefronts24.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 987system.cpu1.CUs0.wavefronts24.timesBlockedDueRAWDependencies 228 # number of times the wf's instructions are blocked due to RAW dependencies 988system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::samples 34 # number of executed instructions with N source register operands 989system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::mean 0.852941 # number of executed instructions with N source register operands 990system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::stdev 0.857493 # number of executed instructions with N source register operands 991system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N source register operands 992system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::0-1 24 70.59% 70.59% # number of executed instructions with N source register operands 993system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::2-3 10 29.41% 100.00% # number of executed instructions with N source register operands 994system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::4 0 0.00% 100.00% # number of executed instructions with N source register operands 995system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N source register operands 996system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 997system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::max_value 2 # number of executed instructions with N source register operands 998system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::total 34 # number of executed instructions with N source register operands 999system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::samples 34 # number of executed instructions with N destination register operands 1000system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::mean 0.617647 # number of executed instructions with N destination register operands 1001system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::stdev 0.493270 # number of executed instructions with N destination register operands 1002system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N destination register operands 1003system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::0-1 34 100.00% 100.00% # number of executed instructions with N destination register operands 1004system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::2-3 0 0.00% 100.00% # number of executed instructions with N destination register operands 1005system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N destination register operands 1006system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1007system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::max_value 1 # number of executed instructions with N destination register operands 1008system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::total 34 # number of executed instructions with N destination register operands 1009system.cpu1.CUs0.wavefronts25.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1010system.cpu1.CUs0.wavefronts25.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1011system.cpu1.CUs0.wavefronts25.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1012system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1013system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1014system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1015system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1016system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1017system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1018system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1019system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1020system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1021system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1022system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1023system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1024system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1025system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1026system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1027system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1028system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1029system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1030system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1031system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1032system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1033system.cpu1.CUs0.wavefronts26.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1034system.cpu1.CUs0.wavefronts26.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1035system.cpu1.CUs0.wavefronts26.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1036system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1037system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1038system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1039system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1040system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1041system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1042system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1043system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1044system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1045system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1046system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1047system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1048system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1049system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1050system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1051system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1052system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1053system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1054system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1055system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1056system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1057system.cpu1.CUs0.wavefronts27.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1058system.cpu1.CUs0.wavefronts27.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1059system.cpu1.CUs0.wavefronts27.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1060system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1061system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1062system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1063system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1064system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1065system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1066system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1067system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1068system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1069system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1070system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1071system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1072system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1073system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1074system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1075system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1076system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1077system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1078system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1079system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1080system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1081system.cpu1.CUs0.wavefronts28.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1082system.cpu1.CUs0.wavefronts28.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1083system.cpu1.CUs0.wavefronts28.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1084system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1085system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1086system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1087system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1088system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1089system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1090system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1091system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1092system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1093system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1094system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1095system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1096system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1097system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1098system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1099system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1100system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1101system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1102system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1103system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1104system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1105system.cpu1.CUs0.wavefronts29.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1106system.cpu1.CUs0.wavefronts29.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1107system.cpu1.CUs0.wavefronts29.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1108system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1109system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1110system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1111system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1112system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1113system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1114system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1115system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1116system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1117system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1118system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1119system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1120system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1121system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1122system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1123system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1124system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1125system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1126system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1127system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1128system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1129system.cpu1.CUs0.wavefronts30.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1130system.cpu1.CUs0.wavefronts30.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1131system.cpu1.CUs0.wavefronts30.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1132system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1133system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1134system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1135system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1136system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1137system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1138system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1139system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1140system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1141system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1142system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1143system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1144system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1145system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1146system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1147system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1148system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1149system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1150system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1151system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1152system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1153system.cpu1.CUs0.wavefronts31.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1154system.cpu1.CUs0.wavefronts31.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1155system.cpu1.CUs0.wavefronts31.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1156system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1157system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1158system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1159system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1160system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1161system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1162system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1163system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1164system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1165system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1166system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1167system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1168system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1169system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1170system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1171system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1172system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1173system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1174system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1175system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1176system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1177system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::samples 43 # For each instruction fetch request recieved record how many instructions you got from it 1178system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::mean 5.813953 # For each instruction fetch request recieved record how many instructions you got from it 1179system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::stdev 2.683777 # For each instruction fetch request recieved record how many instructions you got from it 1180system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::underflows 0 0.00% 0.00% # For each instruction fetch request recieved record how many instructions you got from it 1181system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::1 0 0.00% 0.00% # For each instruction fetch request recieved record how many instructions you got from it 1182system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::2 8 18.60% 18.60% # For each instruction fetch request recieved record how many instructions you got from it 1183system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::3 8 18.60% 37.21% # For each instruction fetch request recieved record how many instructions you got from it 1184system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::4 1 2.33% 39.53% # For each instruction fetch request recieved record how many instructions you got from it 1185system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::5 0 0.00% 39.53% # For each instruction fetch request recieved record how many instructions you got from it 1186system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::6 1 2.33% 41.86% # For each instruction fetch request recieved record how many instructions you got from it 1187system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::7 0 0.00% 41.86% # For each instruction fetch request recieved record how many instructions you got from it 1188system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::8 25 58.14% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1189system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::9 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1190system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::10 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1191system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::11 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1192system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::12 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1193system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::13 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1194system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::14 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1195system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::15 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1196system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::16 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1197system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::17 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1198system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::18 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1199system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::19 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1200system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::20 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1201system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::21 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1202system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::22 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1203system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::23 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1204system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::24 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1205system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::25 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1206system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::26 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1207system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::27 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1208system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::28 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1209system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::29 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1210system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::30 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1211system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::31 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1212system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::32 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1213system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::overflows 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1214system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::min_value 2 # For each instruction fetch request recieved record how many instructions you got from it 1215system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::max_value 8 # For each instruction fetch request recieved record how many instructions you got from it 1216system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::total 43 # For each instruction fetch request recieved record how many instructions you got from it 1217system.cpu1.CUs0.ExecStage.num_cycles_with_no_issue 4103 # number of cycles the CU issues nothing 1218system.cpu1.CUs0.ExecStage.num_cycles_with_instr_issued 133 # number of cycles the CU issued at least one instruction 1219system.cpu1.CUs0.ExecStage.num_cycles_with_instrtype_issue::ALU0 30 # Number of cycles at least one instruction of specific type issued 1220system.cpu1.CUs0.ExecStage.num_cycles_with_instrtype_issue::ALU1 29 # Number of cycles at least one instruction of specific type issued 1221system.cpu1.CUs0.ExecStage.num_cycles_with_instrtype_issue::ALU2 29 # Number of cycles at least one instruction of specific type issued 1222system.cpu1.CUs0.ExecStage.num_cycles_with_instrtype_issue::ALU3 29 # Number of cycles at least one instruction of specific type issued 1223system.cpu1.CUs0.ExecStage.num_cycles_with_instrtype_issue::GM 18 # Number of cycles at least one instruction of specific type issued 1224system.cpu1.CUs0.ExecStage.num_cycles_with_instrtype_issue::LM 6 # Number of cycles at least one instruction of specific type issued 1225system.cpu1.CUs0.ExecStage.num_cycles_with_instr_type_no_issue::ALU0 1359 # Number of cycles no instruction of specific type issued 1226system.cpu1.CUs0.ExecStage.num_cycles_with_instr_type_no_issue::ALU1 382 # Number of cycles no instruction of specific type issued 1227system.cpu1.CUs0.ExecStage.num_cycles_with_instr_type_no_issue::ALU2 338 # Number of cycles no instruction of specific type issued 1228system.cpu1.CUs0.ExecStage.num_cycles_with_instr_type_no_issue::ALU3 302 # Number of cycles no instruction of specific type issued 1229system.cpu1.CUs0.ExecStage.num_cycles_with_instr_type_no_issue::GM 373 # Number of cycles no instruction of specific type issued 1230system.cpu1.CUs0.ExecStage.num_cycles_with_instr_type_no_issue::LM 26 # Number of cycles no instruction of specific type issued 1231system.cpu1.CUs0.ExecStage.spc::samples 4236 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1232system.cpu1.CUs0.ExecStage.spc::mean 0.033286 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1233system.cpu1.CUs0.ExecStage.spc::stdev 0.190882 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1234system.cpu1.CUs0.ExecStage.spc::underflows 0 0.00% 0.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1235system.cpu1.CUs0.ExecStage.spc::0 4103 96.86% 96.86% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1236system.cpu1.CUs0.ExecStage.spc::1 126 2.97% 99.83% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1237system.cpu1.CUs0.ExecStage.spc::2 6 0.14% 99.98% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1238system.cpu1.CUs0.ExecStage.spc::3 1 0.02% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1239system.cpu1.CUs0.ExecStage.spc::4 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1240system.cpu1.CUs0.ExecStage.spc::5 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1241system.cpu1.CUs0.ExecStage.spc::6 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1242system.cpu1.CUs0.ExecStage.spc::overflows 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1243system.cpu1.CUs0.ExecStage.spc::min_value 0 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1244system.cpu1.CUs0.ExecStage.spc::max_value 3 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1245system.cpu1.CUs0.ExecStage.spc::total 4236 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1246system.cpu1.CUs0.ExecStage.num_transitions_active_to_idle 68 # number of CU transitions from active to idle 1247system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::samples 68 # duration of idle periods in cycles 1248system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::mean 53.455882 # duration of idle periods in cycles 1249system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::stdev 203.558231 # duration of idle periods in cycles 1250system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::underflows 0 0.00% 0.00% # duration of idle periods in cycles 1251system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::0-4 48 70.59% 70.59% # duration of idle periods in cycles 1252system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::5-9 8 11.76% 82.35% # duration of idle periods in cycles 1253system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::10-14 1 1.47% 83.82% # duration of idle periods in cycles 1254system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::15-19 1 1.47% 85.29% # duration of idle periods in cycles 1255system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::20-24 2 2.94% 88.24% # duration of idle periods in cycles 1256system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::25-29 1 1.47% 89.71% # duration of idle periods in cycles 1257system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::30-34 0 0.00% 89.71% # duration of idle periods in cycles 1258system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::35-39 0 0.00% 89.71% # duration of idle periods in cycles 1259system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::40-44 0 0.00% 89.71% # duration of idle periods in cycles 1260system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::45-49 0 0.00% 89.71% # duration of idle periods in cycles 1261system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::50-54 0 0.00% 89.71% # duration of idle periods in cycles 1262system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::55-59 0 0.00% 89.71% # duration of idle periods in cycles 1263system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::60-64 0 0.00% 89.71% # duration of idle periods in cycles 1264system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::65-69 0 0.00% 89.71% # duration of idle periods in cycles 1265system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::70-74 0 0.00% 89.71% # duration of idle periods in cycles 1266system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::75 0 0.00% 89.71% # duration of idle periods in cycles 1267system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::overflows 7 10.29% 100.00% # duration of idle periods in cycles 1268system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::min_value 1 # duration of idle periods in cycles 1269system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::max_value 1317 # duration of idle periods in cycles 1270system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::total 68 # duration of idle periods in cycles 1271system.cpu1.CUs0.GlobalMemPipeline.load_vrf_bank_conflict_cycles 0 # total number of cycles GM data are delayed before updating the VRF 1272system.cpu1.CUs0.LocalMemPipeline.load_vrf_bank_conflict_cycles 0 # total number of cycles LDS data are delayed before updating the VRF 1273system.cpu1.CUs0.tlb_requests 769 # number of uncoalesced requests 1274system.cpu1.CUs0.tlb_cycles -318202403000 # total number of cycles for all uncoalesced requests 1275system.cpu1.CUs0.avg_translation_latency -413787260.078023 # Avg. translation latency for data translations 1276system.cpu1.CUs0.TLB_hits_distribution::page_table 769 # TLB hits distribution (0 for page table, x for Lx-TLB 1277system.cpu1.CUs0.TLB_hits_distribution::L1_TLB 0 # TLB hits distribution (0 for page table, x for Lx-TLB 1278system.cpu1.CUs0.TLB_hits_distribution::L2_TLB 0 # TLB hits distribution (0 for page table, x for Lx-TLB 1279system.cpu1.CUs0.TLB_hits_distribution::L3_TLB 0 # TLB hits distribution (0 for page table, x for Lx-TLB 1280system.cpu1.CUs0.lds_bank_access_cnt 54 # Total number of LDS bank accesses 1281system.cpu1.CUs0.lds_bank_conflicts::samples 6 # Number of bank conflicts per LDS memory packet 1282system.cpu1.CUs0.lds_bank_conflicts::mean 8 # Number of bank conflicts per LDS memory packet 1283system.cpu1.CUs0.lds_bank_conflicts::stdev 6.196773 # Number of bank conflicts per LDS memory packet 1284system.cpu1.CUs0.lds_bank_conflicts::underflows 0 0.00% 0.00% # Number of bank conflicts per LDS memory packet 1285system.cpu1.CUs0.lds_bank_conflicts::0-1 2 33.33% 33.33% # Number of bank conflicts per LDS memory packet 1286system.cpu1.CUs0.lds_bank_conflicts::2-3 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 1287system.cpu1.CUs0.lds_bank_conflicts::4-5 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 1288system.cpu1.CUs0.lds_bank_conflicts::6-7 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 1289system.cpu1.CUs0.lds_bank_conflicts::8-9 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 1290system.cpu1.CUs0.lds_bank_conflicts::10-11 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 1291system.cpu1.CUs0.lds_bank_conflicts::12-13 4 66.67% 100.00% # Number of bank conflicts per LDS memory packet 1292system.cpu1.CUs0.lds_bank_conflicts::14-15 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1293system.cpu1.CUs0.lds_bank_conflicts::16-17 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1294system.cpu1.CUs0.lds_bank_conflicts::18-19 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1295system.cpu1.CUs0.lds_bank_conflicts::20-21 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1296system.cpu1.CUs0.lds_bank_conflicts::22-23 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1297system.cpu1.CUs0.lds_bank_conflicts::24-25 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1298system.cpu1.CUs0.lds_bank_conflicts::26-27 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1299system.cpu1.CUs0.lds_bank_conflicts::28-29 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1300system.cpu1.CUs0.lds_bank_conflicts::30-31 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1301system.cpu1.CUs0.lds_bank_conflicts::32-33 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1302system.cpu1.CUs0.lds_bank_conflicts::34-35 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1303system.cpu1.CUs0.lds_bank_conflicts::36-37 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1304system.cpu1.CUs0.lds_bank_conflicts::38-39 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1305system.cpu1.CUs0.lds_bank_conflicts::40-41 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1306system.cpu1.CUs0.lds_bank_conflicts::42-43 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1307system.cpu1.CUs0.lds_bank_conflicts::44-45 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1308system.cpu1.CUs0.lds_bank_conflicts::46-47 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1309system.cpu1.CUs0.lds_bank_conflicts::48-49 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1310system.cpu1.CUs0.lds_bank_conflicts::50-51 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1311system.cpu1.CUs0.lds_bank_conflicts::52-53 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1312system.cpu1.CUs0.lds_bank_conflicts::54-55 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1313system.cpu1.CUs0.lds_bank_conflicts::56-57 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1314system.cpu1.CUs0.lds_bank_conflicts::58-59 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1315system.cpu1.CUs0.lds_bank_conflicts::60-61 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1316system.cpu1.CUs0.lds_bank_conflicts::62-63 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1317system.cpu1.CUs0.lds_bank_conflicts::64 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1318system.cpu1.CUs0.lds_bank_conflicts::overflows 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1319system.cpu1.CUs0.lds_bank_conflicts::min_value 0 # Number of bank conflicts per LDS memory packet 1320system.cpu1.CUs0.lds_bank_conflicts::max_value 12 # Number of bank conflicts per LDS memory packet 1321system.cpu1.CUs0.lds_bank_conflicts::total 6 # Number of bank conflicts per LDS memory packet 1322system.cpu1.CUs0.page_divergence_dist::samples 17 # pages touched per wf (over all mem. instr.) 1323system.cpu1.CUs0.page_divergence_dist::mean 1 # pages touched per wf (over all mem. instr.) 1324system.cpu1.CUs0.page_divergence_dist::stdev 0 # pages touched per wf (over all mem. instr.) 1325system.cpu1.CUs0.page_divergence_dist::underflows 0 0.00% 0.00% # pages touched per wf (over all mem. instr.) 1326system.cpu1.CUs0.page_divergence_dist::1-4 17 100.00% 100.00% # pages touched per wf (over all mem. instr.) 1327system.cpu1.CUs0.page_divergence_dist::5-8 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1328system.cpu1.CUs0.page_divergence_dist::9-12 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1329system.cpu1.CUs0.page_divergence_dist::13-16 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1330system.cpu1.CUs0.page_divergence_dist::17-20 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1331system.cpu1.CUs0.page_divergence_dist::21-24 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1332system.cpu1.CUs0.page_divergence_dist::25-28 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1333system.cpu1.CUs0.page_divergence_dist::29-32 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1334system.cpu1.CUs0.page_divergence_dist::33-36 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1335system.cpu1.CUs0.page_divergence_dist::37-40 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1336system.cpu1.CUs0.page_divergence_dist::41-44 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1337system.cpu1.CUs0.page_divergence_dist::45-48 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1338system.cpu1.CUs0.page_divergence_dist::49-52 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1339system.cpu1.CUs0.page_divergence_dist::53-56 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1340system.cpu1.CUs0.page_divergence_dist::57-60 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1341system.cpu1.CUs0.page_divergence_dist::61-64 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1342system.cpu1.CUs0.page_divergence_dist::overflows 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1343system.cpu1.CUs0.page_divergence_dist::min_value 1 # pages touched per wf (over all mem. instr.) 1344system.cpu1.CUs0.page_divergence_dist::max_value 1 # pages touched per wf (over all mem. instr.) 1345system.cpu1.CUs0.page_divergence_dist::total 17 # pages touched per wf (over all mem. instr.) 1346system.cpu1.CUs0.global_mem_instr_cnt 17 # dynamic global memory instructions count 1347system.cpu1.CUs0.local_mem_instr_cnt 6 # dynamic local memory intruction count 1348system.cpu1.CUs0.wg_blocked_due_lds_alloc 0 # Workgroup blocked due to LDS capacity 1349system.cpu1.CUs0.num_instr_executed 141 # number of instructions executed 1350system.cpu1.CUs0.inst_exec_rate::samples 141 # Instruction Execution Rate: Number of executed vector instructions per cycle 1351system.cpu1.CUs0.inst_exec_rate::mean 84.978723 # Instruction Execution Rate: Number of executed vector instructions per cycle 1352system.cpu1.CUs0.inst_exec_rate::stdev 240.114362 # Instruction Execution Rate: Number of executed vector instructions per cycle 1353system.cpu1.CUs0.inst_exec_rate::underflows 0 0.00% 0.00% # Instruction Execution Rate: Number of executed vector instructions per cycle 1354system.cpu1.CUs0.inst_exec_rate::0-1 1 0.71% 0.71% # Instruction Execution Rate: Number of executed vector instructions per cycle 1355system.cpu1.CUs0.inst_exec_rate::2-3 12 8.51% 9.22% # Instruction Execution Rate: Number of executed vector instructions per cycle 1356system.cpu1.CUs0.inst_exec_rate::4-5 53 37.59% 46.81% # Instruction Execution Rate: Number of executed vector instructions per cycle 1357system.cpu1.CUs0.inst_exec_rate::6-7 31 21.99% 68.79% # Instruction Execution Rate: Number of executed vector instructions per cycle 1358system.cpu1.CUs0.inst_exec_rate::8-9 3 2.13% 70.92% # Instruction Execution Rate: Number of executed vector instructions per cycle 1359system.cpu1.CUs0.inst_exec_rate::10 1 0.71% 71.63% # Instruction Execution Rate: Number of executed vector instructions per cycle 1360system.cpu1.CUs0.inst_exec_rate::overflows 40 28.37% 100.00% # Instruction Execution Rate: Number of executed vector instructions per cycle 1361system.cpu1.CUs0.inst_exec_rate::min_value 1 # Instruction Execution Rate: Number of executed vector instructions per cycle 1362system.cpu1.CUs0.inst_exec_rate::max_value 1320 # Instruction Execution Rate: Number of executed vector instructions per cycle 1363system.cpu1.CUs0.inst_exec_rate::total 141 # Instruction Execution Rate: Number of executed vector instructions per cycle 1364system.cpu1.CUs0.num_vec_ops_executed 6769 # number of vec ops executed (e.g. VSZ/inst) 1365system.cpu1.CUs0.num_total_cycles 4236 # number of cycles the CU ran for 1366system.cpu1.CUs0.vpc 1.597970 # Vector Operations per cycle (this CU only) 1367system.cpu1.CUs0.ipc 0.033286 # Instructions per cycle (this CU only) 1368system.cpu1.CUs0.warp_execution_dist::samples 141 # number of lanes active per instruction (oval all instructions) 1369system.cpu1.CUs0.warp_execution_dist::mean 48.007092 # number of lanes active per instruction (oval all instructions) 1370system.cpu1.CUs0.warp_execution_dist::stdev 23.719942 # number of lanes active per instruction (oval all instructions) 1371system.cpu1.CUs0.warp_execution_dist::underflows 0 0.00% 0.00% # number of lanes active per instruction (oval all instructions) 1372system.cpu1.CUs0.warp_execution_dist::1-4 5 3.55% 3.55% # number of lanes active per instruction (oval all instructions) 1373system.cpu1.CUs0.warp_execution_dist::5-8 0 0.00% 3.55% # number of lanes active per instruction (oval all instructions) 1374system.cpu1.CUs0.warp_execution_dist::9-12 0 0.00% 3.55% # number of lanes active per instruction (oval all instructions) 1375system.cpu1.CUs0.warp_execution_dist::13-16 36 25.53% 29.08% # number of lanes active per instruction (oval all instructions) 1376system.cpu1.CUs0.warp_execution_dist::17-20 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 1377system.cpu1.CUs0.warp_execution_dist::21-24 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 1378system.cpu1.CUs0.warp_execution_dist::25-28 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 1379system.cpu1.CUs0.warp_execution_dist::29-32 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 1380system.cpu1.CUs0.warp_execution_dist::33-36 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 1381system.cpu1.CUs0.warp_execution_dist::37-40 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 1382system.cpu1.CUs0.warp_execution_dist::41-44 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 1383system.cpu1.CUs0.warp_execution_dist::45-48 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 1384system.cpu1.CUs0.warp_execution_dist::49-52 8 5.67% 34.75% # number of lanes active per instruction (oval all instructions) 1385system.cpu1.CUs0.warp_execution_dist::53-56 0 0.00% 34.75% # number of lanes active per instruction (oval all instructions) 1386system.cpu1.CUs0.warp_execution_dist::57-60 0 0.00% 34.75% # number of lanes active per instruction (oval all instructions) 1387system.cpu1.CUs0.warp_execution_dist::61-64 92 65.25% 100.00% # number of lanes active per instruction (oval all instructions) 1388system.cpu1.CUs0.warp_execution_dist::overflows 0 0.00% 100.00% # number of lanes active per instruction (oval all instructions) 1389system.cpu1.CUs0.warp_execution_dist::min_value 1 # number of lanes active per instruction (oval all instructions) 1390system.cpu1.CUs0.warp_execution_dist::max_value 64 # number of lanes active per instruction (oval all instructions) 1391system.cpu1.CUs0.warp_execution_dist::total 141 # number of lanes active per instruction (oval all instructions) 1392system.cpu1.CUs0.gmem_lanes_execution_dist::samples 18 # number of active lanes per global memory instruction 1393system.cpu1.CUs0.gmem_lanes_execution_dist::mean 37.833333 # number of active lanes per global memory instruction 1394system.cpu1.CUs0.gmem_lanes_execution_dist::stdev 27.064737 # number of active lanes per global memory instruction 1395system.cpu1.CUs0.gmem_lanes_execution_dist::underflows 0 0.00% 0.00% # number of active lanes per global memory instruction 1396system.cpu1.CUs0.gmem_lanes_execution_dist::1-4 1 5.56% 5.56% # number of active lanes per global memory instruction 1397system.cpu1.CUs0.gmem_lanes_execution_dist::5-8 0 0.00% 5.56% # number of active lanes per global memory instruction 1398system.cpu1.CUs0.gmem_lanes_execution_dist::9-12 0 0.00% 5.56% # number of active lanes per global memory instruction 1399system.cpu1.CUs0.gmem_lanes_execution_dist::13-16 8 44.44% 50.00% # number of active lanes per global memory instruction 1400system.cpu1.CUs0.gmem_lanes_execution_dist::17-20 0 0.00% 50.00% # number of active lanes per global memory instruction 1401system.cpu1.CUs0.gmem_lanes_execution_dist::21-24 0 0.00% 50.00% # number of active lanes per global memory instruction 1402system.cpu1.CUs0.gmem_lanes_execution_dist::25-28 0 0.00% 50.00% # number of active lanes per global memory instruction 1403system.cpu1.CUs0.gmem_lanes_execution_dist::29-32 0 0.00% 50.00% # number of active lanes per global memory instruction 1404system.cpu1.CUs0.gmem_lanes_execution_dist::33-36 0 0.00% 50.00% # number of active lanes per global memory instruction 1405system.cpu1.CUs0.gmem_lanes_execution_dist::37-40 0 0.00% 50.00% # number of active lanes per global memory instruction 1406system.cpu1.CUs0.gmem_lanes_execution_dist::41-44 0 0.00% 50.00% # number of active lanes per global memory instruction 1407system.cpu1.CUs0.gmem_lanes_execution_dist::45-48 0 0.00% 50.00% # number of active lanes per global memory instruction 1408system.cpu1.CUs0.gmem_lanes_execution_dist::49-52 0 0.00% 50.00% # number of active lanes per global memory instruction 1409system.cpu1.CUs0.gmem_lanes_execution_dist::53-56 0 0.00% 50.00% # number of active lanes per global memory instruction 1410system.cpu1.CUs0.gmem_lanes_execution_dist::57-60 0 0.00% 50.00% # number of active lanes per global memory instruction 1411system.cpu1.CUs0.gmem_lanes_execution_dist::61-64 9 50.00% 100.00% # number of active lanes per global memory instruction 1412system.cpu1.CUs0.gmem_lanes_execution_dist::overflows 0 0.00% 100.00% # number of active lanes per global memory instruction 1413system.cpu1.CUs0.gmem_lanes_execution_dist::min_value 1 # number of active lanes per global memory instruction 1414system.cpu1.CUs0.gmem_lanes_execution_dist::max_value 64 # number of active lanes per global memory instruction 1415system.cpu1.CUs0.gmem_lanes_execution_dist::total 18 # number of active lanes per global memory instruction 1416system.cpu1.CUs0.lmem_lanes_execution_dist::samples 6 # number of active lanes per local memory instruction 1417system.cpu1.CUs0.lmem_lanes_execution_dist::mean 19.500000 # number of active lanes per local memory instruction 1418system.cpu1.CUs0.lmem_lanes_execution_dist::stdev 22.322634 # number of active lanes per local memory instruction 1419system.cpu1.CUs0.lmem_lanes_execution_dist::underflows 0 0.00% 0.00% # number of active lanes per local memory instruction 1420system.cpu1.CUs0.lmem_lanes_execution_dist::1-4 1 16.67% 16.67% # number of active lanes per local memory instruction 1421system.cpu1.CUs0.lmem_lanes_execution_dist::5-8 0 0.00% 16.67% # number of active lanes per local memory instruction 1422system.cpu1.CUs0.lmem_lanes_execution_dist::9-12 0 0.00% 16.67% # number of active lanes per local memory instruction 1423system.cpu1.CUs0.lmem_lanes_execution_dist::13-16 4 66.67% 83.33% # number of active lanes per local memory instruction 1424system.cpu1.CUs0.lmem_lanes_execution_dist::17-20 0 0.00% 83.33% # number of active lanes per local memory instruction 1425system.cpu1.CUs0.lmem_lanes_execution_dist::21-24 0 0.00% 83.33% # number of active lanes per local memory instruction 1426system.cpu1.CUs0.lmem_lanes_execution_dist::25-28 0 0.00% 83.33% # number of active lanes per local memory instruction 1427system.cpu1.CUs0.lmem_lanes_execution_dist::29-32 0 0.00% 83.33% # number of active lanes per local memory instruction 1428system.cpu1.CUs0.lmem_lanes_execution_dist::33-36 0 0.00% 83.33% # number of active lanes per local memory instruction 1429system.cpu1.CUs0.lmem_lanes_execution_dist::37-40 0 0.00% 83.33% # number of active lanes per local memory instruction 1430system.cpu1.CUs0.lmem_lanes_execution_dist::41-44 0 0.00% 83.33% # number of active lanes per local memory instruction 1431system.cpu1.CUs0.lmem_lanes_execution_dist::45-48 0 0.00% 83.33% # number of active lanes per local memory instruction 1432system.cpu1.CUs0.lmem_lanes_execution_dist::49-52 0 0.00% 83.33% # number of active lanes per local memory instruction 1433system.cpu1.CUs0.lmem_lanes_execution_dist::53-56 0 0.00% 83.33% # number of active lanes per local memory instruction 1434system.cpu1.CUs0.lmem_lanes_execution_dist::57-60 0 0.00% 83.33% # number of active lanes per local memory instruction 1435system.cpu1.CUs0.lmem_lanes_execution_dist::61-64 1 16.67% 100.00% # number of active lanes per local memory instruction 1436system.cpu1.CUs0.lmem_lanes_execution_dist::overflows 0 0.00% 100.00% # number of active lanes per local memory instruction 1437system.cpu1.CUs0.lmem_lanes_execution_dist::min_value 1 # number of active lanes per local memory instruction 1438system.cpu1.CUs0.lmem_lanes_execution_dist::max_value 64 # number of active lanes per local memory instruction 1439system.cpu1.CUs0.lmem_lanes_execution_dist::total 6 # number of active lanes per local memory instruction 1440system.cpu1.CUs0.num_alu_insts_executed 118 # Number of dynamic non-GM memory insts executed 1441system.cpu1.CUs0.times_wg_blocked_due_vgpr_alloc 0 # Number of times WGs are blocked due to VGPR allocation per SIMD 1442system.cpu1.CUs0.num_CAS_ops 0 # number of compare and swap operations 1443system.cpu1.CUs0.num_failed_CAS_ops 0 # number of compare and swap operations that failed 1444system.cpu1.CUs0.num_completed_wfs 4 # number of completed wavefronts 1445system.cpu1.CUs1.wavefronts00.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1446system.cpu1.CUs1.wavefronts00.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1447system.cpu1.CUs1.wavefronts00.timesBlockedDueRAWDependencies 276 # number of times the wf's instructions are blocked due to RAW dependencies 1448system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::samples 39 # number of executed instructions with N source register operands 1449system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::mean 0.794872 # number of executed instructions with N source register operands 1450system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::stdev 0.863880 # number of executed instructions with N source register operands 1451system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N source register operands 1452system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::0-1 28 71.79% 71.79% # number of executed instructions with N source register operands 1453system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::2-3 11 28.21% 100.00% # number of executed instructions with N source register operands 1454system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::4 0 0.00% 100.00% # number of executed instructions with N source register operands 1455system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N source register operands 1456system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1457system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::max_value 2 # number of executed instructions with N source register operands 1458system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::total 39 # number of executed instructions with N source register operands 1459system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::samples 39 # number of executed instructions with N destination register operands 1460system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::mean 0.589744 # number of executed instructions with N destination register operands 1461system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::stdev 0.498310 # number of executed instructions with N destination register operands 1462system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N destination register operands 1463system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::0-1 39 100.00% 100.00% # number of executed instructions with N destination register operands 1464system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::2-3 0 0.00% 100.00% # number of executed instructions with N destination register operands 1465system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N destination register operands 1466system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1467system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::max_value 1 # number of executed instructions with N destination register operands 1468system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::total 39 # number of executed instructions with N destination register operands 1469system.cpu1.CUs1.wavefronts01.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1470system.cpu1.CUs1.wavefronts01.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1471system.cpu1.CUs1.wavefronts01.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1472system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1473system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1474system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1475system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1476system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1477system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1478system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1479system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1480system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1481system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1482system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1483system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1484system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1485system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1486system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1487system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1488system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1489system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1490system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1491system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1492system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1493system.cpu1.CUs1.wavefronts02.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1494system.cpu1.CUs1.wavefronts02.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1495system.cpu1.CUs1.wavefronts02.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1496system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1497system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1498system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1499system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1500system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1501system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1502system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1503system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1504system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1505system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1506system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1507system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1508system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1509system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1510system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1511system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1512system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1513system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1514system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1515system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1516system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1517system.cpu1.CUs1.wavefronts03.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1518system.cpu1.CUs1.wavefronts03.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1519system.cpu1.CUs1.wavefronts03.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1520system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1521system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1522system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1523system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1524system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1525system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1526system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1527system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1528system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1529system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1530system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1531system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1532system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1533system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1534system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1535system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1536system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1537system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1538system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1539system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1540system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1541system.cpu1.CUs1.wavefronts04.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1542system.cpu1.CUs1.wavefronts04.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1543system.cpu1.CUs1.wavefronts04.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1544system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1545system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1546system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1547system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1548system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1549system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1550system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1551system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1552system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1553system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1554system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1555system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1556system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1557system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1558system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1559system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1560system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1561system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1562system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1563system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1564system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1565system.cpu1.CUs1.wavefronts05.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1566system.cpu1.CUs1.wavefronts05.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1567system.cpu1.CUs1.wavefronts05.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1568system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1569system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1570system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1571system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1572system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1573system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1574system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1575system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1576system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1577system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1578system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1579system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1580system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1581system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1582system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1583system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1584system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1585system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1586system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1587system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1588system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1589system.cpu1.CUs1.wavefronts06.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1590system.cpu1.CUs1.wavefronts06.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1591system.cpu1.CUs1.wavefronts06.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1592system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1593system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1594system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1595system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1596system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1597system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1598system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1599system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1600system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1601system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1602system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1603system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1604system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1605system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1606system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1607system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1608system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1609system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1610system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1611system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1612system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1613system.cpu1.CUs1.wavefronts07.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1614system.cpu1.CUs1.wavefronts07.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1615system.cpu1.CUs1.wavefronts07.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1616system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1617system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1618system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1619system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1620system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1621system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1622system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1623system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1624system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1625system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1626system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1627system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1628system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1629system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1630system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1631system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1632system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1633system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1634system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1635system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1636system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1637system.cpu1.CUs1.wavefronts08.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1638system.cpu1.CUs1.wavefronts08.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1639system.cpu1.CUs1.wavefronts08.timesBlockedDueRAWDependencies 254 # number of times the wf's instructions are blocked due to RAW dependencies 1640system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::samples 34 # number of executed instructions with N source register operands 1641system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::mean 0.852941 # number of executed instructions with N source register operands 1642system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::stdev 0.857493 # number of executed instructions with N source register operands 1643system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N source register operands 1644system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::0-1 24 70.59% 70.59% # number of executed instructions with N source register operands 1645system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::2-3 10 29.41% 100.00% # number of executed instructions with N source register operands 1646system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::4 0 0.00% 100.00% # number of executed instructions with N source register operands 1647system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N source register operands 1648system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1649system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::max_value 2 # number of executed instructions with N source register operands 1650system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::total 34 # number of executed instructions with N source register operands 1651system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::samples 34 # number of executed instructions with N destination register operands 1652system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::mean 0.617647 # number of executed instructions with N destination register operands 1653system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::stdev 0.493270 # number of executed instructions with N destination register operands 1654system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N destination register operands 1655system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::0-1 34 100.00% 100.00% # number of executed instructions with N destination register operands 1656system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::2-3 0 0.00% 100.00% # number of executed instructions with N destination register operands 1657system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N destination register operands 1658system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1659system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::max_value 1 # number of executed instructions with N destination register operands 1660system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::total 34 # number of executed instructions with N destination register operands 1661system.cpu1.CUs1.wavefronts09.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1662system.cpu1.CUs1.wavefronts09.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1663system.cpu1.CUs1.wavefronts09.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1664system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1665system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1666system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1667system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1668system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1669system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1670system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1671system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1672system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1673system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1674system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1675system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1676system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1677system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1678system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1679system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1680system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1681system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1682system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1683system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1684system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1685system.cpu1.CUs1.wavefronts10.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1686system.cpu1.CUs1.wavefronts10.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1687system.cpu1.CUs1.wavefronts10.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1688system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1689system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1690system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1691system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1692system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1693system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1694system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1695system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1696system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1697system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1698system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1699system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1700system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1701system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1702system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1703system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1704system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1705system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1706system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1707system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1708system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1709system.cpu1.CUs1.wavefronts11.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1710system.cpu1.CUs1.wavefronts11.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1711system.cpu1.CUs1.wavefronts11.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1712system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1713system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1714system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1715system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1716system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1717system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1718system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1719system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1720system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1721system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1722system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1723system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1724system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1725system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1726system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1727system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1728system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1729system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1730system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1731system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1732system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1733system.cpu1.CUs1.wavefronts12.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1734system.cpu1.CUs1.wavefronts12.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1735system.cpu1.CUs1.wavefronts12.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1736system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1737system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1738system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1739system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1740system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1741system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1742system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1743system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1744system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1745system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1746system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1747system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1748system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1749system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1750system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1751system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1752system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1753system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1754system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1755system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1756system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1757system.cpu1.CUs1.wavefronts13.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1758system.cpu1.CUs1.wavefronts13.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1759system.cpu1.CUs1.wavefronts13.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1760system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1761system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1762system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1763system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1764system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1765system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1766system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1767system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1768system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1769system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1770system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1771system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1772system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1773system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1774system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1775system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1776system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1777system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1778system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1779system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1780system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1781system.cpu1.CUs1.wavefronts14.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1782system.cpu1.CUs1.wavefronts14.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1783system.cpu1.CUs1.wavefronts14.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1784system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1785system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1786system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1787system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1788system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1789system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1790system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1791system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1792system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1793system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1794system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1795system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1796system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1797system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1798system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1799system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1800system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1801system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1802system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1803system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1804system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1805system.cpu1.CUs1.wavefronts15.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1806system.cpu1.CUs1.wavefronts15.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1807system.cpu1.CUs1.wavefronts15.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1808system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1809system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1810system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1811system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1812system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1813system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1814system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1815system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1816system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1817system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1818system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1819system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1820system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1821system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1822system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1823system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1824system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1825system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1826system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1827system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1828system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1829system.cpu1.CUs1.wavefronts16.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1830system.cpu1.CUs1.wavefronts16.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1831system.cpu1.CUs1.wavefronts16.timesBlockedDueRAWDependencies 251 # number of times the wf's instructions are blocked due to RAW dependencies 1832system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::samples 34 # number of executed instructions with N source register operands 1833system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::mean 0.852941 # number of executed instructions with N source register operands 1834system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::stdev 0.857493 # number of executed instructions with N source register operands 1835system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N source register operands 1836system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::0-1 24 70.59% 70.59% # number of executed instructions with N source register operands 1837system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::2-3 10 29.41% 100.00% # number of executed instructions with N source register operands 1838system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::4 0 0.00% 100.00% # number of executed instructions with N source register operands 1839system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N source register operands 1840system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1841system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::max_value 2 # number of executed instructions with N source register operands 1842system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::total 34 # number of executed instructions with N source register operands 1843system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::samples 34 # number of executed instructions with N destination register operands 1844system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::mean 0.617647 # number of executed instructions with N destination register operands 1845system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::stdev 0.493270 # number of executed instructions with N destination register operands 1846system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N destination register operands 1847system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::0-1 34 100.00% 100.00% # number of executed instructions with N destination register operands 1848system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::2-3 0 0.00% 100.00% # number of executed instructions with N destination register operands 1849system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N destination register operands 1850system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1851system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::max_value 1 # number of executed instructions with N destination register operands 1852system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::total 34 # number of executed instructions with N destination register operands 1853system.cpu1.CUs1.wavefronts17.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1854system.cpu1.CUs1.wavefronts17.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1855system.cpu1.CUs1.wavefronts17.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1856system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1857system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1858system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1859system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1860system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1861system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1862system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1863system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1864system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1865system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1866system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1867system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1868system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1869system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1870system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1871system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1872system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1873system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1874system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1875system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1876system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1877system.cpu1.CUs1.wavefronts18.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1878system.cpu1.CUs1.wavefronts18.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1879system.cpu1.CUs1.wavefronts18.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1880system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1881system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1882system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1883system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1884system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1885system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1886system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1887system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1888system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1889system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1890system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1891system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1892system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1893system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1894system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1895system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1896system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1897system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1898system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1899system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1900system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1901system.cpu1.CUs1.wavefronts19.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1902system.cpu1.CUs1.wavefronts19.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1903system.cpu1.CUs1.wavefronts19.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1904system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1905system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1906system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1907system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1908system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1909system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1910system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1911system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1912system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1913system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1914system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1915system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1916system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1917system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1918system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1919system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1920system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1921system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1922system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1923system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1924system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1925system.cpu1.CUs1.wavefronts20.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1926system.cpu1.CUs1.wavefronts20.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1927system.cpu1.CUs1.wavefronts20.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1928system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1929system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1930system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1931system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1932system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1933system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1934system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1935system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1936system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1937system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1938system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1939system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1940system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1941system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1942system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1943system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1944system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1945system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1946system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1947system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1948system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1949system.cpu1.CUs1.wavefronts21.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1950system.cpu1.CUs1.wavefronts21.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1951system.cpu1.CUs1.wavefronts21.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1952system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1953system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1954system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1955system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1956system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1957system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1958system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1959system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1960system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1961system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1962system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1963system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1964system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1965system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1966system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1967system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1968system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1969system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1970system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1971system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1972system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1973system.cpu1.CUs1.wavefronts22.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1974system.cpu1.CUs1.wavefronts22.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1975system.cpu1.CUs1.wavefronts22.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1976system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1977system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1978system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1979system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1980system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1981system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1982system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1983system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1984system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1985system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1986system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1987system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1988system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1989system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1990system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1991system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1992system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1993system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1994system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1995system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1996system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1997system.cpu1.CUs1.wavefronts23.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1998system.cpu1.CUs1.wavefronts23.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1999system.cpu1.CUs1.wavefronts23.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2000system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2001system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2002system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2003system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2004system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2005system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2006system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2007system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2008system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2009system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2010system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2011system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2012system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2013system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2014system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2015system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2016system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2017system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2018system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2019system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2020system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2021system.cpu1.CUs1.wavefronts24.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2022system.cpu1.CUs1.wavefronts24.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2023system.cpu1.CUs1.wavefronts24.timesBlockedDueRAWDependencies 236 # number of times the wf's instructions are blocked due to RAW dependencies 2024system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::samples 34 # number of executed instructions with N source register operands 2025system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::mean 0.852941 # number of executed instructions with N source register operands 2026system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::stdev 0.857493 # number of executed instructions with N source register operands 2027system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N source register operands 2028system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::0-1 24 70.59% 70.59% # number of executed instructions with N source register operands 2029system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::2-3 10 29.41% 100.00% # number of executed instructions with N source register operands 2030system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::4 0 0.00% 100.00% # number of executed instructions with N source register operands 2031system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N source register operands 2032system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2033system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::max_value 2 # number of executed instructions with N source register operands 2034system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::total 34 # number of executed instructions with N source register operands 2035system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::samples 34 # number of executed instructions with N destination register operands 2036system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::mean 0.617647 # number of executed instructions with N destination register operands 2037system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::stdev 0.493270 # number of executed instructions with N destination register operands 2038system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N destination register operands 2039system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::0-1 34 100.00% 100.00% # number of executed instructions with N destination register operands 2040system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::2-3 0 0.00% 100.00% # number of executed instructions with N destination register operands 2041system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N destination register operands 2042system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2043system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::max_value 1 # number of executed instructions with N destination register operands 2044system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::total 34 # number of executed instructions with N destination register operands 2045system.cpu1.CUs1.wavefronts25.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2046system.cpu1.CUs1.wavefronts25.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2047system.cpu1.CUs1.wavefronts25.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2048system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2049system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2050system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2051system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2052system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2053system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2054system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2055system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2056system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2057system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2058system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2059system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2060system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2061system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2062system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2063system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2064system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2065system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2066system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2067system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2068system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2069system.cpu1.CUs1.wavefronts26.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2070system.cpu1.CUs1.wavefronts26.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2071system.cpu1.CUs1.wavefronts26.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2072system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2073system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2074system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2075system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2076system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2077system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2078system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2079system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2080system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2081system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2082system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2083system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2084system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2085system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2086system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2087system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2088system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2089system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2090system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2091system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2092system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2093system.cpu1.CUs1.wavefronts27.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2094system.cpu1.CUs1.wavefronts27.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2095system.cpu1.CUs1.wavefronts27.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2096system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2097system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2098system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2099system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2100system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2101system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2102system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2103system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2104system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2105system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2106system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2107system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2108system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2109system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2110system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2111system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2112system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2113system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2114system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2115system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2116system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2117system.cpu1.CUs1.wavefronts28.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2118system.cpu1.CUs1.wavefronts28.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2119system.cpu1.CUs1.wavefronts28.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2120system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2121system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2122system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2123system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2124system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2125system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2126system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2127system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2128system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2129system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2130system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2131system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2132system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2133system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2134system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2135system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2136system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2137system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2138system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2139system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2140system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2141system.cpu1.CUs1.wavefronts29.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2142system.cpu1.CUs1.wavefronts29.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2143system.cpu1.CUs1.wavefronts29.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2144system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2145system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2146system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2147system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2148system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2149system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2150system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2151system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2152system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2153system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2154system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2155system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2156system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2157system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2158system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2159system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2160system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2161system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2162system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2163system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2164system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2165system.cpu1.CUs1.wavefronts30.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2166system.cpu1.CUs1.wavefronts30.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2167system.cpu1.CUs1.wavefronts30.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2168system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2169system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2170system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2171system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2172system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2173system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2174system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2175system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2176system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2177system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2178system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2179system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2180system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2181system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2182system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2183system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2184system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2185system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2186system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2187system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2188system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2189system.cpu1.CUs1.wavefronts31.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2190system.cpu1.CUs1.wavefronts31.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2191system.cpu1.CUs1.wavefronts31.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2192system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2193system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2194system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2195system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2196system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2197system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2198system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2199system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2200system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2201system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2202system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2203system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2204system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2205system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2206system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2207system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2208system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2209system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2210system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2211system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2212system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2213system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::samples 43 # For each instruction fetch request recieved record how many instructions you got from it 2214system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::mean 5.813953 # For each instruction fetch request recieved record how many instructions you got from it 2215system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::stdev 2.683777 # For each instruction fetch request recieved record how many instructions you got from it 2216system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::underflows 0 0.00% 0.00% # For each instruction fetch request recieved record how many instructions you got from it 2217system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::1 0 0.00% 0.00% # For each instruction fetch request recieved record how many instructions you got from it 2218system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::2 8 18.60% 18.60% # For each instruction fetch request recieved record how many instructions you got from it 2219system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::3 8 18.60% 37.21% # For each instruction fetch request recieved record how many instructions you got from it 2220system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::4 1 2.33% 39.53% # For each instruction fetch request recieved record how many instructions you got from it 2221system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::5 0 0.00% 39.53% # For each instruction fetch request recieved record how many instructions you got from it 2222system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::6 1 2.33% 41.86% # For each instruction fetch request recieved record how many instructions you got from it 2223system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::7 0 0.00% 41.86% # For each instruction fetch request recieved record how many instructions you got from it 2224system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::8 25 58.14% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2225system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::9 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2226system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::10 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2227system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::11 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2228system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::12 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2229system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::13 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2230system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::14 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2231system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::15 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2232system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::16 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2233system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::17 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2234system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::18 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2235system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::19 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2236system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::20 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2237system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::21 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2238system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::22 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2239system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::23 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2240system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::24 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2241system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::25 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2242system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::26 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2243system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::27 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2244system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::28 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2245system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::29 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2246system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::30 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2247system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::31 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2248system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::32 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2249system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::overflows 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2250system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::min_value 2 # For each instruction fetch request recieved record how many instructions you got from it 2251system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::max_value 8 # For each instruction fetch request recieved record how many instructions you got from it 2252system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::total 43 # For each instruction fetch request recieved record how many instructions you got from it 2253system.cpu1.CUs1.ExecStage.num_cycles_with_no_issue 4105 # number of cycles the CU issues nothing 2254system.cpu1.CUs1.ExecStage.num_cycles_with_instr_issued 131 # number of cycles the CU issued at least one instruction 2255system.cpu1.CUs1.ExecStage.num_cycles_with_instrtype_issue::ALU0 30 # Number of cycles at least one instruction of specific type issued 2256system.cpu1.CUs1.ExecStage.num_cycles_with_instrtype_issue::ALU1 29 # Number of cycles at least one instruction of specific type issued 2257system.cpu1.CUs1.ExecStage.num_cycles_with_instrtype_issue::ALU2 29 # Number of cycles at least one instruction of specific type issued 2258system.cpu1.CUs1.ExecStage.num_cycles_with_instrtype_issue::ALU3 29 # Number of cycles at least one instruction of specific type issued 2259system.cpu1.CUs1.ExecStage.num_cycles_with_instrtype_issue::GM 18 # Number of cycles at least one instruction of specific type issued 2260system.cpu1.CUs1.ExecStage.num_cycles_with_instrtype_issue::LM 6 # Number of cycles at least one instruction of specific type issued 2261system.cpu1.CUs1.ExecStage.num_cycles_with_instr_type_no_issue::ALU0 1525 # Number of cycles no instruction of specific type issued 2262system.cpu1.CUs1.ExecStage.num_cycles_with_instr_type_no_issue::ALU1 346 # Number of cycles no instruction of specific type issued 2263system.cpu1.CUs1.ExecStage.num_cycles_with_instr_type_no_issue::ALU2 363 # Number of cycles no instruction of specific type issued 2264system.cpu1.CUs1.ExecStage.num_cycles_with_instr_type_no_issue::ALU3 363 # Number of cycles no instruction of specific type issued 2265system.cpu1.CUs1.ExecStage.num_cycles_with_instr_type_no_issue::GM 363 # Number of cycles no instruction of specific type issued 2266system.cpu1.CUs1.ExecStage.num_cycles_with_instr_type_no_issue::LM 33 # Number of cycles no instruction of specific type issued 2267system.cpu1.CUs1.ExecStage.spc::samples 4236 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2268system.cpu1.CUs1.ExecStage.spc::mean 0.033286 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2269system.cpu1.CUs1.ExecStage.spc::stdev 0.194558 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2270system.cpu1.CUs1.ExecStage.spc::underflows 0 0.00% 0.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2271system.cpu1.CUs1.ExecStage.spc::0 4105 96.91% 96.91% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2272system.cpu1.CUs1.ExecStage.spc::1 123 2.90% 99.81% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2273system.cpu1.CUs1.ExecStage.spc::2 6 0.14% 99.95% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2274system.cpu1.CUs1.ExecStage.spc::3 2 0.05% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2275system.cpu1.CUs1.ExecStage.spc::4 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2276system.cpu1.CUs1.ExecStage.spc::5 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2277system.cpu1.CUs1.ExecStage.spc::6 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2278system.cpu1.CUs1.ExecStage.spc::overflows 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2279system.cpu1.CUs1.ExecStage.spc::min_value 0 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2280system.cpu1.CUs1.ExecStage.spc::max_value 3 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2281system.cpu1.CUs1.ExecStage.spc::total 4236 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2282system.cpu1.CUs1.ExecStage.num_transitions_active_to_idle 74 # number of CU transitions from active to idle 2283system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::samples 74 # duration of idle periods in cycles 2284system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::mean 51.891892 # duration of idle periods in cycles 2285system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::stdev 210.095188 # duration of idle periods in cycles 2286system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::underflows 0 0.00% 0.00% # duration of idle periods in cycles 2287system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::0-4 56 75.68% 75.68% # duration of idle periods in cycles 2288system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::5-9 7 9.46% 85.14% # duration of idle periods in cycles 2289system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::10-14 0 0.00% 85.14% # duration of idle periods in cycles 2290system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::15-19 2 2.70% 87.84% # duration of idle periods in cycles 2291system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::20-24 1 1.35% 89.19% # duration of idle periods in cycles 2292system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::25-29 1 1.35% 90.54% # duration of idle periods in cycles 2293system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::30-34 0 0.00% 90.54% # duration of idle periods in cycles 2294system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::35-39 0 0.00% 90.54% # duration of idle periods in cycles 2295system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::40-44 0 0.00% 90.54% # duration of idle periods in cycles 2296system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::45-49 0 0.00% 90.54% # duration of idle periods in cycles 2297system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::50-54 0 0.00% 90.54% # duration of idle periods in cycles 2298system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::55-59 0 0.00% 90.54% # duration of idle periods in cycles 2299system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::60-64 0 0.00% 90.54% # duration of idle periods in cycles 2300system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::65-69 0 0.00% 90.54% # duration of idle periods in cycles 2301system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::70-74 0 0.00% 90.54% # duration of idle periods in cycles 2302system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::75 0 0.00% 90.54% # duration of idle periods in cycles 2303system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::overflows 7 9.46% 100.00% # duration of idle periods in cycles 2304system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::min_value 1 # duration of idle periods in cycles 2305system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::max_value 1321 # duration of idle periods in cycles 2306system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::total 74 # duration of idle periods in cycles 2307system.cpu1.CUs1.GlobalMemPipeline.load_vrf_bank_conflict_cycles 0 # total number of cycles GM data are delayed before updating the VRF 2308system.cpu1.CUs1.LocalMemPipeline.load_vrf_bank_conflict_cycles 0 # total number of cycles LDS data are delayed before updating the VRF 2309system.cpu1.CUs1.tlb_requests 769 # number of uncoalesced requests 2310system.cpu1.CUs1.tlb_cycles -318199598000 # total number of cycles for all uncoalesced requests 2311system.cpu1.CUs1.avg_translation_latency -413783612.483745 # Avg. translation latency for data translations 2312system.cpu1.CUs1.TLB_hits_distribution::page_table 769 # TLB hits distribution (0 for page table, x for Lx-TLB 2313system.cpu1.CUs1.TLB_hits_distribution::L1_TLB 0 # TLB hits distribution (0 for page table, x for Lx-TLB 2314system.cpu1.CUs1.TLB_hits_distribution::L2_TLB 0 # TLB hits distribution (0 for page table, x for Lx-TLB 2315system.cpu1.CUs1.TLB_hits_distribution::L3_TLB 0 # TLB hits distribution (0 for page table, x for Lx-TLB 2316system.cpu1.CUs1.lds_bank_access_cnt 53 # Total number of LDS bank accesses 2317system.cpu1.CUs1.lds_bank_conflicts::samples 6 # Number of bank conflicts per LDS memory packet 2318system.cpu1.CUs1.lds_bank_conflicts::mean 7.833333 # Number of bank conflicts per LDS memory packet 2319system.cpu1.CUs1.lds_bank_conflicts::stdev 6.080022 # Number of bank conflicts per LDS memory packet 2320system.cpu1.CUs1.lds_bank_conflicts::underflows 0 0.00% 0.00% # Number of bank conflicts per LDS memory packet 2321system.cpu1.CUs1.lds_bank_conflicts::0-1 2 33.33% 33.33% # Number of bank conflicts per LDS memory packet 2322system.cpu1.CUs1.lds_bank_conflicts::2-3 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 2323system.cpu1.CUs1.lds_bank_conflicts::4-5 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 2324system.cpu1.CUs1.lds_bank_conflicts::6-7 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 2325system.cpu1.CUs1.lds_bank_conflicts::8-9 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 2326system.cpu1.CUs1.lds_bank_conflicts::10-11 1 16.67% 50.00% # Number of bank conflicts per LDS memory packet 2327system.cpu1.CUs1.lds_bank_conflicts::12-13 3 50.00% 100.00% # Number of bank conflicts per LDS memory packet 2328system.cpu1.CUs1.lds_bank_conflicts::14-15 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2329system.cpu1.CUs1.lds_bank_conflicts::16-17 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2330system.cpu1.CUs1.lds_bank_conflicts::18-19 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2331system.cpu1.CUs1.lds_bank_conflicts::20-21 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2332system.cpu1.CUs1.lds_bank_conflicts::22-23 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2333system.cpu1.CUs1.lds_bank_conflicts::24-25 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2334system.cpu1.CUs1.lds_bank_conflicts::26-27 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2335system.cpu1.CUs1.lds_bank_conflicts::28-29 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2336system.cpu1.CUs1.lds_bank_conflicts::30-31 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2337system.cpu1.CUs1.lds_bank_conflicts::32-33 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2338system.cpu1.CUs1.lds_bank_conflicts::34-35 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2339system.cpu1.CUs1.lds_bank_conflicts::36-37 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2340system.cpu1.CUs1.lds_bank_conflicts::38-39 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2341system.cpu1.CUs1.lds_bank_conflicts::40-41 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2342system.cpu1.CUs1.lds_bank_conflicts::42-43 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2343system.cpu1.CUs1.lds_bank_conflicts::44-45 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2344system.cpu1.CUs1.lds_bank_conflicts::46-47 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2345system.cpu1.CUs1.lds_bank_conflicts::48-49 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2346system.cpu1.CUs1.lds_bank_conflicts::50-51 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2347system.cpu1.CUs1.lds_bank_conflicts::52-53 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2348system.cpu1.CUs1.lds_bank_conflicts::54-55 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2349system.cpu1.CUs1.lds_bank_conflicts::56-57 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2350system.cpu1.CUs1.lds_bank_conflicts::58-59 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2351system.cpu1.CUs1.lds_bank_conflicts::60-61 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2352system.cpu1.CUs1.lds_bank_conflicts::62-63 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2353system.cpu1.CUs1.lds_bank_conflicts::64 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2354system.cpu1.CUs1.lds_bank_conflicts::overflows 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2355system.cpu1.CUs1.lds_bank_conflicts::min_value 0 # Number of bank conflicts per LDS memory packet 2356system.cpu1.CUs1.lds_bank_conflicts::max_value 12 # Number of bank conflicts per LDS memory packet 2357system.cpu1.CUs1.lds_bank_conflicts::total 6 # Number of bank conflicts per LDS memory packet 2358system.cpu1.CUs1.page_divergence_dist::samples 17 # pages touched per wf (over all mem. instr.) 2359system.cpu1.CUs1.page_divergence_dist::mean 1 # pages touched per wf (over all mem. instr.) 2360system.cpu1.CUs1.page_divergence_dist::stdev 0 # pages touched per wf (over all mem. instr.) 2361system.cpu1.CUs1.page_divergence_dist::underflows 0 0.00% 0.00% # pages touched per wf (over all mem. instr.) 2362system.cpu1.CUs1.page_divergence_dist::1-4 17 100.00% 100.00% # pages touched per wf (over all mem. instr.) 2363system.cpu1.CUs1.page_divergence_dist::5-8 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2364system.cpu1.CUs1.page_divergence_dist::9-12 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2365system.cpu1.CUs1.page_divergence_dist::13-16 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2366system.cpu1.CUs1.page_divergence_dist::17-20 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2367system.cpu1.CUs1.page_divergence_dist::21-24 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2368system.cpu1.CUs1.page_divergence_dist::25-28 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2369system.cpu1.CUs1.page_divergence_dist::29-32 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2370system.cpu1.CUs1.page_divergence_dist::33-36 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2371system.cpu1.CUs1.page_divergence_dist::37-40 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2372system.cpu1.CUs1.page_divergence_dist::41-44 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2373system.cpu1.CUs1.page_divergence_dist::45-48 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2374system.cpu1.CUs1.page_divergence_dist::49-52 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2375system.cpu1.CUs1.page_divergence_dist::53-56 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2376system.cpu1.CUs1.page_divergence_dist::57-60 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2377system.cpu1.CUs1.page_divergence_dist::61-64 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2378system.cpu1.CUs1.page_divergence_dist::overflows 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2379system.cpu1.CUs1.page_divergence_dist::min_value 1 # pages touched per wf (over all mem. instr.) 2380system.cpu1.CUs1.page_divergence_dist::max_value 1 # pages touched per wf (over all mem. instr.) 2381system.cpu1.CUs1.page_divergence_dist::total 17 # pages touched per wf (over all mem. instr.) 2382system.cpu1.CUs1.global_mem_instr_cnt 17 # dynamic global memory instructions count 2383system.cpu1.CUs1.local_mem_instr_cnt 6 # dynamic local memory intruction count 2384system.cpu1.CUs1.wg_blocked_due_lds_alloc 0 # Workgroup blocked due to LDS capacity 2385system.cpu1.CUs1.num_instr_executed 141 # number of instructions executed 2386system.cpu1.CUs1.inst_exec_rate::samples 141 # Instruction Execution Rate: Number of executed vector instructions per cycle 2387system.cpu1.CUs1.inst_exec_rate::mean 86.326241 # Instruction Execution Rate: Number of executed vector instructions per cycle 2388system.cpu1.CUs1.inst_exec_rate::stdev 246.713874 # Instruction Execution Rate: Number of executed vector instructions per cycle 2389system.cpu1.CUs1.inst_exec_rate::underflows 0 0.00% 0.00% # Instruction Execution Rate: Number of executed vector instructions per cycle 2390system.cpu1.CUs1.inst_exec_rate::0-1 1 0.71% 0.71% # Instruction Execution Rate: Number of executed vector instructions per cycle 2391system.cpu1.CUs1.inst_exec_rate::2-3 12 8.51% 9.22% # Instruction Execution Rate: Number of executed vector instructions per cycle 2392system.cpu1.CUs1.inst_exec_rate::4-5 53 37.59% 46.81% # Instruction Execution Rate: Number of executed vector instructions per cycle 2393system.cpu1.CUs1.inst_exec_rate::6-7 29 20.57% 67.38% # Instruction Execution Rate: Number of executed vector instructions per cycle 2394system.cpu1.CUs1.inst_exec_rate::8-9 5 3.55% 70.92% # Instruction Execution Rate: Number of executed vector instructions per cycle 2395system.cpu1.CUs1.inst_exec_rate::10 1 0.71% 71.63% # Instruction Execution Rate: Number of executed vector instructions per cycle 2396system.cpu1.CUs1.inst_exec_rate::overflows 40 28.37% 100.00% # Instruction Execution Rate: Number of executed vector instructions per cycle 2397system.cpu1.CUs1.inst_exec_rate::min_value 1 # Instruction Execution Rate: Number of executed vector instructions per cycle 2398system.cpu1.CUs1.inst_exec_rate::max_value 1324 # Instruction Execution Rate: Number of executed vector instructions per cycle 2399system.cpu1.CUs1.inst_exec_rate::total 141 # Instruction Execution Rate: Number of executed vector instructions per cycle 2400system.cpu1.CUs1.num_vec_ops_executed 6762 # number of vec ops executed (e.g. VSZ/inst) 2401system.cpu1.CUs1.num_total_cycles 4236 # number of cycles the CU ran for 2402system.cpu1.CUs1.vpc 1.596317 # Vector Operations per cycle (this CU only) 2403system.cpu1.CUs1.ipc 0.033286 # Instructions per cycle (this CU only) 2404system.cpu1.CUs1.warp_execution_dist::samples 141 # number of lanes active per instruction (oval all instructions) 2405system.cpu1.CUs1.warp_execution_dist::mean 47.957447 # number of lanes active per instruction (oval all instructions) 2406system.cpu1.CUs1.warp_execution_dist::stdev 23.818022 # number of lanes active per instruction (oval all instructions) 2407system.cpu1.CUs1.warp_execution_dist::underflows 0 0.00% 0.00% # number of lanes active per instruction (oval all instructions) 2408system.cpu1.CUs1.warp_execution_dist::1-4 5 3.55% 3.55% # number of lanes active per instruction (oval all instructions) 2409system.cpu1.CUs1.warp_execution_dist::5-8 0 0.00% 3.55% # number of lanes active per instruction (oval all instructions) 2410system.cpu1.CUs1.warp_execution_dist::9-12 9 6.38% 9.93% # number of lanes active per instruction (oval all instructions) 2411system.cpu1.CUs1.warp_execution_dist::13-16 27 19.15% 29.08% # number of lanes active per instruction (oval all instructions) 2412system.cpu1.CUs1.warp_execution_dist::17-20 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 2413system.cpu1.CUs1.warp_execution_dist::21-24 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 2414system.cpu1.CUs1.warp_execution_dist::25-28 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 2415system.cpu1.CUs1.warp_execution_dist::29-32 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 2416system.cpu1.CUs1.warp_execution_dist::33-36 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 2417system.cpu1.CUs1.warp_execution_dist::37-40 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 2418system.cpu1.CUs1.warp_execution_dist::41-44 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 2419system.cpu1.CUs1.warp_execution_dist::45-48 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 2420system.cpu1.CUs1.warp_execution_dist::49-52 8 5.67% 34.75% # number of lanes active per instruction (oval all instructions) 2421system.cpu1.CUs1.warp_execution_dist::53-56 0 0.00% 34.75% # number of lanes active per instruction (oval all instructions) 2422system.cpu1.CUs1.warp_execution_dist::57-60 0 0.00% 34.75% # number of lanes active per instruction (oval all instructions) 2423system.cpu1.CUs1.warp_execution_dist::61-64 92 65.25% 100.00% # number of lanes active per instruction (oval all instructions) 2424system.cpu1.CUs1.warp_execution_dist::overflows 0 0.00% 100.00% # number of lanes active per instruction (oval all instructions) 2425system.cpu1.CUs1.warp_execution_dist::min_value 1 # number of lanes active per instruction (oval all instructions) 2426system.cpu1.CUs1.warp_execution_dist::max_value 64 # number of lanes active per instruction (oval all instructions) 2427system.cpu1.CUs1.warp_execution_dist::total 141 # number of lanes active per instruction (oval all instructions) 2428system.cpu1.CUs1.gmem_lanes_execution_dist::samples 18 # number of active lanes per global memory instruction 2429system.cpu1.CUs1.gmem_lanes_execution_dist::mean 37.722222 # number of active lanes per global memory instruction 2430system.cpu1.CUs1.gmem_lanes_execution_dist::stdev 27.174394 # number of active lanes per global memory instruction 2431system.cpu1.CUs1.gmem_lanes_execution_dist::underflows 0 0.00% 0.00% # number of active lanes per global memory instruction 2432system.cpu1.CUs1.gmem_lanes_execution_dist::1-4 1 5.56% 5.56% # number of active lanes per global memory instruction 2433system.cpu1.CUs1.gmem_lanes_execution_dist::5-8 0 0.00% 5.56% # number of active lanes per global memory instruction 2434system.cpu1.CUs1.gmem_lanes_execution_dist::9-12 2 11.11% 16.67% # number of active lanes per global memory instruction 2435system.cpu1.CUs1.gmem_lanes_execution_dist::13-16 6 33.33% 50.00% # number of active lanes per global memory instruction 2436system.cpu1.CUs1.gmem_lanes_execution_dist::17-20 0 0.00% 50.00% # number of active lanes per global memory instruction 2437system.cpu1.CUs1.gmem_lanes_execution_dist::21-24 0 0.00% 50.00% # number of active lanes per global memory instruction 2438system.cpu1.CUs1.gmem_lanes_execution_dist::25-28 0 0.00% 50.00% # number of active lanes per global memory instruction 2439system.cpu1.CUs1.gmem_lanes_execution_dist::29-32 0 0.00% 50.00% # number of active lanes per global memory instruction 2440system.cpu1.CUs1.gmem_lanes_execution_dist::33-36 0 0.00% 50.00% # number of active lanes per global memory instruction 2441system.cpu1.CUs1.gmem_lanes_execution_dist::37-40 0 0.00% 50.00% # number of active lanes per global memory instruction 2442system.cpu1.CUs1.gmem_lanes_execution_dist::41-44 0 0.00% 50.00% # number of active lanes per global memory instruction 2443system.cpu1.CUs1.gmem_lanes_execution_dist::45-48 0 0.00% 50.00% # number of active lanes per global memory instruction 2444system.cpu1.CUs1.gmem_lanes_execution_dist::49-52 0 0.00% 50.00% # number of active lanes per global memory instruction 2445system.cpu1.CUs1.gmem_lanes_execution_dist::53-56 0 0.00% 50.00% # number of active lanes per global memory instruction 2446system.cpu1.CUs1.gmem_lanes_execution_dist::57-60 0 0.00% 50.00% # number of active lanes per global memory instruction 2447system.cpu1.CUs1.gmem_lanes_execution_dist::61-64 9 50.00% 100.00% # number of active lanes per global memory instruction 2448system.cpu1.CUs1.gmem_lanes_execution_dist::overflows 0 0.00% 100.00% # number of active lanes per global memory instruction 2449system.cpu1.CUs1.gmem_lanes_execution_dist::min_value 1 # number of active lanes per global memory instruction 2450system.cpu1.CUs1.gmem_lanes_execution_dist::max_value 64 # number of active lanes per global memory instruction 2451system.cpu1.CUs1.gmem_lanes_execution_dist::total 18 # number of active lanes per global memory instruction 2452system.cpu1.CUs1.lmem_lanes_execution_dist::samples 6 # number of active lanes per local memory instruction 2453system.cpu1.CUs1.lmem_lanes_execution_dist::mean 19.333333 # number of active lanes per local memory instruction 2454system.cpu1.CUs1.lmem_lanes_execution_dist::stdev 22.384518 # number of active lanes per local memory instruction 2455system.cpu1.CUs1.lmem_lanes_execution_dist::underflows 0 0.00% 0.00% # number of active lanes per local memory instruction 2456system.cpu1.CUs1.lmem_lanes_execution_dist::1-4 1 16.67% 16.67% # number of active lanes per local memory instruction 2457system.cpu1.CUs1.lmem_lanes_execution_dist::5-8 0 0.00% 16.67% # number of active lanes per local memory instruction 2458system.cpu1.CUs1.lmem_lanes_execution_dist::9-12 1 16.67% 33.33% # number of active lanes per local memory instruction 2459system.cpu1.CUs1.lmem_lanes_execution_dist::13-16 3 50.00% 83.33% # number of active lanes per local memory instruction 2460system.cpu1.CUs1.lmem_lanes_execution_dist::17-20 0 0.00% 83.33% # number of active lanes per local memory instruction 2461system.cpu1.CUs1.lmem_lanes_execution_dist::21-24 0 0.00% 83.33% # number of active lanes per local memory instruction 2462system.cpu1.CUs1.lmem_lanes_execution_dist::25-28 0 0.00% 83.33% # number of active lanes per local memory instruction 2463system.cpu1.CUs1.lmem_lanes_execution_dist::29-32 0 0.00% 83.33% # number of active lanes per local memory instruction 2464system.cpu1.CUs1.lmem_lanes_execution_dist::33-36 0 0.00% 83.33% # number of active lanes per local memory instruction 2465system.cpu1.CUs1.lmem_lanes_execution_dist::37-40 0 0.00% 83.33% # number of active lanes per local memory instruction 2466system.cpu1.CUs1.lmem_lanes_execution_dist::41-44 0 0.00% 83.33% # number of active lanes per local memory instruction 2467system.cpu1.CUs1.lmem_lanes_execution_dist::45-48 0 0.00% 83.33% # number of active lanes per local memory instruction 2468system.cpu1.CUs1.lmem_lanes_execution_dist::49-52 0 0.00% 83.33% # number of active lanes per local memory instruction 2469system.cpu1.CUs1.lmem_lanes_execution_dist::53-56 0 0.00% 83.33% # number of active lanes per local memory instruction 2470system.cpu1.CUs1.lmem_lanes_execution_dist::57-60 0 0.00% 83.33% # number of active lanes per local memory instruction 2471system.cpu1.CUs1.lmem_lanes_execution_dist::61-64 1 16.67% 100.00% # number of active lanes per local memory instruction 2472system.cpu1.CUs1.lmem_lanes_execution_dist::overflows 0 0.00% 100.00% # number of active lanes per local memory instruction 2473system.cpu1.CUs1.lmem_lanes_execution_dist::min_value 1 # number of active lanes per local memory instruction 2474system.cpu1.CUs1.lmem_lanes_execution_dist::max_value 64 # number of active lanes per local memory instruction 2475system.cpu1.CUs1.lmem_lanes_execution_dist::total 6 # number of active lanes per local memory instruction 2476system.cpu1.CUs1.num_alu_insts_executed 118 # Number of dynamic non-GM memory insts executed 2477system.cpu1.CUs1.times_wg_blocked_due_vgpr_alloc 0 # Number of times WGs are blocked due to VGPR allocation per SIMD 2478system.cpu1.CUs1.num_CAS_ops 0 # number of compare and swap operations 2479system.cpu1.CUs1.num_failed_CAS_ops 0 # number of compare and swap operations that failed 2480system.cpu1.CUs1.num_completed_wfs 4 # number of completed wavefronts 2481system.cpu2.num_kernel_launched 1 # number of kernel launched 2482system.dir_cntrl0.L3CacheMemory.demand_hits 0 # Number of cache demand hits 2483system.dir_cntrl0.L3CacheMemory.demand_misses 0 # Number of cache demand misses 2484system.dir_cntrl0.L3CacheMemory.demand_accesses 0 # Number of cache demand accesses 2485system.dir_cntrl0.L3CacheMemory.num_data_array_writes 1600 # number of data array writes 2486system.dir_cntrl0.L3CacheMemory.num_tag_array_reads 1602 # number of tag array reads 2487system.dir_cntrl0.L3CacheMemory.num_tag_array_writes 1572 # number of tag array writes 2488system.dispatcher_coalescer.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2489system.dispatcher_coalescer.clk_domain.clock 1000 # Clock period in ticks 2490system.dispatcher_coalescer.uncoalesced_accesses 0 # Number of uncoalesced TLB accesses 2491system.dispatcher_coalescer.coalesced_accesses 0 # Number of coalesced TLB accesses 2492system.dispatcher_coalescer.queuing_cycles 0 # Number of cycles spent in queue 2493system.dispatcher_coalescer.local_queuing_cycles 0 # Number of cycles spent in queue for all incoming reqs 2494system.dispatcher_coalescer.local_latency nan # Avg. latency over all incoming pkts 2495system.dispatcher_tlb.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2496system.dispatcher_tlb.clk_domain.clock 1000 # Clock period in ticks 2497system.dispatcher_tlb.local_TLB_accesses 0 # Number of TLB accesses 2498system.dispatcher_tlb.local_TLB_hits 0 # Number of TLB hits 2499system.dispatcher_tlb.local_TLB_misses 0 # Number of TLB misses 2500system.dispatcher_tlb.local_TLB_miss_rate nan # TLB miss rate 2501system.dispatcher_tlb.global_TLB_accesses 0 # Number of TLB accesses 2502system.dispatcher_tlb.global_TLB_hits 0 # Number of TLB hits 2503system.dispatcher_tlb.global_TLB_misses 0 # Number of TLB misses 2504system.dispatcher_tlb.global_TLB_miss_rate nan # TLB miss rate 2505system.dispatcher_tlb.access_cycles 0 # Cycles spent accessing this TLB level 2506system.dispatcher_tlb.page_table_cycles 0 # Cycles spent accessing the page table 2507system.dispatcher_tlb.unique_pages 0 # Number of unique pages touched 2508system.dispatcher_tlb.local_cycles 0 # Number of cycles spent in queue for all incoming reqs 2509system.dispatcher_tlb.local_latency nan # Avg. latency over incoming coalesced reqs 2510system.dispatcher_tlb.avg_reuse_distance 0 # avg. reuse distance over all pages (in ticks) 2511system.l1_coalescer0.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2512system.l1_coalescer0.clk_domain.clock 1000 # Clock period in ticks 2513system.l1_coalescer0.uncoalesced_accesses 778 # Number of uncoalesced TLB accesses 2514system.l1_coalescer0.coalesced_accesses 0 # Number of coalesced TLB accesses 2515system.l1_coalescer0.queuing_cycles 0 # Number of cycles spent in queue 2516system.l1_coalescer0.local_queuing_cycles 0 # Number of cycles spent in queue for all incoming reqs 2517system.l1_coalescer0.local_latency 0 # Avg. latency over all incoming pkts 2518system.l1_coalescer1.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2519system.l1_coalescer1.clk_domain.clock 1000 # Clock period in ticks 2520system.l1_coalescer1.uncoalesced_accesses 769 # Number of uncoalesced TLB accesses 2521system.l1_coalescer1.coalesced_accesses 0 # Number of coalesced TLB accesses 2522system.l1_coalescer1.queuing_cycles 0 # Number of cycles spent in queue 2523system.l1_coalescer1.local_queuing_cycles 0 # Number of cycles spent in queue for all incoming reqs 2524system.l1_coalescer1.local_latency 0 # Avg. latency over all incoming pkts 2525system.l1_tlb0.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2526system.l1_tlb0.clk_domain.clock 1000 # Clock period in ticks 2527system.l1_tlb0.local_TLB_accesses 778 # Number of TLB accesses 2528system.l1_tlb0.local_TLB_hits 774 # Number of TLB hits 2529system.l1_tlb0.local_TLB_misses 4 # Number of TLB misses 2530system.l1_tlb0.local_TLB_miss_rate 0.514139 # TLB miss rate 2531system.l1_tlb0.global_TLB_accesses 778 # Number of TLB accesses 2532system.l1_tlb0.global_TLB_hits 774 # Number of TLB hits 2533system.l1_tlb0.global_TLB_misses 4 # Number of TLB misses 2534system.l1_tlb0.global_TLB_miss_rate 0.514139 # TLB miss rate 2535system.l1_tlb0.access_cycles 0 # Cycles spent accessing this TLB level 2536system.l1_tlb0.page_table_cycles 0 # Cycles spent accessing the page table 2537system.l1_tlb0.unique_pages 4 # Number of unique pages touched 2538system.l1_tlb0.local_cycles 0 # Number of cycles spent in queue for all incoming reqs 2539system.l1_tlb0.local_latency 0 # Avg. latency over incoming coalesced reqs 2540system.l1_tlb0.avg_reuse_distance 0 # avg. reuse distance over all pages (in ticks) 2541system.l1_tlb1.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2542system.l1_tlb1.clk_domain.clock 1000 # Clock period in ticks 2543system.l1_tlb1.local_TLB_accesses 769 # Number of TLB accesses 2544system.l1_tlb1.local_TLB_hits 766 # Number of TLB hits 2545system.l1_tlb1.local_TLB_misses 3 # Number of TLB misses 2546system.l1_tlb1.local_TLB_miss_rate 0.390117 # TLB miss rate 2547system.l1_tlb1.global_TLB_accesses 769 # Number of TLB accesses 2548system.l1_tlb1.global_TLB_hits 766 # Number of TLB hits 2549system.l1_tlb1.global_TLB_misses 3 # Number of TLB misses 2550system.l1_tlb1.global_TLB_miss_rate 0.390117 # TLB miss rate 2551system.l1_tlb1.access_cycles 0 # Cycles spent accessing this TLB level 2552system.l1_tlb1.page_table_cycles 0 # Cycles spent accessing the page table 2553system.l1_tlb1.unique_pages 3 # Number of unique pages touched 2554system.l1_tlb1.local_cycles 0 # Number of cycles spent in queue for all incoming reqs 2555system.l1_tlb1.local_latency 0 # Avg. latency over incoming coalesced reqs 2556system.l1_tlb1.avg_reuse_distance 0 # avg. reuse distance over all pages (in ticks) 2557system.l2_coalescer.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2558system.l2_coalescer.clk_domain.clock 1000 # Clock period in ticks 2559system.l2_coalescer.uncoalesced_accesses 8 # Number of uncoalesced TLB accesses 2560system.l2_coalescer.coalesced_accesses 1 # Number of coalesced TLB accesses 2561system.l2_coalescer.queuing_cycles 8000 # Number of cycles spent in queue 2562system.l2_coalescer.local_queuing_cycles 1000 # Number of cycles spent in queue for all incoming reqs 2563system.l2_coalescer.local_latency 125 # Avg. latency over all incoming pkts 2564system.l2_tlb.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2565system.l2_tlb.clk_domain.clock 1000 # Clock period in ticks 2566system.l2_tlb.local_TLB_accesses 8 # Number of TLB accesses 2567system.l2_tlb.local_TLB_hits 3 # Number of TLB hits 2568system.l2_tlb.local_TLB_misses 5 # Number of TLB misses 2569system.l2_tlb.local_TLB_miss_rate 62.500000 # TLB miss rate 2570system.l2_tlb.global_TLB_accesses 15 # Number of TLB accesses 2571system.l2_tlb.global_TLB_hits 3 # Number of TLB hits 2572system.l2_tlb.global_TLB_misses 12 # Number of TLB misses 2573system.l2_tlb.global_TLB_miss_rate 80 # TLB miss rate 2574system.l2_tlb.access_cycles 552008 # Cycles spent accessing this TLB level 2575system.l2_tlb.page_table_cycles 0 # Cycles spent accessing the page table 2576system.l2_tlb.unique_pages 5 # Number of unique pages touched 2577system.l2_tlb.local_cycles 69001 # Number of cycles spent in queue for all incoming reqs 2578system.l2_tlb.local_latency 8625.125000 # Avg. latency over incoming coalesced reqs 2579system.l2_tlb.avg_reuse_distance 0 # avg. reuse distance over all pages (in ticks) 2580system.l3_coalescer.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2581system.l3_coalescer.clk_domain.clock 1000 # Clock period in ticks 2582system.l3_coalescer.uncoalesced_accesses 5 # Number of uncoalesced TLB accesses 2583system.l3_coalescer.coalesced_accesses 1 # Number of coalesced TLB accesses 2584system.l3_coalescer.queuing_cycles 8000 # Number of cycles spent in queue 2585system.l3_coalescer.local_queuing_cycles 1000 # Number of cycles spent in queue for all incoming reqs 2586system.l3_coalescer.local_latency 200 # Avg. latency over all incoming pkts 2587system.l3_tlb.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2588system.l3_tlb.clk_domain.clock 1000 # Clock period in ticks 2589system.l3_tlb.local_TLB_accesses 5 # Number of TLB accesses 2590system.l3_tlb.local_TLB_hits 0 # Number of TLB hits 2591system.l3_tlb.local_TLB_misses 5 # Number of TLB misses 2592system.l3_tlb.local_TLB_miss_rate 100 # TLB miss rate 2593system.l3_tlb.global_TLB_accesses 12 # Number of TLB accesses 2594system.l3_tlb.global_TLB_hits 0 # Number of TLB hits 2595system.l3_tlb.global_TLB_misses 12 # Number of TLB misses 2596system.l3_tlb.global_TLB_miss_rate 100 # TLB miss rate 2597system.l3_tlb.access_cycles 1200000 # Cycles spent accessing this TLB level 2598system.l3_tlb.page_table_cycles 6000000 # Cycles spent accessing the page table 2599system.l3_tlb.unique_pages 5 # Number of unique pages touched 2600system.l3_tlb.local_cycles 150000 # Number of cycles spent in queue for all incoming reqs 2601system.l3_tlb.local_latency 30000 # Avg. latency over incoming coalesced reqs 2602system.l3_tlb.avg_reuse_distance 0 # avg. reuse distance over all pages (in ticks) 2603system.piobus.trans_dist::WriteReq 94 # Transaction distribution 2604system.piobus.trans_dist::WriteResp 94 # Transaction distribution 2605system.piobus.pkt_count_system.cp_cntrl0.sequencer.mem-master-port::system.cpu2.pio 188 # Packet count per connected master and slave (bytes) 2606system.piobus.pkt_count::total 188 # Packet count per connected master and slave (bytes) 2607system.piobus.pkt_size_system.cp_cntrl0.sequencer.mem-master-port::system.cpu2.pio 748 # Cumulative packet size per connected master and slave (bytes) 2608system.piobus.pkt_size::total 748 # Cumulative packet size per connected master and slave (bytes) 2609system.piobus.reqLayer0.occupancy 188000 # Layer occupancy (ticks) 2610system.piobus.reqLayer0.utilization 0.0 # Layer utilization (%) 2611system.piobus.respLayer0.occupancy 94000 # Layer occupancy (ticks) 2612system.piobus.respLayer0.utilization 0.0 # Layer utilization (%) 2613system.rb_cntrl0.cacheMemory.demand_hits 0 # Number of cache demand hits 2614system.rb_cntrl0.cacheMemory.demand_misses 0 # Number of cache demand misses 2615system.rb_cntrl0.cacheMemory.demand_accesses 0 # Number of cache demand accesses 2616system.rb_cntrl0.cacheMemory.num_tag_array_reads 1553 # number of tag array reads 2617system.rb_cntrl0.cacheMemory.num_tag_array_writes 3123 # number of tag array writes 2618system.reg_cntrl0.cacheMemory.demand_hits 0 # Number of cache demand hits 2619system.reg_cntrl0.cacheMemory.demand_misses 0 # Number of cache demand misses 2620system.reg_cntrl0.cacheMemory.demand_accesses 0 # Number of cache demand accesses 2621system.reg_cntrl0.cacheMemory.num_tag_array_reads 279 # number of tag array reads 2622system.reg_cntrl0.cacheMemory.num_tag_array_writes 279 # number of tag array writes 2623system.ruby.network.ext_links0.int_node.percent_links_utilized 0.122493 2624system.ruby.network.ext_links0.int_node.msg_count.Data::0 16 2625system.ruby.network.ext_links0.int_node.msg_count.Request_Control::0 1558 2626system.ruby.network.ext_links0.int_node.msg_count.Request_Control::5 279 2627system.ruby.network.ext_links0.int_node.msg_count.Request_Control::7 279 2628system.ruby.network.ext_links0.int_node.msg_count.Request_Control::8 8 2629system.ruby.network.ext_links0.int_node.msg_count.Response_Data::2 1577 2630system.ruby.network.ext_links0.int_node.msg_count.Response_Control::2 303 2631system.ruby.network.ext_links0.int_node.msg_count.Response_Control::4 34 2632system.ruby.network.ext_links0.int_node.msg_count.Writeback_Control::2 24 2633system.ruby.network.ext_links0.int_node.msg_count.Unblock_Control::4 1556 2634system.ruby.network.ext_links0.int_node.msg_bytes.Data::0 1152 2635system.ruby.network.ext_links0.int_node.msg_bytes.Request_Control::0 12464 2636system.ruby.network.ext_links0.int_node.msg_bytes.Request_Control::5 2232 2637system.ruby.network.ext_links0.int_node.msg_bytes.Request_Control::7 2232 2638system.ruby.network.ext_links0.int_node.msg_bytes.Request_Control::8 64 2639system.ruby.network.ext_links0.int_node.msg_bytes.Response_Data::2 113544 2640system.ruby.network.ext_links0.int_node.msg_bytes.Response_Control::2 2424 2641system.ruby.network.ext_links0.int_node.msg_bytes.Response_Control::4 272 2642system.ruby.network.ext_links0.int_node.msg_bytes.Writeback_Control::2 192 2643system.ruby.network.ext_links0.int_node.msg_bytes.Unblock_Control::4 12448 2644system.ruby.network.ext_links2.int_node.percent_links_utilized 0.185852 2645system.ruby.network.ext_links2.int_node.msg_count.Control::0 23 2646system.ruby.network.ext_links2.int_node.msg_count.Request_Control::0 3098 2647system.ruby.network.ext_links2.int_node.msg_count.Request_Control::7 274 2648system.ruby.network.ext_links2.int_node.msg_count.Request_Control::8 4 2649system.ruby.network.ext_links2.int_node.msg_count.Response_Data::2 1568 2650system.ruby.network.ext_links2.int_node.msg_count.Response_Control::2 281 2651system.ruby.network.ext_links2.int_node.msg_count.Response_Control::4 23 2652system.ruby.network.ext_links2.int_node.msg_count.Unblock_Control::4 3098 2653system.ruby.network.ext_links2.int_node.msg_bytes.Control::0 184 2654system.ruby.network.ext_links2.int_node.msg_bytes.Request_Control::0 24784 2655system.ruby.network.ext_links2.int_node.msg_bytes.Request_Control::7 2192 2656system.ruby.network.ext_links2.int_node.msg_bytes.Request_Control::8 32 2657system.ruby.network.ext_links2.int_node.msg_bytes.Response_Data::2 112896 2658system.ruby.network.ext_links2.int_node.msg_bytes.Response_Control::2 2248 2659system.ruby.network.ext_links2.int_node.msg_bytes.Response_Control::4 184 2660system.ruby.network.ext_links2.int_node.msg_bytes.Unblock_Control::4 24784 2661system.tcp_cntrl0.L1cache.demand_hits 0 # Number of cache demand hits 2662system.tcp_cntrl0.L1cache.demand_misses 0 # Number of cache demand misses 2663system.tcp_cntrl0.L1cache.demand_accesses 0 # Number of cache demand accesses 2664system.tcp_cntrl0.L1cache.num_data_array_reads 6 # number of data array reads 2665system.tcp_cntrl0.L1cache.num_data_array_writes 11 # number of data array writes 2666system.tcp_cntrl0.L1cache.num_tag_array_reads 1297 # number of tag array reads 2667system.tcp_cntrl0.L1cache.num_tag_array_writes 11 # number of tag array writes 2668system.tcp_cntrl0.L1cache.num_tag_array_stalls 1271 # number of stalls caused by tag array 2669system.tcp_cntrl0.L1cache.num_data_array_stalls 2 # number of stalls caused by data array 2670system.tcp_cntrl0.coalescer.gpu_tcp_ld_hits 0 # loads that hit in the TCP 2671system.tcp_cntrl0.coalescer.gpu_tcp_ld_transfers 0 # TCP to TCP load transfers 2672system.tcp_cntrl0.coalescer.gpu_tcc_ld_hits 0 # loads that hit in the TCC 2673system.tcp_cntrl0.coalescer.gpu_ld_misses 5 # loads that miss in the GPU 2674system.tcp_cntrl0.coalescer.gpu_tcp_st_hits 0 # stores that hit in the TCP 2675system.tcp_cntrl0.coalescer.gpu_tcp_st_transfers 0 # TCP to TCP store transfers 2676system.tcp_cntrl0.coalescer.gpu_tcc_st_hits 0 # stores that hit in the TCC 2677system.tcp_cntrl0.coalescer.gpu_st_misses 9 # stores that miss in the GPU 2678system.tcp_cntrl0.coalescer.cp_tcp_ld_hits 0 # loads that hit in the TCP 2679system.tcp_cntrl0.coalescer.cp_tcp_ld_transfers 0 # TCP to TCP load transfers 2680system.tcp_cntrl0.coalescer.cp_tcc_ld_hits 0 # loads that hit in the TCC 2681system.tcp_cntrl0.coalescer.cp_ld_misses 0 # loads that miss in the GPU 2682system.tcp_cntrl0.coalescer.cp_tcp_st_hits 0 # stores that hit in the TCP 2683system.tcp_cntrl0.coalescer.cp_tcp_st_transfers 0 # TCP to TCP store transfers 2684system.tcp_cntrl0.coalescer.cp_tcc_st_hits 0 # stores that hit in the TCC 2685system.tcp_cntrl0.coalescer.cp_st_misses 0 # stores that miss in the GPU 2686system.ruby.network.ext_links4.int_node.percent_links_utilized 0.003510 2687system.ruby.network.ext_links4.int_node.msg_count.Control::0 11 2688system.ruby.network.ext_links4.int_node.msg_count.Data::0 34 2689system.ruby.network.ext_links4.int_node.msg_count.Data::1 18 2690system.ruby.network.ext_links4.int_node.msg_count.Request_Control::0 16 2691system.ruby.network.ext_links4.int_node.msg_count.Request_Control::1 9 2692system.ruby.network.ext_links4.int_node.msg_count.Request_Control::7 5 2693system.ruby.network.ext_links4.int_node.msg_count.Request_Control::8 4 2694system.ruby.network.ext_links4.int_node.msg_count.Response_Data::2 9 2695system.ruby.network.ext_links4.int_node.msg_count.Response_Data::3 11 2696system.ruby.network.ext_links4.int_node.msg_count.Response_Control::2 22 2697system.ruby.network.ext_links4.int_node.msg_count.Response_Control::4 11 2698system.ruby.network.ext_links4.int_node.msg_count.Writeback_Control::2 16 2699system.ruby.network.ext_links4.int_node.msg_count.Writeback_Control::3 16 2700system.ruby.network.ext_links4.int_node.msg_count.Unblock_Control::4 32 2701system.ruby.network.ext_links4.int_node.msg_bytes.Control::0 88 2702system.ruby.network.ext_links4.int_node.msg_bytes.Data::0 2448 2703system.ruby.network.ext_links4.int_node.msg_bytes.Data::1 1296 2704system.ruby.network.ext_links4.int_node.msg_bytes.Request_Control::0 128 2705system.ruby.network.ext_links4.int_node.msg_bytes.Request_Control::1 72 2706system.ruby.network.ext_links4.int_node.msg_bytes.Request_Control::7 40 2707system.ruby.network.ext_links4.int_node.msg_bytes.Request_Control::8 32 2708system.ruby.network.ext_links4.int_node.msg_bytes.Response_Data::2 648 2709system.ruby.network.ext_links4.int_node.msg_bytes.Response_Data::3 792 2710system.ruby.network.ext_links4.int_node.msg_bytes.Response_Control::2 176 2711system.ruby.network.ext_links4.int_node.msg_bytes.Response_Control::4 88 2712system.ruby.network.ext_links4.int_node.msg_bytes.Writeback_Control::2 128 2713system.ruby.network.ext_links4.int_node.msg_bytes.Writeback_Control::3 128 2714system.ruby.network.ext_links4.int_node.msg_bytes.Unblock_Control::4 256 2715system.tcp_cntrl1.L1cache.demand_hits 0 # Number of cache demand hits 2716system.tcp_cntrl1.L1cache.demand_misses 0 # Number of cache demand misses 2717system.tcp_cntrl1.L1cache.demand_accesses 0 # Number of cache demand accesses 2718system.tcp_cntrl1.L1cache.num_data_array_reads 6 # number of data array reads 2719system.tcp_cntrl1.L1cache.num_data_array_writes 11 # number of data array writes 2720system.tcp_cntrl1.L1cache.num_tag_array_reads 1297 # number of tag array reads 2721system.tcp_cntrl1.L1cache.num_tag_array_writes 11 # number of tag array writes 2722system.tcp_cntrl1.L1cache.num_tag_array_stalls 1271 # number of stalls caused by tag array 2723system.tcp_cntrl1.L1cache.num_data_array_stalls 2 # number of stalls caused by data array 2724system.tcp_cntrl1.coalescer.gpu_tcp_ld_hits 0 # loads that hit in the TCP 2725system.tcp_cntrl1.coalescer.gpu_tcp_ld_transfers 0 # TCP to TCP load transfers 2726system.tcp_cntrl1.coalescer.gpu_tcc_ld_hits 0 # loads that hit in the TCC 2727system.tcp_cntrl1.coalescer.gpu_ld_misses 5 # loads that miss in the GPU 2728system.tcp_cntrl1.coalescer.gpu_tcp_st_hits 0 # stores that hit in the TCP 2729system.tcp_cntrl1.coalescer.gpu_tcp_st_transfers 0 # TCP to TCP store transfers 2730system.tcp_cntrl1.coalescer.gpu_tcc_st_hits 0 # stores that hit in the TCC 2731system.tcp_cntrl1.coalescer.gpu_st_misses 9 # stores that miss in the GPU 2732system.tcp_cntrl1.coalescer.cp_tcp_ld_hits 0 # loads that hit in the TCP 2733system.tcp_cntrl1.coalescer.cp_tcp_ld_transfers 0 # TCP to TCP load transfers 2734system.tcp_cntrl1.coalescer.cp_tcc_ld_hits 0 # loads that hit in the TCC 2735system.tcp_cntrl1.coalescer.cp_ld_misses 0 # loads that miss in the GPU 2736system.tcp_cntrl1.coalescer.cp_tcp_st_hits 0 # stores that hit in the TCP 2737system.tcp_cntrl1.coalescer.cp_tcp_st_transfers 0 # TCP to TCP store transfers 2738system.tcp_cntrl1.coalescer.cp_tcc_st_hits 0 # stores that hit in the TCC 2739system.tcp_cntrl1.coalescer.cp_st_misses 0 # stores that miss in the GPU 2740system.sqc_cntrl0.L1cache.demand_hits 0 # Number of cache demand hits 2741system.sqc_cntrl0.L1cache.demand_misses 0 # Number of cache demand misses 2742system.sqc_cntrl0.L1cache.demand_accesses 0 # Number of cache demand accesses 2743system.sqc_cntrl0.L1cache.num_data_array_reads 86 # number of data array reads 2744system.sqc_cntrl0.L1cache.num_tag_array_reads 91 # number of tag array reads 2745system.sqc_cntrl0.L1cache.num_tag_array_writes 10 # number of tag array writes 2746system.sqc_cntrl0.sequencer.load_waiting_on_load 98 # Number of times a load aliased with a pending load 2747system.tcc_cntrl0.L2cache.demand_hits 0 # Number of cache demand hits 2748system.tcc_cntrl0.L2cache.demand_misses 0 # Number of cache demand misses 2749system.tcc_cntrl0.L2cache.demand_accesses 0 # Number of cache demand accesses 2750system.tcc_cntrl0.L2cache.num_data_array_writes 9 # number of data array writes 2751system.tcc_cntrl0.L2cache.num_tag_array_reads 45 # number of tag array reads 2752system.tcc_cntrl0.L2cache.num_tag_array_writes 21 # number of tag array writes 2753system.tcc_rb_cntrl0.cacheMemory.demand_hits 0 # Number of cache demand hits 2754system.tcc_rb_cntrl0.cacheMemory.demand_misses 0 # Number of cache demand misses 2755system.tcc_rb_cntrl0.cacheMemory.demand_accesses 0 # Number of cache demand accesses 2756system.tcc_rb_cntrl0.cacheMemory.num_tag_array_reads 29 # number of tag array reads 2757system.tcc_rb_cntrl0.cacheMemory.num_tag_array_writes 89 # number of tag array writes 2758system.tcc_rb_cntrl0.cacheMemory.num_tag_array_stalls 20 # number of stalls caused by tag array 2759system.ruby.network.msg_count.Control 34 2760system.ruby.network.msg_count.Data 68 2761system.ruby.network.msg_count.Request_Control 5534 2762system.ruby.network.msg_count.Response_Data 3165 2763system.ruby.network.msg_count.Response_Control 674 2764system.ruby.network.msg_count.Writeback_Control 56 2765system.ruby.network.msg_count.Unblock_Control 4686 2766system.ruby.network.msg_byte.Control 272 2767system.ruby.network.msg_byte.Data 4896 2768system.ruby.network.msg_byte.Request_Control 44272 2769system.ruby.network.msg_byte.Response_Data 227880 2770system.ruby.network.msg_byte.Response_Control 5392 2771system.ruby.network.msg_byte.Writeback_Control 448 2772system.ruby.network.msg_byte.Unblock_Control 37488 2773system.sqc_coalescer.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2774system.sqc_coalescer.clk_domain.clock 1000 # Clock period in ticks 2775system.sqc_coalescer.uncoalesced_accesses 86 # Number of uncoalesced TLB accesses 2776system.sqc_coalescer.coalesced_accesses 66 # Number of coalesced TLB accesses 2777system.sqc_coalescer.queuing_cycles 288000 # Number of cycles spent in queue 2778system.sqc_coalescer.local_queuing_cycles 288000 # Number of cycles spent in queue for all incoming reqs 2779system.sqc_coalescer.local_latency 3348.837209 # Avg. latency over all incoming pkts 2780system.sqc_tlb.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2781system.sqc_tlb.clk_domain.clock 1000 # Clock period in ticks 2782system.sqc_tlb.local_TLB_accesses 66 # Number of TLB accesses 2783system.sqc_tlb.local_TLB_hits 65 # Number of TLB hits 2784system.sqc_tlb.local_TLB_misses 1 # Number of TLB misses 2785system.sqc_tlb.local_TLB_miss_rate 1.515152 # TLB miss rate 2786system.sqc_tlb.global_TLB_accesses 86 # Number of TLB accesses 2787system.sqc_tlb.global_TLB_hits 78 # Number of TLB hits 2788system.sqc_tlb.global_TLB_misses 8 # Number of TLB misses 2789system.sqc_tlb.global_TLB_miss_rate 9.302326 # TLB miss rate 2790system.sqc_tlb.access_cycles 86008 # Cycles spent accessing this TLB level 2791system.sqc_tlb.page_table_cycles 0 # Cycles spent accessing the page table 2792system.sqc_tlb.unique_pages 1 # Number of unique pages touched 2793system.sqc_tlb.local_cycles 66001 # Number of cycles spent in queue for all incoming reqs 2794system.sqc_tlb.local_latency 1000.015152 # Avg. latency over incoming coalesced reqs 2795system.sqc_tlb.avg_reuse_distance 0 # avg. reuse distance over all pages (in ticks) 2796system.ruby.network.ext_links0.int_node.throttle0.link_utilization 0.091873 2797system.ruby.network.ext_links0.int_node.throttle0.msg_count.Data::0 16 2798system.ruby.network.ext_links0.int_node.throttle0.msg_count.Request_Control::0 1279 2799system.ruby.network.ext_links0.int_node.throttle0.msg_count.Request_Control::5 279 2800system.ruby.network.ext_links0.int_node.throttle0.msg_count.Response_Data::2 19 2801system.ruby.network.ext_links0.int_node.throttle0.msg_count.Response_Control::2 17 2802system.ruby.network.ext_links0.int_node.throttle0.msg_count.Unblock_Control::4 1556 2803system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Data::0 1152 2804system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Request_Control::0 10232 2805system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Request_Control::5 2232 2806system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Response_Data::2 1368 2807system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Response_Control::2 136 2808system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Unblock_Control::4 12448 2809system.ruby.network.ext_links0.int_node.throttle1.link_utilization 0.015277 2810system.ruby.network.ext_links0.int_node.throttle1.msg_count.Request_Control::0 279 2811system.ruby.network.ext_links0.int_node.throttle1.msg_count.Response_Control::2 286 2812system.ruby.network.ext_links0.int_node.throttle1.msg_count.Writeback_Control::2 8 2813system.ruby.network.ext_links0.int_node.throttle1.msg_bytes.Request_Control::0 2232 2814system.ruby.network.ext_links0.int_node.throttle1.msg_bytes.Response_Control::2 2288 2815system.ruby.network.ext_links0.int_node.throttle1.msg_bytes.Writeback_Control::2 64 2816system.ruby.network.ext_links0.int_node.throttle2.link_utilization 0.379702 2817system.ruby.network.ext_links0.int_node.throttle2.msg_count.Request_Control::7 274 2818system.ruby.network.ext_links0.int_node.throttle2.msg_count.Request_Control::8 4 2819system.ruby.network.ext_links0.int_node.throttle2.msg_count.Response_Data::2 1549 2820system.ruby.network.ext_links0.int_node.throttle2.msg_count.Response_Control::4 23 2821system.ruby.network.ext_links0.int_node.throttle2.msg_bytes.Request_Control::7 2192 2822system.ruby.network.ext_links0.int_node.throttle2.msg_bytes.Request_Control::8 32 2823system.ruby.network.ext_links0.int_node.throttle2.msg_bytes.Response_Data::2 111528 2824system.ruby.network.ext_links0.int_node.throttle2.msg_bytes.Response_Control::4 184 2825system.ruby.network.ext_links0.int_node.throttle3.link_utilization 0.003119 2826system.ruby.network.ext_links0.int_node.throttle3.msg_count.Request_Control::7 5 2827system.ruby.network.ext_links0.int_node.throttle3.msg_count.Request_Control::8 4 2828system.ruby.network.ext_links0.int_node.throttle3.msg_count.Response_Data::2 9 2829system.ruby.network.ext_links0.int_node.throttle3.msg_count.Response_Control::4 11 2830system.ruby.network.ext_links0.int_node.throttle3.msg_count.Writeback_Control::2 16 2831system.ruby.network.ext_links0.int_node.throttle3.msg_bytes.Request_Control::7 40 2832system.ruby.network.ext_links0.int_node.throttle3.msg_bytes.Request_Control::8 32 2833system.ruby.network.ext_links0.int_node.throttle3.msg_bytes.Response_Data::2 648 2834system.ruby.network.ext_links0.int_node.throttle3.msg_bytes.Response_Control::4 88 2835system.ruby.network.ext_links0.int_node.throttle3.msg_bytes.Writeback_Control::2 128 2836system.ruby.network.ext_links2.int_node.throttle0.link_utilization 0.372290 2837system.ruby.network.ext_links2.int_node.throttle0.msg_count.Control::0 23 2838system.ruby.network.ext_links2.int_node.throttle0.msg_count.Response_Data::2 1549 2839system.ruby.network.ext_links2.int_node.throttle0.msg_bytes.Control::0 184 2840system.ruby.network.ext_links2.int_node.throttle0.msg_bytes.Response_Data::2 111528 2841system.ruby.network.ext_links2.int_node.throttle1.link_utilization 0.090620 2842system.ruby.network.ext_links2.int_node.throttle1.msg_count.Request_Control::0 1549 2843system.ruby.network.ext_links2.int_node.throttle1.msg_count.Request_Control::7 274 2844system.ruby.network.ext_links2.int_node.throttle1.msg_count.Request_Control::8 4 2845system.ruby.network.ext_links2.int_node.throttle1.msg_count.Response_Control::4 23 2846system.ruby.network.ext_links2.int_node.throttle1.msg_count.Unblock_Control::4 1549 2847system.ruby.network.ext_links2.int_node.throttle1.msg_bytes.Request_Control::0 12392 2848system.ruby.network.ext_links2.int_node.throttle1.msg_bytes.Request_Control::7 2192 2849system.ruby.network.ext_links2.int_node.throttle1.msg_bytes.Request_Control::8 32 2850system.ruby.network.ext_links2.int_node.throttle1.msg_bytes.Response_Control::4 184 2851system.ruby.network.ext_links2.int_node.throttle1.msg_bytes.Unblock_Control::4 12392 2852system.ruby.network.ext_links2.int_node.throttle2.link_utilization 0.094646 2853system.ruby.network.ext_links2.int_node.throttle2.msg_count.Request_Control::0 1549 2854system.ruby.network.ext_links2.int_node.throttle2.msg_count.Response_Data::2 19 2855system.ruby.network.ext_links2.int_node.throttle2.msg_count.Response_Control::2 281 2856system.ruby.network.ext_links2.int_node.throttle2.msg_count.Unblock_Control::4 1549 2857system.ruby.network.ext_links2.int_node.throttle2.msg_bytes.Request_Control::0 12392 2858system.ruby.network.ext_links2.int_node.throttle2.msg_bytes.Response_Data::2 1368 2859system.ruby.network.ext_links2.int_node.throttle2.msg_bytes.Response_Control::2 2248 2860system.ruby.network.ext_links2.int_node.throttle2.msg_bytes.Unblock_Control::4 12392 2861system.ruby.network.ext_links4.int_node.throttle0.link_utilization 0.000933 2862system.ruby.network.ext_links4.int_node.throttle0.msg_count.Response_Data::3 3 2863system.ruby.network.ext_links4.int_node.throttle0.msg_count.Writeback_Control::3 8 2864system.ruby.network.ext_links4.int_node.throttle0.msg_bytes.Response_Data::3 216 2865system.ruby.network.ext_links4.int_node.throttle0.msg_bytes.Writeback_Control::3 64 2866system.ruby.network.ext_links4.int_node.throttle1.link_utilization 0.000933 2867system.ruby.network.ext_links4.int_node.throttle1.msg_count.Response_Data::3 3 2868system.ruby.network.ext_links4.int_node.throttle1.msg_count.Writeback_Control::3 8 2869system.ruby.network.ext_links4.int_node.throttle1.msg_bytes.Response_Data::3 216 2870system.ruby.network.ext_links4.int_node.throttle1.msg_bytes.Writeback_Control::3 64 2871system.ruby.network.ext_links4.int_node.throttle2.link_utilization 0.007438 2872system.ruby.network.ext_links4.int_node.throttle2.msg_count.Control::0 11 2873system.ruby.network.ext_links4.int_node.throttle2.msg_count.Data::1 18 2874system.ruby.network.ext_links4.int_node.throttle2.msg_count.Request_Control::1 9 2875system.ruby.network.ext_links4.int_node.throttle2.msg_count.Response_Data::2 9 2876system.ruby.network.ext_links4.int_node.throttle2.msg_count.Writeback_Control::2 16 2877system.ruby.network.ext_links4.int_node.throttle2.msg_bytes.Control::0 88 2878system.ruby.network.ext_links4.int_node.throttle2.msg_bytes.Data::1 1296 2879system.ruby.network.ext_links4.int_node.throttle2.msg_bytes.Request_Control::1 72 2880system.ruby.network.ext_links4.int_node.throttle2.msg_bytes.Response_Data::2 648 2881system.ruby.network.ext_links4.int_node.throttle2.msg_bytes.Writeback_Control::2 128 2882system.ruby.network.ext_links4.int_node.throttle3.link_utilization 0.001200 2883system.ruby.network.ext_links4.int_node.throttle3.msg_count.Response_Data::3 5 2884system.ruby.network.ext_links4.int_node.throttle3.msg_bytes.Response_Data::3 360 2885system.ruby.network.ext_links4.int_node.throttle4.link_utilization 0.005705 2886system.ruby.network.ext_links4.int_node.throttle4.msg_count.Data::0 18 2887system.ruby.network.ext_links4.int_node.throttle4.msg_count.Request_Control::0 7 2888system.ruby.network.ext_links4.int_node.throttle4.msg_count.Request_Control::7 5 2889system.ruby.network.ext_links4.int_node.throttle4.msg_count.Request_Control::8 4 2890system.ruby.network.ext_links4.int_node.throttle4.msg_count.Response_Control::4 11 2891system.ruby.network.ext_links4.int_node.throttle4.msg_count.Unblock_Control::4 25 2892system.ruby.network.ext_links4.int_node.throttle4.msg_bytes.Data::0 1296 2893system.ruby.network.ext_links4.int_node.throttle4.msg_bytes.Request_Control::0 56 2894system.ruby.network.ext_links4.int_node.throttle4.msg_bytes.Request_Control::7 40 2895system.ruby.network.ext_links4.int_node.throttle4.msg_bytes.Request_Control::8 32 2896system.ruby.network.ext_links4.int_node.throttle4.msg_bytes.Response_Control::4 88 2897system.ruby.network.ext_links4.int_node.throttle4.msg_bytes.Unblock_Control::4 200 2898system.ruby.network.ext_links4.int_node.throttle5.link_utilization 0.004852 2899system.ruby.network.ext_links4.int_node.throttle5.msg_count.Data::0 16 2900system.ruby.network.ext_links4.int_node.throttle5.msg_count.Request_Control::0 9 2901system.ruby.network.ext_links4.int_node.throttle5.msg_count.Response_Control::2 22 2902system.ruby.network.ext_links4.int_node.throttle5.msg_count.Unblock_Control::4 7 2903system.ruby.network.ext_links4.int_node.throttle5.msg_bytes.Data::0 1152 2904system.ruby.network.ext_links4.int_node.throttle5.msg_bytes.Request_Control::0 72 2905system.ruby.network.ext_links4.int_node.throttle5.msg_bytes.Response_Control::2 176 2906system.ruby.network.ext_links4.int_node.throttle5.msg_bytes.Unblock_Control::4 56 2907system.ruby.CorePair_Controller.C0_Load_L1miss 193 0.00% 0.00% 2908system.ruby.CorePair_Controller.C0_Load_L1hit 16142 0.00% 0.00% 2909system.ruby.CorePair_Controller.Ifetch0_L1hit 85994 0.00% 0.00% 2910system.ruby.CorePair_Controller.Ifetch0_L1miss 1101 0.00% 0.00% 2911system.ruby.CorePair_Controller.C0_Store_L1miss 327 0.00% 0.00% 2912system.ruby.CorePair_Controller.C0_Store_L1hit 10446 0.00% 0.00% 2913system.ruby.CorePair_Controller.NB_AckS 1047 0.00% 0.00% 2914system.ruby.CorePair_Controller.NB_AckM 329 0.00% 0.00% 2915system.ruby.CorePair_Controller.NB_AckE 173 0.00% 0.00% 2916system.ruby.CorePair_Controller.L1I_Repl 602 0.00% 0.00% 2917system.ruby.CorePair_Controller.L1D0_Repl 28 0.00% 0.00% 2918system.ruby.CorePair_Controller.L2_to_L1D0 7 0.00% 0.00% 2919system.ruby.CorePair_Controller.L2_to_L1I 67 0.00% 0.00% 2920system.ruby.CorePair_Controller.PrbInvData 15 0.00% 0.00% 2921system.ruby.CorePair_Controller.PrbInvDataDemand 2 0.00% 0.00% 2922system.ruby.CorePair_Controller.PrbShrData 4 0.00% 0.00% 2923system.ruby.CorePair_Controller.PrbShrDataDemand 2 0.00% 0.00% 2924system.ruby.CorePair_Controller.I.C0_Load_L1miss 186 0.00% 0.00% 2925system.ruby.CorePair_Controller.I.Ifetch0_L1miss 1034 0.00% 0.00% 2926system.ruby.CorePair_Controller.I.C0_Store_L1miss 325 0.00% 0.00% 2927system.ruby.CorePair_Controller.I.PrbInvDataDemand 1 0.00% 0.00% 2928system.ruby.CorePair_Controller.S.C0_Load_L1hit 643 0.00% 0.00% 2929system.ruby.CorePair_Controller.S.Ifetch0_L1hit 85994 0.00% 0.00% 2930system.ruby.CorePair_Controller.S.Ifetch0_L1miss 67 0.00% 0.00% 2931system.ruby.CorePair_Controller.S.C0_Store_L1hit 4 0.00% 0.00% 2932system.ruby.CorePair_Controller.S.L1I_Repl 602 0.00% 0.00% 2933system.ruby.CorePair_Controller.E0.C0_Load_L1miss 2 0.00% 0.00% 2934system.ruby.CorePair_Controller.E0.C0_Load_L1hit 2728 0.00% 0.00% 2935system.ruby.CorePair_Controller.E0.C0_Store_L1hit 50 0.00% 0.00% 2936system.ruby.CorePair_Controller.E0.L1D0_Repl 16 0.00% 0.00% 2937system.ruby.CorePair_Controller.E0.PrbInvData 1 0.00% 0.00% 2938system.ruby.CorePair_Controller.E0.PrbShrData 1 0.00% 0.00% 2939system.ruby.CorePair_Controller.E0.PrbShrDataDemand 1 0.00% 0.00% 2940system.ruby.CorePair_Controller.O.PrbInvData 4 0.00% 0.00% 2941system.ruby.CorePair_Controller.M0.C0_Load_L1miss 5 0.00% 0.00% 2942system.ruby.CorePair_Controller.M0.C0_Load_L1hit 12771 0.00% 0.00% 2943system.ruby.CorePair_Controller.M0.C0_Store_L1miss 2 0.00% 0.00% 2944system.ruby.CorePair_Controller.M0.C0_Store_L1hit 10392 0.00% 0.00% 2945system.ruby.CorePair_Controller.M0.L1D0_Repl 12 0.00% 0.00% 2946system.ruby.CorePair_Controller.M0.PrbInvData 10 0.00% 0.00% 2947system.ruby.CorePair_Controller.M0.PrbInvDataDemand 1 0.00% 0.00% 2948system.ruby.CorePair_Controller.M0.PrbShrData 3 0.00% 0.00% 2949system.ruby.CorePair_Controller.M0.PrbShrDataDemand 1 0.00% 0.00% 2950system.ruby.CorePair_Controller.I_M0.NB_AckM 325 0.00% 0.00% 2951system.ruby.CorePair_Controller.I_E0S.NB_AckS 13 0.00% 0.00% 2952system.ruby.CorePair_Controller.I_E0S.NB_AckE 173 0.00% 0.00% 2953system.ruby.CorePair_Controller.Si_F0.L2_to_L1I 67 0.00% 0.00% 2954system.ruby.CorePair_Controller.S_M0.NB_AckM 4 0.00% 0.00% 2955system.ruby.CorePair_Controller.S0.NB_AckS 1034 0.00% 0.00% 2956system.ruby.CorePair_Controller.E0_F.L2_to_L1D0 2 0.00% 0.00% 2957system.ruby.CorePair_Controller.M0_F.L2_to_L1D0 5 0.00% 0.00% 2958system.ruby.Directory_Controller.RdBlkS 190 0.00% 0.00% 2959system.ruby.Directory_Controller.RdBlkM 31 0.00% 0.00% 2960system.ruby.Directory_Controller.RdBlk 56 0.00% 0.00% 2961system.ruby.Directory_Controller.WriteThrough 1 0.00% 0.00% 2962system.ruby.Directory_Controller.Atomic 1 0.00% 0.00% 2963system.ruby.Directory_Controller.RdBlkSP 844 0.00% 0.00% 2964system.ruby.Directory_Controller.RdBlkMP 298 0.00% 0.00% 2965system.ruby.Directory_Controller.RdBlkP 137 0.00% 0.00% 2966system.ruby.Directory_Controller.WriteThroughP 15 0.00% 0.00% 2967system.ruby.Directory_Controller.AtomicP 1 0.00% 0.00% 2968system.ruby.Directory_Controller.CPUPrbResp 28 0.00% 0.00% 2969system.ruby.Directory_Controller.LastCPUPrbResp 8 0.00% 0.00% 2970system.ruby.Directory_Controller.ProbeAcksComplete 271 0.00% 0.00% 2971system.ruby.Directory_Controller.L3Hit 11 0.00% 0.00% 2972system.ruby.Directory_Controller.MemData 1563 0.00% 0.00% 2973system.ruby.Directory_Controller.CoreUnblock 1556 0.00% 0.00% 2974system.ruby.Directory_Controller.UnblockWriteThrough 18 0.00% 0.00% 2975system.ruby.Directory_Controller.U.RdBlkS 190 0.00% 0.00% 2976system.ruby.Directory_Controller.U.RdBlkM 31 0.00% 0.00% 2977system.ruby.Directory_Controller.U.RdBlk 56 0.00% 0.00% 2978system.ruby.Directory_Controller.U.WriteThrough 1 0.00% 0.00% 2979system.ruby.Directory_Controller.U.Atomic 1 0.00% 0.00% 2980system.ruby.Directory_Controller.U.RdBlkSP 844 0.00% 0.00% 2981system.ruby.Directory_Controller.U.RdBlkMP 298 0.00% 0.00% 2982system.ruby.Directory_Controller.U.RdBlkP 137 0.00% 0.00% 2983system.ruby.Directory_Controller.U.WriteThroughP 15 0.00% 0.00% 2984system.ruby.Directory_Controller.U.AtomicP 1 0.00% 0.00% 2985system.ruby.Directory_Controller.U.CPUPrbResp 28 0.00% 0.00% 2986system.ruby.Directory_Controller.BS_M.MemData 1034 0.00% 0.00% 2987system.ruby.Directory_Controller.BM_M.MemData 347 0.00% 0.00% 2988system.ruby.Directory_Controller.B_M.L3Hit 11 0.00% 0.00% 2989system.ruby.Directory_Controller.B_M.MemData 180 0.00% 0.00% 2990system.ruby.Directory_Controller.BS_PM.ProbeAcksComplete 190 0.00% 0.00% 2991system.ruby.Directory_Controller.BM_PM.LastCPUPrbResp 4 0.00% 0.00% 2992system.ruby.Directory_Controller.BM_PM.ProbeAcksComplete 29 0.00% 0.00% 2993system.ruby.Directory_Controller.B_PM.LastCPUPrbResp 2 0.00% 0.00% 2994system.ruby.Directory_Controller.B_PM.ProbeAcksComplete 52 0.00% 0.00% 2995system.ruby.Directory_Controller.B_PM.MemData 2 0.00% 0.00% 2996system.ruby.Directory_Controller.B_Pm.LastCPUPrbResp 2 0.00% 0.00% 2997system.ruby.Directory_Controller.B.CoreUnblock 1556 0.00% 0.00% 2998system.ruby.Directory_Controller.B.UnblockWriteThrough 18 0.00% 0.00% 2999system.ruby.RegionBuffer_Controller.CPURead \| 1220 99.43% 99.43% \| 7 0.57% 100.00% 3000system.ruby.RegionBuffer_Controller.CPURead::total 1227 3001system.ruby.RegionBuffer_Controller.CPUWrite \| 331 89.95% 89.95% \| 37 10.05% 100.00% 3002system.ruby.RegionBuffer_Controller.CPUWrite::total 368 3003system.ruby.RegionBuffer_Controller.PrivateNotify \| 272 98.91% 98.91% \| 3 1.09% 100.00% 3004system.ruby.RegionBuffer_Controller.PrivateNotify::total 275 3005system.ruby.RegionBuffer_Controller.SharedNotify \| 2 50.00% 50.00% \| 2 50.00% 100.00% 3006system.ruby.RegionBuffer_Controller.SharedNotify::total 4 3007system.ruby.RegionBuffer_Controller.InvRegion \| 2 50.00% 50.00% \| 2 50.00% 100.00% 3008system.ruby.RegionBuffer_Controller.InvRegion::total 4 3009system.ruby.RegionBuffer_Controller.DowngradeRegion \| 2 50.00% 50.00% \| 2 50.00% 100.00% 3010system.ruby.RegionBuffer_Controller.DowngradeRegion::total 4 3011system.ruby.RegionBuffer_Controller.InvAck \| 23 67.65% 67.65% \| 11 32.35% 100.00% 3012system.ruby.RegionBuffer_Controller.InvAck::total 34 3013system.ruby.RegionBuffer_Controller.DoneAck \| 1572 96.26% 96.26% \| 61 3.74% 100.00% 3014system.ruby.RegionBuffer_Controller.DoneAck::total 1633 3015system.ruby.RegionBuffer_Controller.AllOutstanding \| 6 54.55% 54.55% \| 5 45.45% 100.00% 3016system.ruby.RegionBuffer_Controller.AllOutstanding::total 11 3017system.ruby.RegionBuffer_Controller.Evict \| 64 66.67% 66.67% \| 32 33.33% 100.00% 3018system.ruby.RegionBuffer_Controller.Evict::total 96 3019system.ruby.RegionBuffer_Controller.LastAck_PrbResp \| 4 50.00% 50.00% \| 4 50.00% 100.00% 3020system.ruby.RegionBuffer_Controller.LastAck_PrbResp::total 8 3021system.ruby.RegionBuffer_Controller.StallAccess \| 0 0.00% 0.00% \| 16 100.00% 100.00% 3022system.ruby.RegionBuffer_Controller.StallAccess::total 16 3023system.ruby.RegionBuffer_Controller.NP.CPURead \| 243 98.78% 98.78% \| 3 1.22% 100.00% 3024system.ruby.RegionBuffer_Controller.NP.CPURead::total 246 3025system.ruby.RegionBuffer_Controller.NP.CPUWrite \| 29 96.67% 96.67% \| 1 3.33% 100.00% 3026system.ruby.RegionBuffer_Controller.NP.CPUWrite::total 30 3027system.ruby.RegionBuffer_Controller.P.CPURead \| 965 99.59% 99.59% \| 4 0.41% 100.00% 3028system.ruby.RegionBuffer_Controller.P.CPURead::total 969 3029system.ruby.RegionBuffer_Controller.P.CPUWrite \| 298 94.90% 94.90% \| 16 5.10% 100.00% 3030system.ruby.RegionBuffer_Controller.P.CPUWrite::total 314 3031system.ruby.RegionBuffer_Controller.P.InvRegion \| 1 100.00% 100.00% \| 0 0.00% 100.00% 3032system.ruby.RegionBuffer_Controller.P.InvRegion::total 1 3033system.ruby.RegionBuffer_Controller.P.DowngradeRegion \| 2 50.00% 50.00% \| 2 50.00% 100.00% 3034system.ruby.RegionBuffer_Controller.P.DowngradeRegion::total 4 3035system.ruby.RegionBuffer_Controller.P.DoneAck \| 1535 98.52% 98.52% \| 23 1.48% 100.00% 3036system.ruby.RegionBuffer_Controller.P.DoneAck::total 1558 3037system.ruby.RegionBuffer_Controller.P.StallAccess \| 0 0.00% 0.00% \| 15 100.00% 100.00% 3038system.ruby.RegionBuffer_Controller.P.StallAccess::total 15 3039system.ruby.RegionBuffer_Controller.S.CPURead \| 12 100.00% 100.00% \| 0 0.00% 100.00% 3040system.ruby.RegionBuffer_Controller.S.CPURead::total 12 3041system.ruby.RegionBuffer_Controller.S.CPUWrite \| 2 66.67% 66.67% \| 1 33.33% 100.00% 3042system.ruby.RegionBuffer_Controller.S.CPUWrite::total 3 3043system.ruby.RegionBuffer_Controller.S.InvRegion \| 1 33.33% 33.33% \| 2 66.67% 100.00% 3044system.ruby.RegionBuffer_Controller.S.InvRegion::total 3 3045system.ruby.RegionBuffer_Controller.S.DoneAck \| 14 87.50% 87.50% \| 2 12.50% 100.00% 3046system.ruby.RegionBuffer_Controller.S.DoneAck::total 16 3047system.ruby.RegionBuffer_Controller.NP_PS.PrivateNotify \| 270 99.26% 99.26% \| 2 0.74% 100.00% 3048system.ruby.RegionBuffer_Controller.NP_PS.PrivateNotify::total 272 3049system.ruby.RegionBuffer_Controller.NP_PS.SharedNotify \| 2 50.00% 50.00% \| 2 50.00% 100.00% 3050system.ruby.RegionBuffer_Controller.NP_PS.SharedNotify::total 4 3051system.ruby.RegionBuffer_Controller.NP_PS.DoneAck \| 8 25.81% 25.81% \| 23 74.19% 100.00% 3052system.ruby.RegionBuffer_Controller.NP_PS.DoneAck::total 31 3053system.ruby.RegionBuffer_Controller.NP_PS.StallAccess \| 0 0.00% 0.00% \| 1 100.00% 100.00% 3054system.ruby.RegionBuffer_Controller.NP_PS.StallAccess::total 1 3055system.ruby.RegionBuffer_Controller.S_P.CPUWrite \| 0 0.00% 0.00% \| 18 100.00% 100.00% 3056system.ruby.RegionBuffer_Controller.S_P.CPUWrite::total 18 3057system.ruby.RegionBuffer_Controller.S_P.PrivateNotify \| 2 66.67% 66.67% \| 1 33.33% 100.00% 3058system.ruby.RegionBuffer_Controller.S_P.PrivateNotify::total 3 3059system.ruby.RegionBuffer_Controller.S_P.DoneAck \| 15 53.57% 53.57% \| 13 46.43% 100.00% 3060system.ruby.RegionBuffer_Controller.S_P.DoneAck::total 28 3061system.ruby.RegionBuffer_Controller.P_NP.InvAck \| 17 60.71% 60.71% \| 11 39.29% 100.00% 3062system.ruby.RegionBuffer_Controller.P_NP.InvAck::total 28 3063system.ruby.RegionBuffer_Controller.P_NP.Evict \| 32 50.00% 50.00% \| 32 50.00% 100.00% 3064system.ruby.RegionBuffer_Controller.P_NP.Evict::total 64 3065system.ruby.RegionBuffer_Controller.P_NP.LastAck_PrbResp \| 2 50.00% 50.00% \| 2 50.00% 100.00% 3066system.ruby.RegionBuffer_Controller.P_NP.LastAck_PrbResp::total 4 3067system.ruby.RegionBuffer_Controller.P_S.InvAck \| 6 100.00% 100.00% \| 0 0.00% 100.00% 3068system.ruby.RegionBuffer_Controller.P_S.InvAck::total 6 3069system.ruby.RegionBuffer_Controller.P_S.Evict \| 32 100.00% 100.00% \| 0 0.00% 100.00% 3070system.ruby.RegionBuffer_Controller.P_S.Evict::total 32 3071system.ruby.RegionBuffer_Controller.P_S.LastAck_PrbResp \| 2 50.00% 50.00% \| 2 50.00% 100.00% 3072system.ruby.RegionBuffer_Controller.P_S.LastAck_PrbResp::total 4 3073system.ruby.RegionBuffer_Controller.P_NP_O.AllOutstanding \| 2 50.00% 50.00% \| 2 50.00% 100.00% 3074system.ruby.RegionBuffer_Controller.P_NP_O.AllOutstanding::total 4 3075system.ruby.RegionBuffer_Controller.P_S_O.AllOutstanding \| 2 50.00% 50.00% \| 2 50.00% 100.00% 3076system.ruby.RegionBuffer_Controller.P_S_O.AllOutstanding::total 4 3077system.ruby.RegionBuffer_Controller.S_O.AllOutstanding \| 2 66.67% 66.67% \| 1 33.33% 100.00% 3078system.ruby.RegionBuffer_Controller.S_O.AllOutstanding::total 3 3079system.ruby.RegionBuffer_Controller.SS_P.CPUWrite \| 2 66.67% 66.67% \| 1 33.33% 100.00% 3080system.ruby.RegionBuffer_Controller.SS_P.CPUWrite::total 3 3081system.ruby.RegionDir_Controller.SendInv 1 0.00% 0.00% 3082system.ruby.RegionDir_Controller.SendUpgrade 3 0.00% 0.00% 3083system.ruby.RegionDir_Controller.SendDowngrade 4 0.00% 0.00% 3084system.ruby.RegionDir_Controller.PrivateRequest 271 0.00% 0.00% 3085system.ruby.RegionDir_Controller.InvAckCore 4 0.00% 0.00% 3086system.ruby.RegionDir_Controller.InvAckCoreNoShare 4 0.00% 0.00% 3087system.ruby.RegionDir_Controller.CPUPrivateAck 278 0.00% 0.00% 3088system.ruby.RegionDir_Controller.LastAck 8 0.00% 0.00% 3089system.ruby.RegionDir_Controller.DirReadyAck 8 0.00% 0.00% 3090system.ruby.RegionDir_Controller.TriggerInv 4 0.00% 0.00% 3091system.ruby.RegionDir_Controller.TriggerDowngrade 4 0.00% 0.00% 3092system.ruby.RegionDir_Controller.NP.PrivateRequest 271 0.00% 0.00% 3093system.ruby.RegionDir_Controller.P.SendInv 1 0.00% 0.00% 3094system.ruby.RegionDir_Controller.P.SendDowngrade 4 0.00% 0.00% 3095system.ruby.RegionDir_Controller.S.SendUpgrade 3 0.00% 0.00% 3096system.ruby.RegionDir_Controller.NP_P.CPUPrivateAck 270 0.00% 0.00% 3097system.ruby.RegionDir_Controller.P_P.CPUPrivateAck 1 0.00% 0.00% 3098system.ruby.RegionDir_Controller.P_S.CPUPrivateAck 4 0.00% 0.00% 3099system.ruby.RegionDir_Controller.S_P.CPUPrivateAck 3 0.00% 0.00% 3100system.ruby.RegionDir_Controller.P_AS.InvAckCore 4 0.00% 0.00% 3101system.ruby.RegionDir_Controller.P_AS.LastAck 4 0.00% 0.00% 3102system.ruby.RegionDir_Controller.S_AP.InvAckCoreNoShare 3 0.00% 0.00% 3103system.ruby.RegionDir_Controller.S_AP.LastAck 3 0.00% 0.00% 3104system.ruby.RegionDir_Controller.P_AP.InvAckCoreNoShare 1 0.00% 0.00% 3105system.ruby.RegionDir_Controller.P_AP.LastAck 1 0.00% 0.00% 3106system.ruby.RegionDir_Controller.P_AP_W.DirReadyAck 1 0.00% 0.00% 3107system.ruby.RegionDir_Controller.P_AP_W.TriggerInv 1 0.00% 0.00% 3108system.ruby.RegionDir_Controller.P_AS_W.DirReadyAck 4 0.00% 0.00% 3109system.ruby.RegionDir_Controller.P_AS_W.TriggerDowngrade 4 0.00% 0.00% 3110system.ruby.RegionDir_Controller.S_AP_W.DirReadyAck 3 0.00% 0.00% 3111system.ruby.RegionDir_Controller.S_AP_W.TriggerInv 3 0.00% 0.00% 3112system.ruby.LD.latency_hist::bucket_size 64 3113system.ruby.LD.latency_hist::max_bucket 639 3114system.ruby.LD.latency_hist::samples 16335 3115system.ruby.LD.latency_hist::mean 2.844751 3116system.ruby.LD.latency_hist::gmean 1.060634 3117system.ruby.LD.latency_hist::stdev 17.742972 3118system.ruby.LD.latency_hist \| 16149 98.86% 98.86% \| 11 0.07% 98.93% \| 119 0.73% 99.66% \| 52 0.32% 99.98% \| 2 0.01% 99.99% \| 1 0.01% 99.99% \| 1 0.01% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3119system.ruby.LD.latency_hist::total 16335 3120system.ruby.LD.hit_latency_hist::bucket_size 64 3121system.ruby.LD.hit_latency_hist::max_bucket 639 3122system.ruby.LD.hit_latency_hist::samples 186 3123system.ruby.LD.hit_latency_hist::mean 162.333333 3124system.ruby.LD.hit_latency_hist::gmean 157.431876 3125system.ruby.LD.hit_latency_hist::stdev 43.755298 3126system.ruby.LD.hit_latency_hist \| 0 0.00% 0.00% \| 11 5.91% 5.91% \| 119 63.98% 69.89% \| 52 27.96% 97.85% \| 2 1.08% 98.92% \| 1 0.54% 99.46% \| 1 0.54% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3127system.ruby.LD.hit_latency_hist::total 186 3128system.ruby.LD.miss_latency_hist::bucket_size 2 3129system.ruby.LD.miss_latency_hist::max_bucket 19 3130system.ruby.LD.miss_latency_hist::samples 16149 3131system.ruby.LD.miss_latency_hist::mean 1.007802 3132system.ruby.LD.miss_latency_hist::gmean 1.001277 3133system.ruby.LD.miss_latency_hist::stdev 0.374686 3134system.ruby.LD.miss_latency_hist \| 16142 99.96% 99.96% \| 0 0.00% 99.96% \| 0 0.00% 99.96% \| 0 0.00% 99.96% \| 0 0.00% 99.96% \| 0 0.00% 99.96% \| 0 0.00% 99.96% \| 0 0.00% 99.96% \| 0 0.00% 99.96% \| 7 0.04% 100.00% 3135system.ruby.LD.miss_latency_hist::total 16149 3136system.ruby.ST.latency_hist::bucket_size 64 3137system.ruby.ST.latency_hist::max_bucket 639 3138system.ruby.ST.latency_hist::samples 10412 3139system.ruby.ST.latency_hist::mean 5.551287 3140system.ruby.ST.latency_hist::gmean 1.167783 3141system.ruby.ST.latency_hist::stdev 26.172531 3142system.ruby.ST.latency_hist \| 10087 96.88% 96.88% \| 0 0.00% 96.88% \| 289 2.78% 99.65% \| 29 0.28% 99.93% \| 4 0.04% 99.97% \| 2 0.02% 99.99% \| 0 0.00% 99.99% \| 1 0.01% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3143system.ruby.ST.latency_hist::total 10412 3144system.ruby.ST.hit_latency_hist::bucket_size 64 3145system.ruby.ST.hit_latency_hist::max_bucket 639 3146system.ruby.ST.hit_latency_hist::samples 325 3147system.ruby.ST.hit_latency_hist::mean 146.809231 3148system.ruby.ST.hit_latency_hist::gmean 143.903653 3149system.ruby.ST.hit_latency_hist::stdev 36.751508 3150system.ruby.ST.hit_latency_hist \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 289 88.92% 88.92% \| 29 8.92% 97.85% \| 4 1.23% 99.08% \| 2 0.62% 99.69% \| 0 0.00% 99.69% \| 1 0.31% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3151system.ruby.ST.hit_latency_hist::total 325 3152system.ruby.ST.miss_latency_hist::bucket_size 1 3153system.ruby.ST.miss_latency_hist::max_bucket 9 3154system.ruby.ST.miss_latency_hist::samples 10087 3155system.ruby.ST.miss_latency_hist::mean 1 3156system.ruby.ST.miss_latency_hist::gmean 1 3157system.ruby.ST.miss_latency_hist \| 0 0.00% 0.00% \| 10087 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3158system.ruby.ST.miss_latency_hist::total 10087 3159system.ruby.IFETCH.latency_hist::bucket_size 64 3160system.ruby.IFETCH.latency_hist::max_bucket 639 3161system.ruby.IFETCH.latency_hist::samples 87095 3162system.ruby.IFETCH.latency_hist::mean 2.818945 3163system.ruby.IFETCH.latency_hist::gmean 1.063630 3164system.ruby.IFETCH.latency_hist::stdev 17.067789 3165system.ruby.IFETCH.latency_hist \| 86061 98.81% 98.81% \| 0 0.00% 98.81% \| 826 0.95% 99.76% \| 185 0.21% 99.97% \| 8 0.01% 99.98% \| 9 0.01% 99.99% \| 6 0.01% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3166system.ruby.IFETCH.latency_hist::total 87095 3167system.ruby.IFETCH.hit_latency_hist::bucket_size 64 3168system.ruby.IFETCH.hit_latency_hist::max_bucket 639 3169system.ruby.IFETCH.hit_latency_hist::samples 1034 3170system.ruby.IFETCH.hit_latency_hist::mean 153.045455 3171system.ruby.IFETCH.hit_latency_hist::gmean 149.192268 3172system.ruby.IFETCH.hit_latency_hist::stdev 40.969954 3173system.ruby.IFETCH.hit_latency_hist \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 826 79.88% 79.88% \| 185 17.89% 97.78% \| 8 0.77% 98.55% \| 9 0.87% 99.42% \| 6 0.58% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3174system.ruby.IFETCH.hit_latency_hist::total 1034 3175system.ruby.IFETCH.miss_latency_hist::bucket_size 2 3176system.ruby.IFETCH.miss_latency_hist::max_bucket 19 3177system.ruby.IFETCH.miss_latency_hist::samples 86061 3178system.ruby.IFETCH.miss_latency_hist::mean 1.014013 3179system.ruby.IFETCH.miss_latency_hist::gmean 1.002295 3180system.ruby.IFETCH.miss_latency_hist::stdev 0.502042 3181system.ruby.IFETCH.miss_latency_hist \| 85994 99.92% 99.92% \| 0 0.00% 99.92% \| 0 0.00% 99.92% \| 0 0.00% 99.92% \| 0 0.00% 99.92% \| 0 0.00% 99.92% \| 0 0.00% 99.92% \| 0 0.00% 99.92% \| 0 0.00% 99.92% \| 67 0.08% 100.00% 3182system.ruby.IFETCH.miss_latency_hist::total 86061 3183system.ruby.RMW_Read.latency_hist::bucket_size 32 3184system.ruby.RMW_Read.latency_hist::max_bucket 319 3185system.ruby.RMW_Read.latency_hist::samples 341 3186system.ruby.RMW_Read.latency_hist::mean 2.671554 3187system.ruby.RMW_Read.latency_hist::gmean 1.059947 3188system.ruby.RMW_Read.latency_hist::stdev 15.416875 3189system.ruby.RMW_Read.latency_hist \| 337 98.83% 98.83% \| 0 0.00% 98.83% \| 0 0.00% 98.83% \| 0 0.00% 98.83% \| 3 0.88% 99.71% \| 1 0.29% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3190system.ruby.RMW_Read.latency_hist::total 341 3191system.ruby.RMW_Read.hit_latency_hist::bucket_size 32 3192system.ruby.RMW_Read.hit_latency_hist::max_bucket 319 3193system.ruby.RMW_Read.hit_latency_hist::samples 4 3194system.ruby.RMW_Read.hit_latency_hist::mean 143.500000 3195system.ruby.RMW_Read.hit_latency_hist::gmean 143.041358 3196system.ruby.RMW_Read.hit_latency_hist::stdev 13.403980 3197system.ruby.RMW_Read.hit_latency_hist \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 3 75.00% 75.00% \| 1 25.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3198system.ruby.RMW_Read.hit_latency_hist::total 4 3199system.ruby.RMW_Read.miss_latency_hist::bucket_size 1 3200system.ruby.RMW_Read.miss_latency_hist::max_bucket 9 3201system.ruby.RMW_Read.miss_latency_hist::samples 337 3202system.ruby.RMW_Read.miss_latency_hist::mean 1 3203system.ruby.RMW_Read.miss_latency_hist::gmean 1 3204system.ruby.RMW_Read.miss_latency_hist \| 0 0.00% 0.00% \| 337 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3205system.ruby.RMW_Read.miss_latency_hist::total 337 3206system.ruby.Locked_RMW_Read.latency_hist::bucket_size 1 3207system.ruby.Locked_RMW_Read.latency_hist::max_bucket 9 3208system.ruby.Locked_RMW_Read.latency_hist::samples 10 3209system.ruby.Locked_RMW_Read.latency_hist::mean 1 3210system.ruby.Locked_RMW_Read.latency_hist::gmean 1 3211system.ruby.Locked_RMW_Read.latency_hist \| 0 0.00% 0.00% \| 10 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3212system.ruby.Locked_RMW_Read.latency_hist::total 10 3213system.ruby.Locked_RMW_Read.miss_latency_hist::bucket_size 1 3214system.ruby.Locked_RMW_Read.miss_latency_hist::max_bucket 9 3215system.ruby.Locked_RMW_Read.miss_latency_hist::samples 10 3216system.ruby.Locked_RMW_Read.miss_latency_hist::mean 1 3217system.ruby.Locked_RMW_Read.miss_latency_hist::gmean 1 3218system.ruby.Locked_RMW_Read.miss_latency_hist \| 0 0.00% 0.00% \| 10 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3219system.ruby.Locked_RMW_Read.miss_latency_hist::total 10 3220system.ruby.Locked_RMW_Write.latency_hist::bucket_size 1 3221system.ruby.Locked_RMW_Write.latency_hist::max_bucket 9 3222system.ruby.Locked_RMW_Write.latency_hist::samples 10 3223system.ruby.Locked_RMW_Write.latency_hist::mean 1 3224system.ruby.Locked_RMW_Write.latency_hist::gmean 1 3225system.ruby.Locked_RMW_Write.latency_hist \| 0 0.00% 0.00% \| 10 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3226system.ruby.Locked_RMW_Write.latency_hist::total 10 3227system.ruby.Locked_RMW_Write.miss_latency_hist::bucket_size 1 3228system.ruby.Locked_RMW_Write.miss_latency_hist::max_bucket 9 3229system.ruby.Locked_RMW_Write.miss_latency_hist::samples 10 3230system.ruby.Locked_RMW_Write.miss_latency_hist::mean 1 3231system.ruby.Locked_RMW_Write.miss_latency_hist::gmean 1 3232system.ruby.Locked_RMW_Write.miss_latency_hist \| 0 0.00% 0.00% \| 10 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3233system.ruby.Locked_RMW_Write.miss_latency_hist::total 10 3234system.ruby.L1Cache.miss_mach_latency_hist::bucket_size 1 3235system.ruby.L1Cache.miss_mach_latency_hist::max_bucket 9 3236system.ruby.L1Cache.miss_mach_latency_hist::samples 112580 3237system.ruby.L1Cache.miss_mach_latency_hist::mean 1 3238system.ruby.L1Cache.miss_mach_latency_hist::gmean 1 3239system.ruby.L1Cache.miss_mach_latency_hist \| 0 0.00% 0.00% \| 112580 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3240system.ruby.L1Cache.miss_mach_latency_hist::total 112580 3241system.ruby.L2Cache.miss_mach_latency_hist::bucket_size 2 3242system.ruby.L2Cache.miss_mach_latency_hist::max_bucket 19 3243system.ruby.L2Cache.miss_mach_latency_hist::samples 74 3244system.ruby.L2Cache.miss_mach_latency_hist::mean 19 3245system.ruby.L2Cache.miss_mach_latency_hist::gmean 19.000000 3246system.ruby.L2Cache.miss_mach_latency_hist \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 74 100.00% 100.00% 3247system.ruby.L2Cache.miss_mach_latency_hist::total 74 3248system.ruby.L3Cache.hit_mach_latency_hist::bucket_size 16 3249system.ruby.L3Cache.hit_mach_latency_hist::max_bucket 159 3250system.ruby.L3Cache.hit_mach_latency_hist::samples 11 3251system.ruby.L3Cache.hit_mach_latency_hist::mean 107 3252system.ruby.L3Cache.hit_mach_latency_hist::gmean 107.000000 3253system.ruby.L3Cache.hit_mach_latency_hist \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 11 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3254system.ruby.L3Cache.hit_mach_latency_hist::total 11 3255system.ruby.Directory.hit_mach_latency_hist::bucket_size 64 3256system.ruby.Directory.hit_mach_latency_hist::max_bucket 639 3257system.ruby.Directory.hit_mach_latency_hist::samples 1538 3258system.ruby.Directory.hit_mach_latency_hist::mean 153.155397 3259system.ruby.Directory.hit_mach_latency_hist::gmean 149.362802 3260system.ruby.Directory.hit_mach_latency_hist::stdev 40.587599 3261system.ruby.Directory.hit_mach_latency_hist \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 1238 80.49% 80.49% \| 266 17.30% 97.79% \| 14 0.91% 98.70% \| 12 0.78% 99.48% \| 7 0.46% 99.93% \| 1 0.07% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3262system.ruby.Directory.hit_mach_latency_hist::total 1538 3263system.ruby.LD.L1Cache.miss_type_mach_latency_hist::bucket_size 1 3264system.ruby.LD.L1Cache.miss_type_mach_latency_hist::max_bucket 9 3265system.ruby.LD.L1Cache.miss_type_mach_latency_hist::samples 16142 3266system.ruby.LD.L1Cache.miss_type_mach_latency_hist::mean 1 3267system.ruby.LD.L1Cache.miss_type_mach_latency_hist::gmean 1 3268system.ruby.LD.L1Cache.miss_type_mach_latency_hist \| 0 0.00% 0.00% \| 16142 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3269system.ruby.LD.L1Cache.miss_type_mach_latency_hist::total 16142 3270system.ruby.LD.L2Cache.miss_type_mach_latency_hist::bucket_size 2 3271system.ruby.LD.L2Cache.miss_type_mach_latency_hist::max_bucket 19 3272system.ruby.LD.L2Cache.miss_type_mach_latency_hist::samples 7 3273system.ruby.LD.L2Cache.miss_type_mach_latency_hist::mean 19 3274system.ruby.LD.L2Cache.miss_type_mach_latency_hist::gmean 19.000000 3275system.ruby.LD.L2Cache.miss_type_mach_latency_hist \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 7 100.00% 100.00% 3276system.ruby.LD.L2Cache.miss_type_mach_latency_hist::total 7 3277system.ruby.LD.L3Cache.hit_type_mach_latency_hist::bucket_size 16 3278system.ruby.LD.L3Cache.hit_type_mach_latency_hist::max_bucket 159 3279system.ruby.LD.L3Cache.hit_type_mach_latency_hist::samples 11 3280system.ruby.LD.L3Cache.hit_type_mach_latency_hist::mean 107 3281system.ruby.LD.L3Cache.hit_type_mach_latency_hist::gmean 107.000000 3282system.ruby.LD.L3Cache.hit_type_mach_latency_hist \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 11 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3283system.ruby.LD.L3Cache.hit_type_mach_latency_hist::total 11 3284system.ruby.LD.Directory.hit_type_mach_latency_hist::bucket_size 64 3285system.ruby.LD.Directory.hit_type_mach_latency_hist::max_bucket 639 3286system.ruby.LD.Directory.hit_type_mach_latency_hist::samples 175 3287system.ruby.LD.Directory.hit_type_mach_latency_hist::mean 165.811429 3288system.ruby.LD.Directory.hit_type_mach_latency_hist::gmean 161.300002 3289system.ruby.LD.Directory.hit_type_mach_latency_hist::stdev 42.776536 3290system.ruby.LD.Directory.hit_type_mach_latency_hist \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 119 68.00% 68.00% \| 52 29.71% 97.71% \| 2 1.14% 98.86% \| 1 0.57% 99.43% \| 1 0.57% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3291system.ruby.LD.Directory.hit_type_mach_latency_hist::total 175 3292system.ruby.ST.L1Cache.miss_type_mach_latency_hist::bucket_size 1 3293system.ruby.ST.L1Cache.miss_type_mach_latency_hist::max_bucket 9 3294system.ruby.ST.L1Cache.miss_type_mach_latency_hist::samples 10087 3295system.ruby.ST.L1Cache.miss_type_mach_latency_hist::mean 1 3296system.ruby.ST.L1Cache.miss_type_mach_latency_hist::gmean 1 3297system.ruby.ST.L1Cache.miss_type_mach_latency_hist \| 0 0.00% 0.00% \| 10087 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3298system.ruby.ST.L1Cache.miss_type_mach_latency_hist::total 10087 3299system.ruby.ST.Directory.hit_type_mach_latency_hist::bucket_size 64 3300system.ruby.ST.Directory.hit_type_mach_latency_hist::max_bucket 639 3301system.ruby.ST.Directory.hit_type_mach_latency_hist::samples 325 3302system.ruby.ST.Directory.hit_type_mach_latency_hist::mean 146.809231 3303system.ruby.ST.Directory.hit_type_mach_latency_hist::gmean 143.903653 3304system.ruby.ST.Directory.hit_type_mach_latency_hist::stdev 36.751508 3305system.ruby.ST.Directory.hit_type_mach_latency_hist \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 289 88.92% 88.92% \| 29 8.92% 97.85% \| 4 1.23% 99.08% \| 2 0.62% 99.69% \| 0 0.00% 99.69% \| 1 0.31% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3306system.ruby.ST.Directory.hit_type_mach_latency_hist::total 325 3307system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::bucket_size 1 3308system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::max_bucket 9 3309system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::samples 85994 3310system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::mean 1 3311system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::gmean 1 3312system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist \| 0 0.00% 0.00% \| 85994 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3313system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::total 85994 3314system.ruby.IFETCH.L2Cache.miss_type_mach_latency_hist::bucket_size 2 3315system.ruby.IFETCH.L2Cache.miss_type_mach_latency_hist::max_bucket 19 3316system.ruby.IFETCH.L2Cache.miss_type_mach_latency_hist::samples 67 3317system.ruby.IFETCH.L2Cache.miss_type_mach_latency_hist::mean 19 3318system.ruby.IFETCH.L2Cache.miss_type_mach_latency_hist::gmean 19.000000 3319system.ruby.IFETCH.L2Cache.miss_type_mach_latency_hist \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 67 100.00% 100.00% 3320system.ruby.IFETCH.L2Cache.miss_type_mach_latency_hist::total 67 3321system.ruby.IFETCH.Directory.hit_type_mach_latency_hist::bucket_size 64 3322system.ruby.IFETCH.Directory.hit_type_mach_latency_hist::max_bucket 639 3323system.ruby.IFETCH.Directory.hit_type_mach_latency_hist::samples 1034 3324system.ruby.IFETCH.Directory.hit_type_mach_latency_hist::mean 153.045455 3325system.ruby.IFETCH.Directory.hit_type_mach_latency_hist::gmean 149.192268 3326system.ruby.IFETCH.Directory.hit_type_mach_latency_hist::stdev 40.969954 3327system.ruby.IFETCH.Directory.hit_type_mach_latency_hist \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 826 79.88% 79.88% \| 185 17.89% 97.78% \| 8 0.77% 98.55% \| 9 0.87% 99.42% \| 6 0.58% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3328system.ruby.IFETCH.Directory.hit_type_mach_latency_hist::total 1034 3329system.ruby.RMW_Read.L1Cache.miss_type_mach_latency_hist::bucket_size 1 3330system.ruby.RMW_Read.L1Cache.miss_type_mach_latency_hist::max_bucket 9 3331system.ruby.RMW_Read.L1Cache.miss_type_mach_latency_hist::samples 337 3332system.ruby.RMW_Read.L1Cache.miss_type_mach_latency_hist::mean 1 3333system.ruby.RMW_Read.L1Cache.miss_type_mach_latency_hist::gmean 1 3334system.ruby.RMW_Read.L1Cache.miss_type_mach_latency_hist \| 0 0.00% 0.00% \| 337 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3335system.ruby.RMW_Read.L1Cache.miss_type_mach_latency_hist::total 337 3336system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist::bucket_size 32 3337system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist::max_bucket 319 3338system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist::samples 4 3339system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist::mean 143.500000 3340system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist::gmean 143.041358 3341system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist::stdev 13.403980 3342system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 3 75.00% 75.00% \| 1 25.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3343system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist::total 4 3344system.ruby.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist::bucket_size 1 3345system.ruby.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist::max_bucket 9 3346system.ruby.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist::samples 10 3347system.ruby.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist::mean 1 3348system.ruby.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist::gmean 1 3349system.ruby.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist \| 0 0.00% 0.00% \| 10 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3350system.ruby.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist::total 10 3351system.ruby.Locked_RMW_Write.L1Cache.miss_type_mach_latency_hist::bucket_size 1 3352system.ruby.Locked_RMW_Write.L1Cache.miss_type_mach_latency_hist::max_bucket 9 3353system.ruby.Locked_RMW_Write.L1Cache.miss_type_mach_latency_hist::samples 10 3354system.ruby.Locked_RMW_Write.L1Cache.miss_type_mach_latency_hist::mean 1 3355system.ruby.Locked_RMW_Write.L1Cache.miss_type_mach_latency_hist::gmean 1 3356system.ruby.Locked_RMW_Write.L1Cache.miss_type_mach_latency_hist \| 0 0.00% 0.00% \| 10 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3357system.ruby.Locked_RMW_Write.L1Cache.miss_type_mach_latency_hist::total 10 3358system.ruby.SQC_Controller.Fetch 86 0.00% 0.00% 3359system.ruby.SQC_Controller.Data 5 0.00% 0.00% 3360system.ruby.SQC_Controller.I.Fetch 5 0.00% 0.00% 3361system.ruby.SQC_Controller.I.Data 5 0.00% 0.00% 3362system.ruby.SQC_Controller.V.Fetch 81 0.00% 0.00% 3363system.ruby.TCC_Controller.RdBlk 9 0.00% 0.00% 3364system.ruby.TCC_Controller.WrVicBlk 16 0.00% 0.00% 3365system.ruby.TCC_Controller.Atomic 2 0.00% 0.00% 3366system.ruby.TCC_Controller.AtomicDone 1 0.00% 0.00% 3367system.ruby.TCC_Controller.Data 9 0.00% 0.00% 3368system.ruby.TCC_Controller.PrbInv 11 0.00% 0.00% 3369system.ruby.TCC_Controller.WBAck 16 0.00% 0.00% 3370system.ruby.TCC_Controller.V.PrbInv 1 0.00% 0.00% 3371system.ruby.TCC_Controller.I.RdBlk 7 0.00% 0.00% 3372system.ruby.TCC_Controller.I.WrVicBlk 16 0.00% 0.00% 3373system.ruby.TCC_Controller.I.Atomic 1 0.00% 0.00% 3374system.ruby.TCC_Controller.I.PrbInv 10 0.00% 0.00% 3375system.ruby.TCC_Controller.I.WBAck 16 0.00% 0.00% 3376system.ruby.TCC_Controller.IV.RdBlk 2 0.00% 0.00% 3377system.ruby.TCC_Controller.IV.Data 7 0.00% 0.00% 3378system.ruby.TCC_Controller.A.Atomic 1 0.00% 0.00% 3379system.ruby.TCC_Controller.A.AtomicDone 1 0.00% 0.00% 3380system.ruby.TCC_Controller.A.Data 2 0.00% 0.00% 3381system.ruby.TCP_Controller.Load \| 5 50.00% 50.00% \| 5 50.00% 100.00% 3382system.ruby.TCP_Controller.Load::total 10 3383system.ruby.TCP_Controller.StoreThrough \| 8 50.00% 50.00% \| 8 50.00% 100.00% 3384system.ruby.TCP_Controller.StoreThrough::total 16 3385system.ruby.TCP_Controller.Atomic \| 1 50.00% 50.00% \| 1 50.00% 100.00% 3386system.ruby.TCP_Controller.Atomic::total 2 3387system.ruby.TCP_Controller.Flush \| 768 50.00% 50.00% \| 768 50.00% 100.00% 3388system.ruby.TCP_Controller.Flush::total 1536 3389system.ruby.TCP_Controller.Evict \| 512 50.00% 50.00% \| 512 50.00% 100.00% 3390system.ruby.TCP_Controller.Evict::total 1024 3391system.ruby.TCP_Controller.TCC_Ack \| 3 50.00% 50.00% \| 3 50.00% 100.00% 3392system.ruby.TCP_Controller.TCC_Ack::total 6 3393system.ruby.TCP_Controller.TCC_AckWB \| 8 50.00% 50.00% \| 8 50.00% 100.00% 3394system.ruby.TCP_Controller.TCC_AckWB::total 16 3395system.ruby.TCP_Controller.I.Load \| 2 50.00% 50.00% \| 2 50.00% 100.00% 3396system.ruby.TCP_Controller.I.Load::total 4 3397system.ruby.TCP_Controller.I.StoreThrough \| 8 50.00% 50.00% \| 8 50.00% 100.00% 3398system.ruby.TCP_Controller.I.StoreThrough::total 16 3399system.ruby.TCP_Controller.I.Atomic \| 1 50.00% 50.00% \| 1 50.00% 100.00% 3400system.ruby.TCP_Controller.I.Atomic::total 2 3401system.ruby.TCP_Controller.I.Flush \| 766 50.00% 50.00% \| 766 50.00% 100.00% 3402system.ruby.TCP_Controller.I.Flush::total 1532 3403system.ruby.TCP_Controller.I.Evict \| 510 50.00% 50.00% \| 510 50.00% 100.00% 3404system.ruby.TCP_Controller.I.Evict::total 1020 3405system.ruby.TCP_Controller.I.TCC_Ack \| 2 50.00% 50.00% \| 2 50.00% 100.00% 3406system.ruby.TCP_Controller.I.TCC_Ack::total 4 3407system.ruby.TCP_Controller.I.TCC_AckWB \| 8 50.00% 50.00% \| 8 50.00% 100.00% 3408system.ruby.TCP_Controller.I.TCC_AckWB::total 16 3409system.ruby.TCP_Controller.V.Load \| 3 50.00% 50.00% \| 3 50.00% 100.00% 3410system.ruby.TCP_Controller.V.Load::total 6 3411system.ruby.TCP_Controller.V.Flush \| 2 50.00% 50.00% \| 2 50.00% 100.00% 3412system.ruby.TCP_Controller.V.Flush::total 4 3413system.ruby.TCP_Controller.V.Evict \| 2 50.00% 50.00% \| 2 50.00% 100.00% 3414system.ruby.TCP_Controller.V.Evict::total 4 3415system.ruby.TCP_Controller.A.TCC_Ack \| 1 50.00% 50.00% \| 1 50.00% 100.00% 3416system.ruby.TCP_Controller.A.TCC_Ack::total 2 3417 3418---------- End Simulation Statistics ----------