Cross Reference: /gem5/tests/quick/se/04.gpu/ref/x86/linux/gpu-ruby-GPU

Deleted Added

sdiff udiff text old ( 11953:b6924be765e4 ) new ( 11955:1170d039b31e )

full compact

stats.txt (11953:b6924be765e4)	stats.txt (11955:1170d039b31e)
1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 0.000667 # Number of seconds simulated 4sim_ticks 667407500 # Number of ticks simulated 5final_tick 667407500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000000 # Frequency of simulated ticks 7host_inst_rate 176952 # Simulator instruction rate (inst/s) 8host_op_rate 363878 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 1763538835 # Simulator tick rate (ticks/s) 10host_mem_usage 1336256 # Number of bytes of host memory used 11host_seconds 0.38 # Real time elapsed on the host 12sim_insts 66963 # Number of instructions simulated 13sim_ops 137705 # Number of ops (including micro ops) simulated 14system.voltage_domain.voltage 1 # Voltage in Volts 15system.clk_domain.clock 1000 # Clock period in ticks 16system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 17system.mem_ctrls.bytes_read::dir_cntrl0 99136 # Number of bytes read from this memory 18system.mem_ctrls.bytes_read::total 99136 # Number of bytes read from this memory 19system.mem_ctrls.num_reads::dir_cntrl0 1549 # Number of read requests responded to by this memory 20system.mem_ctrls.num_reads::total 1549 # Number of read requests responded to by this memory 21system.mem_ctrls.bw_read::dir_cntrl0 148538936 # Total read bandwidth from this memory (bytes/s) 22system.mem_ctrls.bw_read::total 148538936 # Total read bandwidth from this memory (bytes/s) 23system.mem_ctrls.bw_total::dir_cntrl0 148538936 # Total bandwidth to/from this memory (bytes/s) 24system.mem_ctrls.bw_total::total 148538936 # Total bandwidth to/from this memory (bytes/s) 25system.mem_ctrls.readReqs 1549 # Number of read requests accepted 26system.mem_ctrls.writeReqs 0 # Number of write requests accepted 27system.mem_ctrls.readBursts 1549 # Number of DRAM read bursts, including those serviced by the write queue 28system.mem_ctrls.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue 29system.mem_ctrls.bytesReadDRAM 99136 # Total number of bytes read from DRAM 30system.mem_ctrls.bytesReadWrQ 0 # Total number of bytes read from write queue 31system.mem_ctrls.bytesWritten 0 # Total number of bytes written to DRAM 32system.mem_ctrls.bytesReadSys 99136 # Total read bytes from the system interface side 33system.mem_ctrls.bytesWrittenSys 0 # Total written bytes from the system interface side 34system.mem_ctrls.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue 35system.mem_ctrls.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one 36system.mem_ctrls.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 37system.mem_ctrls.perBankRdBursts::0 122 # Per bank write bursts 38system.mem_ctrls.perBankRdBursts::1 192 # Per bank write bursts 39system.mem_ctrls.perBankRdBursts::2 91 # Per bank write bursts 40system.mem_ctrls.perBankRdBursts::3 44 # Per bank write bursts 41system.mem_ctrls.perBankRdBursts::4 61 # Per bank write bursts 42system.mem_ctrls.perBankRdBursts::5 79 # Per bank write bursts 43system.mem_ctrls.perBankRdBursts::6 52 # Per bank write bursts 44system.mem_ctrls.perBankRdBursts::7 42 # Per bank write bursts 45system.mem_ctrls.perBankRdBursts::8 54 # Per bank write bursts 46system.mem_ctrls.perBankRdBursts::9 56 # Per bank write bursts 47system.mem_ctrls.perBankRdBursts::10 174 # Per bank write bursts 48system.mem_ctrls.perBankRdBursts::11 90 # Per bank write bursts 49system.mem_ctrls.perBankRdBursts::12 222 # Per bank write bursts 50system.mem_ctrls.perBankRdBursts::13 125 # Per bank write bursts 51system.mem_ctrls.perBankRdBursts::14 51 # Per bank write bursts 52system.mem_ctrls.perBankRdBursts::15 94 # Per bank write bursts 53system.mem_ctrls.perBankWrBursts::0 0 # Per bank write bursts 54system.mem_ctrls.perBankWrBursts::1 0 # Per bank write bursts 55system.mem_ctrls.perBankWrBursts::2 0 # Per bank write bursts 56system.mem_ctrls.perBankWrBursts::3 0 # Per bank write bursts 57system.mem_ctrls.perBankWrBursts::4 0 # Per bank write bursts 58system.mem_ctrls.perBankWrBursts::5 0 # Per bank write bursts 59system.mem_ctrls.perBankWrBursts::6 0 # Per bank write bursts 60system.mem_ctrls.perBankWrBursts::7 0 # Per bank write bursts 61system.mem_ctrls.perBankWrBursts::8 0 # Per bank write bursts 62system.mem_ctrls.perBankWrBursts::9 0 # Per bank write bursts 63system.mem_ctrls.perBankWrBursts::10 0 # Per bank write bursts 64system.mem_ctrls.perBankWrBursts::11 0 # Per bank write bursts 65system.mem_ctrls.perBankWrBursts::12 0 # Per bank write bursts 66system.mem_ctrls.perBankWrBursts::13 0 # Per bank write bursts 67system.mem_ctrls.perBankWrBursts::14 0 # Per bank write bursts 68system.mem_ctrls.perBankWrBursts::15 0 # Per bank write bursts 69system.mem_ctrls.numRdRetry 0 # Number of times read queue was full causing retry 70system.mem_ctrls.numWrRetry 0 # Number of times write queue was full causing retry 71system.mem_ctrls.totGap 667174000 # Total gap between requests 72system.mem_ctrls.readPktSize::0 0 # Read request sizes (log2) 73system.mem_ctrls.readPktSize::1 0 # Read request sizes (log2) 74system.mem_ctrls.readPktSize::2 0 # Read request sizes (log2) 75system.mem_ctrls.readPktSize::3 0 # Read request sizes (log2) 76system.mem_ctrls.readPktSize::4 0 # Read request sizes (log2) 77system.mem_ctrls.readPktSize::5 0 # Read request sizes (log2) 78system.mem_ctrls.readPktSize::6 1549 # Read request sizes (log2) 79system.mem_ctrls.writePktSize::0 0 # Write request sizes (log2) 80system.mem_ctrls.writePktSize::1 0 # Write request sizes (log2) 81system.mem_ctrls.writePktSize::2 0 # Write request sizes (log2) 82system.mem_ctrls.writePktSize::3 0 # Write request sizes (log2) 83system.mem_ctrls.writePktSize::4 0 # Write request sizes (log2) 84system.mem_ctrls.writePktSize::5 0 # Write request sizes (log2) 85system.mem_ctrls.writePktSize::6 0 # Write request sizes (log2) 86system.mem_ctrls.rdQLenPdf::0 1540 # What read queue length does an incoming req see 87system.mem_ctrls.rdQLenPdf::1 2 # What read queue length does an incoming req see 88system.mem_ctrls.rdQLenPdf::2 1 # What read queue length does an incoming req see 89system.mem_ctrls.rdQLenPdf::3 1 # What read queue length does an incoming req see 90system.mem_ctrls.rdQLenPdf::4 2 # What read queue length does an incoming req see 91system.mem_ctrls.rdQLenPdf::5 1 # What read queue length does an incoming req see 92system.mem_ctrls.rdQLenPdf::6 1 # What read queue length does an incoming req see 93system.mem_ctrls.rdQLenPdf::7 1 # What read queue length does an incoming req see 94system.mem_ctrls.rdQLenPdf::8 0 # What read queue length does an incoming req see 95system.mem_ctrls.rdQLenPdf::9 0 # What read queue length does an incoming req see 96system.mem_ctrls.rdQLenPdf::10 0 # What read queue length does an incoming req see 97system.mem_ctrls.rdQLenPdf::11 0 # What read queue length does an incoming req see 98system.mem_ctrls.rdQLenPdf::12 0 # What read queue length does an incoming req see 99system.mem_ctrls.rdQLenPdf::13 0 # What read queue length does an incoming req see 100system.mem_ctrls.rdQLenPdf::14 0 # What read queue length does an incoming req see 101system.mem_ctrls.rdQLenPdf::15 0 # What read queue length does an incoming req see 102system.mem_ctrls.rdQLenPdf::16 0 # What read queue length does an incoming req see 103system.mem_ctrls.rdQLenPdf::17 0 # What read queue length does an incoming req see 104system.mem_ctrls.rdQLenPdf::18 0 # What read queue length does an incoming req see 105system.mem_ctrls.rdQLenPdf::19 0 # What read queue length does an incoming req see 106system.mem_ctrls.rdQLenPdf::20 0 # What read queue length does an incoming req see 107system.mem_ctrls.rdQLenPdf::21 0 # What read queue length does an incoming req see 108system.mem_ctrls.rdQLenPdf::22 0 # What read queue length does an incoming req see 109system.mem_ctrls.rdQLenPdf::23 0 # What read queue length does an incoming req see 110system.mem_ctrls.rdQLenPdf::24 0 # What read queue length does an incoming req see 111system.mem_ctrls.rdQLenPdf::25 0 # What read queue length does an incoming req see 112system.mem_ctrls.rdQLenPdf::26 0 # What read queue length does an incoming req see 113system.mem_ctrls.rdQLenPdf::27 0 # What read queue length does an incoming req see 114system.mem_ctrls.rdQLenPdf::28 0 # What read queue length does an incoming req see 115system.mem_ctrls.rdQLenPdf::29 0 # What read queue length does an incoming req see 116system.mem_ctrls.rdQLenPdf::30 0 # What read queue length does an incoming req see 117system.mem_ctrls.rdQLenPdf::31 0 # What read queue length does an incoming req see 118system.mem_ctrls.wrQLenPdf::0 0 # What write queue length does an incoming req see 119system.mem_ctrls.wrQLenPdf::1 0 # What write queue length does an incoming req see 120system.mem_ctrls.wrQLenPdf::2 0 # What write queue length does an incoming req see 121system.mem_ctrls.wrQLenPdf::3 0 # What write queue length does an incoming req see 122system.mem_ctrls.wrQLenPdf::4 0 # What write queue length does an incoming req see 123system.mem_ctrls.wrQLenPdf::5 0 # What write queue length does an incoming req see 124system.mem_ctrls.wrQLenPdf::6 0 # What write queue length does an incoming req see 125system.mem_ctrls.wrQLenPdf::7 0 # What write queue length does an incoming req see 126system.mem_ctrls.wrQLenPdf::8 0 # What write queue length does an incoming req see 127system.mem_ctrls.wrQLenPdf::9 0 # What write queue length does an incoming req see 128system.mem_ctrls.wrQLenPdf::10 0 # What write queue length does an incoming req see 129system.mem_ctrls.wrQLenPdf::11 0 # What write queue length does an incoming req see 130system.mem_ctrls.wrQLenPdf::12 0 # What write queue length does an incoming req see 131system.mem_ctrls.wrQLenPdf::13 0 # What write queue length does an incoming req see 132system.mem_ctrls.wrQLenPdf::14 0 # What write queue length does an incoming req see 133system.mem_ctrls.wrQLenPdf::15 0 # What write queue length does an incoming req see 134system.mem_ctrls.wrQLenPdf::16 0 # What write queue length does an incoming req see 135system.mem_ctrls.wrQLenPdf::17 0 # What write queue length does an incoming req see 136system.mem_ctrls.wrQLenPdf::18 0 # What write queue length does an incoming req see 137system.mem_ctrls.wrQLenPdf::19 0 # What write queue length does an incoming req see 138system.mem_ctrls.wrQLenPdf::20 0 # What write queue length does an incoming req see 139system.mem_ctrls.wrQLenPdf::21 0 # What write queue length does an incoming req see 140system.mem_ctrls.wrQLenPdf::22 0 # What write queue length does an incoming req see 141system.mem_ctrls.wrQLenPdf::23 0 # What write queue length does an incoming req see 142system.mem_ctrls.wrQLenPdf::24 0 # What write queue length does an incoming req see 143system.mem_ctrls.wrQLenPdf::25 0 # What write queue length does an incoming req see 144system.mem_ctrls.wrQLenPdf::26 0 # What write queue length does an incoming req see 145system.mem_ctrls.wrQLenPdf::27 0 # What write queue length does an incoming req see 146system.mem_ctrls.wrQLenPdf::28 0 # What write queue length does an incoming req see 147system.mem_ctrls.wrQLenPdf::29 0 # What write queue length does an incoming req see 148system.mem_ctrls.wrQLenPdf::30 0 # What write queue length does an incoming req see 149system.mem_ctrls.wrQLenPdf::31 0 # What write queue length does an incoming req see 150system.mem_ctrls.wrQLenPdf::32 0 # What write queue length does an incoming req see 151system.mem_ctrls.wrQLenPdf::33 0 # What write queue length does an incoming req see 152system.mem_ctrls.wrQLenPdf::34 0 # What write queue length does an incoming req see 153system.mem_ctrls.wrQLenPdf::35 0 # What write queue length does an incoming req see 154system.mem_ctrls.wrQLenPdf::36 0 # What write queue length does an incoming req see 155system.mem_ctrls.wrQLenPdf::37 0 # What write queue length does an incoming req see 156system.mem_ctrls.wrQLenPdf::38 0 # What write queue length does an incoming req see 157system.mem_ctrls.wrQLenPdf::39 0 # What write queue length does an incoming req see 158system.mem_ctrls.wrQLenPdf::40 0 # What write queue length does an incoming req see 159system.mem_ctrls.wrQLenPdf::41 0 # What write queue length does an incoming req see 160system.mem_ctrls.wrQLenPdf::42 0 # What write queue length does an incoming req see 161system.mem_ctrls.wrQLenPdf::43 0 # What write queue length does an incoming req see 162system.mem_ctrls.wrQLenPdf::44 0 # What write queue length does an incoming req see 163system.mem_ctrls.wrQLenPdf::45 0 # What write queue length does an incoming req see 164system.mem_ctrls.wrQLenPdf::46 0 # What write queue length does an incoming req see 165system.mem_ctrls.wrQLenPdf::47 0 # What write queue length does an incoming req see 166system.mem_ctrls.wrQLenPdf::48 0 # What write queue length does an incoming req see 167system.mem_ctrls.wrQLenPdf::49 0 # What write queue length does an incoming req see 168system.mem_ctrls.wrQLenPdf::50 0 # What write queue length does an incoming req see 169system.mem_ctrls.wrQLenPdf::51 0 # What write queue length does an incoming req see 170system.mem_ctrls.wrQLenPdf::52 0 # What write queue length does an incoming req see 171system.mem_ctrls.wrQLenPdf::53 0 # What write queue length does an incoming req see 172system.mem_ctrls.wrQLenPdf::54 0 # What write queue length does an incoming req see 173system.mem_ctrls.wrQLenPdf::55 0 # What write queue length does an incoming req see 174system.mem_ctrls.wrQLenPdf::56 0 # What write queue length does an incoming req see 175system.mem_ctrls.wrQLenPdf::57 0 # What write queue length does an incoming req see 176system.mem_ctrls.wrQLenPdf::58 0 # What write queue length does an incoming req see 177system.mem_ctrls.wrQLenPdf::59 0 # What write queue length does an incoming req see 178system.mem_ctrls.wrQLenPdf::60 0 # What write queue length does an incoming req see 179system.mem_ctrls.wrQLenPdf::61 0 # What write queue length does an incoming req see 180system.mem_ctrls.wrQLenPdf::62 0 # What write queue length does an incoming req see 181system.mem_ctrls.wrQLenPdf::63 0 # What write queue length does an incoming req see 182system.mem_ctrls.bytesPerActivate::samples 484 # Bytes accessed per row activation 183system.mem_ctrls.bytesPerActivate::mean 203.371901 # Bytes accessed per row activation 184system.mem_ctrls.bytesPerActivate::gmean 144.930715 # Bytes accessed per row activation 185system.mem_ctrls.bytesPerActivate::stdev 194.713066 # Bytes accessed per row activation 186system.mem_ctrls.bytesPerActivate::0-127 177 36.57% 36.57% # Bytes accessed per row activation 187system.mem_ctrls.bytesPerActivate::128-255 168 34.71% 71.28% # Bytes accessed per row activation 188system.mem_ctrls.bytesPerActivate::256-383 63 13.02% 84.30% # Bytes accessed per row activation 189system.mem_ctrls.bytesPerActivate::384-511 29 5.99% 90.29% # Bytes accessed per row activation 190system.mem_ctrls.bytesPerActivate::512-639 19 3.93% 94.21% # Bytes accessed per row activation 191system.mem_ctrls.bytesPerActivate::640-767 11 2.27% 96.49% # Bytes accessed per row activation 192system.mem_ctrls.bytesPerActivate::768-895 10 2.07% 98.55% # Bytes accessed per row activation 193system.mem_ctrls.bytesPerActivate::896-1023 2 0.41% 98.97% # Bytes accessed per row activation 194system.mem_ctrls.bytesPerActivate::1024-1151 5 1.03% 100.00% # Bytes accessed per row activation 195system.mem_ctrls.bytesPerActivate::total 484 # Bytes accessed per row activation 196system.mem_ctrls.totQLat 31625750 # Total ticks spent queuing 197system.mem_ctrls.totMemAccLat 60669500 # Total ticks spent from burst creation until serviced by the DRAM 198system.mem_ctrls.totBusLat 7745000 # Total ticks spent in databus transfers 199system.mem_ctrls.avgQLat 20416.88 # Average queueing delay per DRAM burst 200system.mem_ctrls.avgBusLat 5000.00 # Average bus latency per DRAM burst 201system.mem_ctrls.avgMemAccLat 39166.88 # Average memory access latency per DRAM burst 202system.mem_ctrls.avgRdBW 148.54 # Average DRAM read bandwidth in MiByte/s 203system.mem_ctrls.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s 204system.mem_ctrls.avgRdBWSys 148.54 # Average system read bandwidth in MiByte/s 205system.mem_ctrls.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s 206system.mem_ctrls.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 207system.mem_ctrls.busUtil 1.16 # Data bus utilization in percentage 208system.mem_ctrls.busUtilRead 1.16 # Data bus utilization in percentage for reads 209system.mem_ctrls.busUtilWrite 0.00 # Data bus utilization in percentage for writes 210system.mem_ctrls.avgRdQLen 1.00 # Average read queue length when enqueuing 211system.mem_ctrls.avgWrQLen 0.00 # Average write queue length when enqueuing 212system.mem_ctrls.readRowHits 1060 # Number of row buffer hits during reads 213system.mem_ctrls.writeRowHits 0 # Number of row buffer hits during writes 214system.mem_ctrls.readRowHitRate 68.43 # Row buffer hit rate for reads 215system.mem_ctrls.writeRowHitRate nan # Row buffer hit rate for writes 216system.mem_ctrls.avgGap 430712.72 # Average gap between requests 217system.mem_ctrls.pageHitRate 68.43 # Row buffer hit rate, read and write combined 218system.mem_ctrls_0.actEnergy 1320900 # Energy for activate commands per rank (pJ) 219system.mem_ctrls_0.preEnergy 694485 # Energy for precharge commands per rank (pJ) 220system.mem_ctrls_0.readEnergy 4876620 # Energy for read commands per rank (pJ) 221system.mem_ctrls_0.writeEnergy 0 # Energy for write commands per rank (pJ) 222system.mem_ctrls_0.refreshEnergy 51629760.000000 # Energy for refresh commands per rank (pJ) 223system.mem_ctrls_0.actBackEnergy 18588840 # Energy for active background per rank (pJ) 224system.mem_ctrls_0.preBackEnergy 1670400 # Energy for precharge background per rank (pJ) 225system.mem_ctrls_0.actPowerDownEnergy 210561990 # Energy for active power-down per rank (pJ) 226system.mem_ctrls_0.prePowerDownEnergy 42231360 # Energy for precharge power-down per rank (pJ) 227system.mem_ctrls_0.selfRefreshEnergy 15446940 # Energy for self refresh per rank (pJ) 228system.mem_ctrls_0.totalEnergy 347021295 # Total energy per rank (pJ) 229system.mem_ctrls_0.averagePower 519.954143 # Core power per rank (mW) 230system.mem_ctrls_0.totalIdleTime 622134250 # Total Idle time Per DRAM Rank 231system.mem_ctrls_0.memoryStateTime::IDLE 2030000 # Time in different power states 232system.mem_ctrls_0.memoryStateTime::REF 21876000 # Time in different power states 233system.mem_ctrls_0.memoryStateTime::SREF 50557000 # Time in different power states 234system.mem_ctrls_0.memoryStateTime::PRE_PDN 109975750 # Time in different power states 235system.mem_ctrls_0.memoryStateTime::ACT 21192250 # Time in different power states 236system.mem_ctrls_0.memoryStateTime::ACT_PDN 461776500 # Time in different power states 237system.mem_ctrls_1.actEnergy 2170560 # Energy for activate commands per rank (pJ) 238system.mem_ctrls_1.preEnergy 1142295 # Energy for precharge commands per rank (pJ) 239system.mem_ctrls_1.readEnergy 6183240 # Energy for read commands per rank (pJ) 240system.mem_ctrls_1.writeEnergy 0 # Energy for write commands per rank (pJ) 241system.mem_ctrls_1.refreshEnergy 52244400.000000 # Energy for refresh commands per rank (pJ) 242system.mem_ctrls_1.actBackEnergy 21584190 # Energy for active background per rank (pJ) 243system.mem_ctrls_1.preBackEnergy 1299360 # Energy for precharge background per rank (pJ) 244system.mem_ctrls_1.actPowerDownEnergy 243510840 # Energy for active power-down per rank (pJ) 245system.mem_ctrls_1.prePowerDownEnergy 28002720 # Energy for precharge power-down per rank (pJ) 246system.mem_ctrls_1.selfRefreshEnergy 2892540 # Energy for self refresh per rank (pJ) 247system.mem_ctrls_1.totalEnergy 359030145 # Total energy per rank (pJ) 248system.mem_ctrls_1.averagePower 537.947423 # Core power per rank (mW) 249system.mem_ctrls_1.totalIdleTime 616133750 # Total Idle time Per DRAM Rank 250system.mem_ctrls_1.memoryStateTime::IDLE 980000 # Time in different power states 251system.mem_ctrls_1.memoryStateTime::REF 22106000 # Time in different power states 252system.mem_ctrls_1.memoryStateTime::SREF 9751250 # Time in different power states 253system.mem_ctrls_1.memoryStateTime::PRE_PDN 72913500 # Time in different power states 254system.mem_ctrls_1.memoryStateTime::ACT 27618000 # Time in different power states 255system.mem_ctrls_1.memoryStateTime::ACT_PDN 534038750 # Time in different power states 256system.ruby.clk_domain.clock 500 # Clock period in ticks 257system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 258system.ruby.phys_mem.bytes_read::cpu0.inst 696760 # Number of bytes read from this memory 259system.ruby.phys_mem.bytes_read::cpu0.data 119832 # Number of bytes read from this memory 260system.ruby.phys_mem.bytes_read::cpu1.CUs0.ComputeUnit 2856 # Number of bytes read from this memory 261system.ruby.phys_mem.bytes_read::cpu1.CUs1.ComputeUnit 2856 # Number of bytes read from this memory 262system.ruby.phys_mem.bytes_read::total 822304 # Number of bytes read from this memory 263system.ruby.phys_mem.bytes_inst_read::cpu0.inst 696760 # Number of instructions bytes read from this memory 264system.ruby.phys_mem.bytes_inst_read::cpu1.CUs0.ComputeUnit 1576 # Number of instructions bytes read from this memory 265system.ruby.phys_mem.bytes_inst_read::cpu1.CUs1.ComputeUnit 1576 # Number of instructions bytes read from this memory 266system.ruby.phys_mem.bytes_inst_read::total 699912 # Number of instructions bytes read from this memory 267system.ruby.phys_mem.bytes_written::cpu0.data 72767 # Number of bytes written to this memory 268system.ruby.phys_mem.bytes_written::cpu1.CUs0.ComputeUnit 256 # Number of bytes written to this memory 269system.ruby.phys_mem.bytes_written::cpu1.CUs1.ComputeUnit 256 # Number of bytes written to this memory 270system.ruby.phys_mem.bytes_written::total 73279 # Number of bytes written to this memory 271system.ruby.phys_mem.num_reads::cpu0.inst 87095 # Number of read requests responded to by this memory 272system.ruby.phys_mem.num_reads::cpu0.data 16686 # Number of read requests responded to by this memory 273system.ruby.phys_mem.num_reads::cpu1.CUs0.ComputeUnit 547 # Number of read requests responded to by this memory 274system.ruby.phys_mem.num_reads::cpu1.CUs1.ComputeUnit 547 # Number of read requests responded to by this memory 275system.ruby.phys_mem.num_reads::total 104875 # Number of read requests responded to by this memory 276system.ruby.phys_mem.num_writes::cpu0.data 10422 # Number of write requests responded to by this memory 277system.ruby.phys_mem.num_writes::cpu1.CUs0.ComputeUnit 256 # Number of write requests responded to by this memory 278system.ruby.phys_mem.num_writes::cpu1.CUs1.ComputeUnit 256 # Number of write requests responded to by this memory 279system.ruby.phys_mem.num_writes::total 10934 # Number of write requests responded to by this memory 280system.ruby.phys_mem.bw_read::cpu0.inst 1043979877 # Total read bandwidth from this memory (bytes/s) 281system.ruby.phys_mem.bw_read::cpu0.data 179548477 # Total read bandwidth from this memory (bytes/s) 282system.ruby.phys_mem.bw_read::cpu1.CUs0.ComputeUnit 4279245 # Total read bandwidth from this memory (bytes/s) 283system.ruby.phys_mem.bw_read::cpu1.CUs1.ComputeUnit 4279245 # Total read bandwidth from this memory (bytes/s) 284system.ruby.phys_mem.bw_read::total 1232086843 # Total read bandwidth from this memory (bytes/s) 285system.ruby.phys_mem.bw_inst_read::cpu0.inst 1043979877 # Instruction read bandwidth from this memory (bytes/s) 286system.ruby.phys_mem.bw_inst_read::cpu1.CUs0.ComputeUnit 2361376 # Instruction read bandwidth from this memory (bytes/s) 287system.ruby.phys_mem.bw_inst_read::cpu1.CUs1.ComputeUnit 2361376 # Instruction read bandwidth from this memory (bytes/s) 288system.ruby.phys_mem.bw_inst_read::total 1048702629 # Instruction read bandwidth from this memory (bytes/s) 289system.ruby.phys_mem.bw_write::cpu0.data 109029341 # Write bandwidth from this memory (bytes/s) 290system.ruby.phys_mem.bw_write::cpu1.CUs0.ComputeUnit 383574 # Write bandwidth from this memory (bytes/s) 291system.ruby.phys_mem.bw_write::cpu1.CUs1.ComputeUnit 383574 # Write bandwidth from this memory (bytes/s) 292system.ruby.phys_mem.bw_write::total 109796489 # Write bandwidth from this memory (bytes/s) 293system.ruby.phys_mem.bw_total::cpu0.inst 1043979877 # Total bandwidth to/from this memory (bytes/s) 294system.ruby.phys_mem.bw_total::cpu0.data 288577818 # Total bandwidth to/from this memory (bytes/s) 295system.ruby.phys_mem.bw_total::cpu1.CUs0.ComputeUnit 4662818 # Total bandwidth to/from this memory (bytes/s) 296system.ruby.phys_mem.bw_total::cpu1.CUs1.ComputeUnit 4662818 # Total bandwidth to/from this memory (bytes/s) 297system.ruby.phys_mem.bw_total::total 1341883332 # Total bandwidth to/from this memory (bytes/s) 298system.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 299system.ruby.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 300system.ruby.outstanding_req_hist_seqr::bucket_size 1 301system.ruby.outstanding_req_hist_seqr::max_bucket 9 302system.ruby.outstanding_req_hist_seqr::samples 114203 303system.ruby.outstanding_req_hist_seqr::mean 1.000035 304system.ruby.outstanding_req_hist_seqr::gmean 1.000024 305system.ruby.outstanding_req_hist_seqr::stdev 0.005918 306system.ruby.outstanding_req_hist_seqr \| 0 0.00% 0.00% \| 114199 100.00% 100.00% \| 4 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 307system.ruby.outstanding_req_hist_seqr::total 114203 308system.ruby.outstanding_req_hist_coalsr::bucket_size 1 309system.ruby.outstanding_req_hist_coalsr::max_bucket 9 310system.ruby.outstanding_req_hist_coalsr::samples 27 311system.ruby.outstanding_req_hist_coalsr::mean 2.074074 312system.ruby.outstanding_req_hist_coalsr::gmean 1.820631 313system.ruby.outstanding_req_hist_coalsr::stdev 1.071517 314system.ruby.outstanding_req_hist_coalsr \| 0 0.00% 0.00% \| 10 37.04% 37.04% \| 9 33.33% 70.37% \| 4 14.81% 85.19% \| 4 14.81% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 315system.ruby.outstanding_req_hist_coalsr::total 27 316system.ruby.latency_hist_seqr::bucket_size 64 317system.ruby.latency_hist_seqr::max_bucket 639 318system.ruby.latency_hist_seqr::samples 114203 319system.ruby.latency_hist_seqr::mean 4.823332 320system.ruby.latency_hist_seqr::gmean 2.131609 321system.ruby.latency_hist_seqr::stdev 24.449444 322system.ruby.latency_hist_seqr \| 112668 98.66% 98.66% \| 0 0.00% 98.66% \| 0 0.00% 98.66% \| 1490 1.30% 99.96% \| 18 0.02% 99.98% \| 18 0.02% 99.99% \| 2 0.00% 99.99% \| 0 0.00% 99.99% \| 0 0.00% 99.99% \| 7 0.01% 100.00% 323system.ruby.latency_hist_seqr::total 114203 324system.ruby.latency_hist_coalsr::bucket_size 64 325system.ruby.latency_hist_coalsr::max_bucket 639 326system.ruby.latency_hist_coalsr::samples 27 327system.ruby.latency_hist_coalsr::mean 175.777778 328system.ruby.latency_hist_coalsr::gmean 29.086037 329system.ruby.latency_hist_coalsr::stdev 175.084668 330system.ruby.latency_hist_coalsr \| 13 48.15% 48.15% \| 0 0.00% 48.15% \| 0 0.00% 48.15% \| 1 3.70% 51.85% \| 2 7.41% 59.26% \| 7 25.93% 85.19% \| 4 14.81% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 331system.ruby.latency_hist_coalsr::total 27 332system.ruby.hit_latency_hist_seqr::bucket_size 64 333system.ruby.hit_latency_hist_seqr::max_bucket 639 334system.ruby.hit_latency_hist_seqr::samples 1535 335system.ruby.hit_latency_hist_seqr::mean 211.362215 336system.ruby.hit_latency_hist_seqr::gmean 209.793806 337system.ruby.hit_latency_hist_seqr::stdev 34.965177 338system.ruby.hit_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 1490 97.07% 97.07% \| 18 1.17% 98.24% \| 18 1.17% 99.41% \| 2 0.13% 99.54% \| 0 0.00% 99.54% \| 0 0.00% 99.54% \| 7 0.46% 100.00% 339system.ruby.hit_latency_hist_seqr::total 1535 340system.ruby.miss_latency_hist_seqr::bucket_size 4 341system.ruby.miss_latency_hist_seqr::max_bucket 39 342system.ruby.miss_latency_hist_seqr::samples 112668 343system.ruby.miss_latency_hist_seqr::mean 2.009426 344system.ruby.miss_latency_hist_seqr::gmean 2.002413 345system.ruby.miss_latency_hist_seqr::stdev 0.411800 346system.ruby.miss_latency_hist_seqr \| 112609 99.95% 99.95% \| 0 0.00% 99.95% \| 0 0.00% 99.95% \| 0 0.00% 99.95% \| 0 0.00% 99.95% \| 59 0.05% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 347system.ruby.miss_latency_hist_seqr::total 112668 348system.ruby.miss_latency_hist_coalsr::bucket_size 64 349system.ruby.miss_latency_hist_coalsr::max_bucket 639 350system.ruby.miss_latency_hist_coalsr::samples 27 351system.ruby.miss_latency_hist_coalsr::mean 175.777778 352system.ruby.miss_latency_hist_coalsr::gmean 29.086037 353system.ruby.miss_latency_hist_coalsr::stdev 175.084668 354system.ruby.miss_latency_hist_coalsr \| 13 48.15% 48.15% \| 0 0.00% 48.15% \| 0 0.00% 48.15% \| 1 3.70% 51.85% \| 2 7.41% 59.26% \| 7 25.93% 85.19% \| 4 14.81% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 355system.ruby.miss_latency_hist_coalsr::total 27 356system.ruby.L1Cache.incomplete_times_seqr 112609 357system.ruby.L2Cache.incomplete_times_seqr 59 358system.cp_cntrl0.L1D0cache.demand_hits 0 # Number of cache demand hits 359system.cp_cntrl0.L1D0cache.demand_misses 506 # Number of cache demand misses 360system.cp_cntrl0.L1D0cache.demand_accesses 506 # Number of cache demand accesses 361system.cp_cntrl0.L1D0cache.num_data_array_reads 16155 # number of data array reads 362system.cp_cntrl0.L1D0cache.num_data_array_writes 11985 # number of data array writes 363system.cp_cntrl0.L1D0cache.num_tag_array_reads 27132 # number of tag array reads 364system.cp_cntrl0.L1D0cache.num_tag_array_writes 1584 # number of tag array writes 365system.cp_cntrl0.L1D1cache.demand_hits 0 # Number of cache demand hits 366system.cp_cntrl0.L1D1cache.demand_misses 0 # Number of cache demand misses 367system.cp_cntrl0.L1D1cache.demand_accesses 0 # Number of cache demand accesses 368system.cp_cntrl0.L1Icache.demand_hits 0 # Number of cache demand hits 369system.cp_cntrl0.L1Icache.demand_misses 1088 # Number of cache demand misses 370system.cp_cntrl0.L1Icache.demand_accesses 1088 # Number of cache demand accesses 371system.cp_cntrl0.L1Icache.num_data_array_reads 86007 # number of data array reads 372system.cp_cntrl0.L1Icache.num_data_array_writes 54 # number of data array writes 373system.cp_cntrl0.L1Icache.num_tag_array_reads 87684 # number of tag array reads 374system.cp_cntrl0.L1Icache.num_tag_array_writes 54 # number of tag array writes 375system.cp_cntrl0.L2cache.demand_hits 0 # Number of cache demand hits 376system.cp_cntrl0.L2cache.demand_misses 1535 # Number of cache demand misses 377system.cp_cntrl0.L2cache.demand_accesses 1535 # Number of cache demand accesses 378system.cp_cntrl0.L2cache.num_data_array_reads 120 # number of data array reads 379system.cp_cntrl0.L2cache.num_data_array_writes 11982 # number of data array writes 380system.cp_cntrl0.L2cache.num_tag_array_reads 12057 # number of tag array reads 381system.cp_cntrl0.L2cache.num_tag_array_writes 1649 # number of tag array writes 382system.cp_cntrl0.mandatoryQueue.avg_buf_msgs 0.427713 # Average number of messages in buffer 383system.cp_cntrl0.mandatoryQueue.avg_stall_time 1999.994007 # Average number of cycles messages are stalled in this MB 384system.cp_cntrl0.probeToCore.avg_buf_msgs 0.000010 # Average number of messages in buffer 385system.cp_cntrl0.probeToCore.avg_stall_time 3665.454806 # Average number of cycles messages are stalled in this MB 386system.cp_cntrl0.requestFromCore.avg_buf_msgs 0.034499 # Average number of messages in buffer 387system.cp_cntrl0.requestFromCore.avg_stall_time 14999.617925 # Average number of cycles messages are stalled in this MB 388system.cp_cntrl0.responseFromCore.avg_buf_msgs 0.000315 # Average number of messages in buffer 389system.cp_cntrl0.responseFromCore.avg_stall_time 1717.844815 # Average number of cycles messages are stalled in this MB 390system.cp_cntrl0.responseToCore.avg_buf_msgs 0.001150 # Average number of messages in buffer 391system.cp_cntrl0.responseToCore.avg_stall_time 31990.122976 # Average number of cycles messages are stalled in this MB 392system.cp_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 393system.cp_cntrl0.sequencer1.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 394system.cp_cntrl0.triggerQueue.avg_buf_msgs 0.001591 # Average number of messages in buffer 395system.cp_cntrl0.triggerQueue.avg_stall_time 15959.959998 # Average number of cycles messages are stalled in this MB 396system.cp_cntrl0.unblockFromCore.avg_buf_msgs 0.034499 # Average number of messages in buffer 397system.cp_cntrl0.unblockFromCore.avg_stall_time 14995.033020 # Average number of cycles messages are stalled in this MB 398system.cp_cntrl0.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 399system.cpu0.clk_domain.clock 500 # Clock period in ticks 400system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 401system.cpu0.apic_clk_domain.clock 8000 # Clock period in ticks 402system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 403system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states	1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 0.000667 # Number of seconds simulated 4sim_ticks 667407500 # Number of ticks simulated 5final_tick 667407500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000000 # Frequency of simulated ticks 7host_inst_rate 176952 # Simulator instruction rate (inst/s) 8host_op_rate 363878 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 1763538835 # Simulator tick rate (ticks/s) 10host_mem_usage 1336256 # Number of bytes of host memory used 11host_seconds 0.38 # Real time elapsed on the host 12sim_insts 66963 # Number of instructions simulated 13sim_ops 137705 # Number of ops (including micro ops) simulated 14system.voltage_domain.voltage 1 # Voltage in Volts 15system.clk_domain.clock 1000 # Clock period in ticks 16system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 17system.mem_ctrls.bytes_read::dir_cntrl0 99136 # Number of bytes read from this memory 18system.mem_ctrls.bytes_read::total 99136 # Number of bytes read from this memory 19system.mem_ctrls.num_reads::dir_cntrl0 1549 # Number of read requests responded to by this memory 20system.mem_ctrls.num_reads::total 1549 # Number of read requests responded to by this memory 21system.mem_ctrls.bw_read::dir_cntrl0 148538936 # Total read bandwidth from this memory (bytes/s) 22system.mem_ctrls.bw_read::total 148538936 # Total read bandwidth from this memory (bytes/s) 23system.mem_ctrls.bw_total::dir_cntrl0 148538936 # Total bandwidth to/from this memory (bytes/s) 24system.mem_ctrls.bw_total::total 148538936 # Total bandwidth to/from this memory (bytes/s) 25system.mem_ctrls.readReqs 1549 # Number of read requests accepted 26system.mem_ctrls.writeReqs 0 # Number of write requests accepted 27system.mem_ctrls.readBursts 1549 # Number of DRAM read bursts, including those serviced by the write queue 28system.mem_ctrls.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue 29system.mem_ctrls.bytesReadDRAM 99136 # Total number of bytes read from DRAM 30system.mem_ctrls.bytesReadWrQ 0 # Total number of bytes read from write queue 31system.mem_ctrls.bytesWritten 0 # Total number of bytes written to DRAM 32system.mem_ctrls.bytesReadSys 99136 # Total read bytes from the system interface side 33system.mem_ctrls.bytesWrittenSys 0 # Total written bytes from the system interface side 34system.mem_ctrls.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue 35system.mem_ctrls.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one 36system.mem_ctrls.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 37system.mem_ctrls.perBankRdBursts::0 122 # Per bank write bursts 38system.mem_ctrls.perBankRdBursts::1 192 # Per bank write bursts 39system.mem_ctrls.perBankRdBursts::2 91 # Per bank write bursts 40system.mem_ctrls.perBankRdBursts::3 44 # Per bank write bursts 41system.mem_ctrls.perBankRdBursts::4 61 # Per bank write bursts 42system.mem_ctrls.perBankRdBursts::5 79 # Per bank write bursts 43system.mem_ctrls.perBankRdBursts::6 52 # Per bank write bursts 44system.mem_ctrls.perBankRdBursts::7 42 # Per bank write bursts 45system.mem_ctrls.perBankRdBursts::8 54 # Per bank write bursts 46system.mem_ctrls.perBankRdBursts::9 56 # Per bank write bursts 47system.mem_ctrls.perBankRdBursts::10 174 # Per bank write bursts 48system.mem_ctrls.perBankRdBursts::11 90 # Per bank write bursts 49system.mem_ctrls.perBankRdBursts::12 222 # Per bank write bursts 50system.mem_ctrls.perBankRdBursts::13 125 # Per bank write bursts 51system.mem_ctrls.perBankRdBursts::14 51 # Per bank write bursts 52system.mem_ctrls.perBankRdBursts::15 94 # Per bank write bursts 53system.mem_ctrls.perBankWrBursts::0 0 # Per bank write bursts 54system.mem_ctrls.perBankWrBursts::1 0 # Per bank write bursts 55system.mem_ctrls.perBankWrBursts::2 0 # Per bank write bursts 56system.mem_ctrls.perBankWrBursts::3 0 # Per bank write bursts 57system.mem_ctrls.perBankWrBursts::4 0 # Per bank write bursts 58system.mem_ctrls.perBankWrBursts::5 0 # Per bank write bursts 59system.mem_ctrls.perBankWrBursts::6 0 # Per bank write bursts 60system.mem_ctrls.perBankWrBursts::7 0 # Per bank write bursts 61system.mem_ctrls.perBankWrBursts::8 0 # Per bank write bursts 62system.mem_ctrls.perBankWrBursts::9 0 # Per bank write bursts 63system.mem_ctrls.perBankWrBursts::10 0 # Per bank write bursts 64system.mem_ctrls.perBankWrBursts::11 0 # Per bank write bursts 65system.mem_ctrls.perBankWrBursts::12 0 # Per bank write bursts 66system.mem_ctrls.perBankWrBursts::13 0 # Per bank write bursts 67system.mem_ctrls.perBankWrBursts::14 0 # Per bank write bursts 68system.mem_ctrls.perBankWrBursts::15 0 # Per bank write bursts 69system.mem_ctrls.numRdRetry 0 # Number of times read queue was full causing retry 70system.mem_ctrls.numWrRetry 0 # Number of times write queue was full causing retry 71system.mem_ctrls.totGap 667174000 # Total gap between requests 72system.mem_ctrls.readPktSize::0 0 # Read request sizes (log2) 73system.mem_ctrls.readPktSize::1 0 # Read request sizes (log2) 74system.mem_ctrls.readPktSize::2 0 # Read request sizes (log2) 75system.mem_ctrls.readPktSize::3 0 # Read request sizes (log2) 76system.mem_ctrls.readPktSize::4 0 # Read request sizes (log2) 77system.mem_ctrls.readPktSize::5 0 # Read request sizes (log2) 78system.mem_ctrls.readPktSize::6 1549 # Read request sizes (log2) 79system.mem_ctrls.writePktSize::0 0 # Write request sizes (log2) 80system.mem_ctrls.writePktSize::1 0 # Write request sizes (log2) 81system.mem_ctrls.writePktSize::2 0 # Write request sizes (log2) 82system.mem_ctrls.writePktSize::3 0 # Write request sizes (log2) 83system.mem_ctrls.writePktSize::4 0 # Write request sizes (log2) 84system.mem_ctrls.writePktSize::5 0 # Write request sizes (log2) 85system.mem_ctrls.writePktSize::6 0 # Write request sizes (log2) 86system.mem_ctrls.rdQLenPdf::0 1540 # What read queue length does an incoming req see 87system.mem_ctrls.rdQLenPdf::1 2 # What read queue length does an incoming req see 88system.mem_ctrls.rdQLenPdf::2 1 # What read queue length does an incoming req see 89system.mem_ctrls.rdQLenPdf::3 1 # What read queue length does an incoming req see 90system.mem_ctrls.rdQLenPdf::4 2 # What read queue length does an incoming req see 91system.mem_ctrls.rdQLenPdf::5 1 # What read queue length does an incoming req see 92system.mem_ctrls.rdQLenPdf::6 1 # What read queue length does an incoming req see 93system.mem_ctrls.rdQLenPdf::7 1 # What read queue length does an incoming req see 94system.mem_ctrls.rdQLenPdf::8 0 # What read queue length does an incoming req see 95system.mem_ctrls.rdQLenPdf::9 0 # What read queue length does an incoming req see 96system.mem_ctrls.rdQLenPdf::10 0 # What read queue length does an incoming req see 97system.mem_ctrls.rdQLenPdf::11 0 # What read queue length does an incoming req see 98system.mem_ctrls.rdQLenPdf::12 0 # What read queue length does an incoming req see 99system.mem_ctrls.rdQLenPdf::13 0 # What read queue length does an incoming req see 100system.mem_ctrls.rdQLenPdf::14 0 # What read queue length does an incoming req see 101system.mem_ctrls.rdQLenPdf::15 0 # What read queue length does an incoming req see 102system.mem_ctrls.rdQLenPdf::16 0 # What read queue length does an incoming req see 103system.mem_ctrls.rdQLenPdf::17 0 # What read queue length does an incoming req see 104system.mem_ctrls.rdQLenPdf::18 0 # What read queue length does an incoming req see 105system.mem_ctrls.rdQLenPdf::19 0 # What read queue length does an incoming req see 106system.mem_ctrls.rdQLenPdf::20 0 # What read queue length does an incoming req see 107system.mem_ctrls.rdQLenPdf::21 0 # What read queue length does an incoming req see 108system.mem_ctrls.rdQLenPdf::22 0 # What read queue length does an incoming req see 109system.mem_ctrls.rdQLenPdf::23 0 # What read queue length does an incoming req see 110system.mem_ctrls.rdQLenPdf::24 0 # What read queue length does an incoming req see 111system.mem_ctrls.rdQLenPdf::25 0 # What read queue length does an incoming req see 112system.mem_ctrls.rdQLenPdf::26 0 # What read queue length does an incoming req see 113system.mem_ctrls.rdQLenPdf::27 0 # What read queue length does an incoming req see 114system.mem_ctrls.rdQLenPdf::28 0 # What read queue length does an incoming req see 115system.mem_ctrls.rdQLenPdf::29 0 # What read queue length does an incoming req see 116system.mem_ctrls.rdQLenPdf::30 0 # What read queue length does an incoming req see 117system.mem_ctrls.rdQLenPdf::31 0 # What read queue length does an incoming req see 118system.mem_ctrls.wrQLenPdf::0 0 # What write queue length does an incoming req see 119system.mem_ctrls.wrQLenPdf::1 0 # What write queue length does an incoming req see 120system.mem_ctrls.wrQLenPdf::2 0 # What write queue length does an incoming req see 121system.mem_ctrls.wrQLenPdf::3 0 # What write queue length does an incoming req see 122system.mem_ctrls.wrQLenPdf::4 0 # What write queue length does an incoming req see 123system.mem_ctrls.wrQLenPdf::5 0 # What write queue length does an incoming req see 124system.mem_ctrls.wrQLenPdf::6 0 # What write queue length does an incoming req see 125system.mem_ctrls.wrQLenPdf::7 0 # What write queue length does an incoming req see 126system.mem_ctrls.wrQLenPdf::8 0 # What write queue length does an incoming req see 127system.mem_ctrls.wrQLenPdf::9 0 # What write queue length does an incoming req see 128system.mem_ctrls.wrQLenPdf::10 0 # What write queue length does an incoming req see 129system.mem_ctrls.wrQLenPdf::11 0 # What write queue length does an incoming req see 130system.mem_ctrls.wrQLenPdf::12 0 # What write queue length does an incoming req see 131system.mem_ctrls.wrQLenPdf::13 0 # What write queue length does an incoming req see 132system.mem_ctrls.wrQLenPdf::14 0 # What write queue length does an incoming req see 133system.mem_ctrls.wrQLenPdf::15 0 # What write queue length does an incoming req see 134system.mem_ctrls.wrQLenPdf::16 0 # What write queue length does an incoming req see 135system.mem_ctrls.wrQLenPdf::17 0 # What write queue length does an incoming req see 136system.mem_ctrls.wrQLenPdf::18 0 # What write queue length does an incoming req see 137system.mem_ctrls.wrQLenPdf::19 0 # What write queue length does an incoming req see 138system.mem_ctrls.wrQLenPdf::20 0 # What write queue length does an incoming req see 139system.mem_ctrls.wrQLenPdf::21 0 # What write queue length does an incoming req see 140system.mem_ctrls.wrQLenPdf::22 0 # What write queue length does an incoming req see 141system.mem_ctrls.wrQLenPdf::23 0 # What write queue length does an incoming req see 142system.mem_ctrls.wrQLenPdf::24 0 # What write queue length does an incoming req see 143system.mem_ctrls.wrQLenPdf::25 0 # What write queue length does an incoming req see 144system.mem_ctrls.wrQLenPdf::26 0 # What write queue length does an incoming req see 145system.mem_ctrls.wrQLenPdf::27 0 # What write queue length does an incoming req see 146system.mem_ctrls.wrQLenPdf::28 0 # What write queue length does an incoming req see 147system.mem_ctrls.wrQLenPdf::29 0 # What write queue length does an incoming req see 148system.mem_ctrls.wrQLenPdf::30 0 # What write queue length does an incoming req see 149system.mem_ctrls.wrQLenPdf::31 0 # What write queue length does an incoming req see 150system.mem_ctrls.wrQLenPdf::32 0 # What write queue length does an incoming req see 151system.mem_ctrls.wrQLenPdf::33 0 # What write queue length does an incoming req see 152system.mem_ctrls.wrQLenPdf::34 0 # What write queue length does an incoming req see 153system.mem_ctrls.wrQLenPdf::35 0 # What write queue length does an incoming req see 154system.mem_ctrls.wrQLenPdf::36 0 # What write queue length does an incoming req see 155system.mem_ctrls.wrQLenPdf::37 0 # What write queue length does an incoming req see 156system.mem_ctrls.wrQLenPdf::38 0 # What write queue length does an incoming req see 157system.mem_ctrls.wrQLenPdf::39 0 # What write queue length does an incoming req see 158system.mem_ctrls.wrQLenPdf::40 0 # What write queue length does an incoming req see 159system.mem_ctrls.wrQLenPdf::41 0 # What write queue length does an incoming req see 160system.mem_ctrls.wrQLenPdf::42 0 # What write queue length does an incoming req see 161system.mem_ctrls.wrQLenPdf::43 0 # What write queue length does an incoming req see 162system.mem_ctrls.wrQLenPdf::44 0 # What write queue length does an incoming req see 163system.mem_ctrls.wrQLenPdf::45 0 # What write queue length does an incoming req see 164system.mem_ctrls.wrQLenPdf::46 0 # What write queue length does an incoming req see 165system.mem_ctrls.wrQLenPdf::47 0 # What write queue length does an incoming req see 166system.mem_ctrls.wrQLenPdf::48 0 # What write queue length does an incoming req see 167system.mem_ctrls.wrQLenPdf::49 0 # What write queue length does an incoming req see 168system.mem_ctrls.wrQLenPdf::50 0 # What write queue length does an incoming req see 169system.mem_ctrls.wrQLenPdf::51 0 # What write queue length does an incoming req see 170system.mem_ctrls.wrQLenPdf::52 0 # What write queue length does an incoming req see 171system.mem_ctrls.wrQLenPdf::53 0 # What write queue length does an incoming req see 172system.mem_ctrls.wrQLenPdf::54 0 # What write queue length does an incoming req see 173system.mem_ctrls.wrQLenPdf::55 0 # What write queue length does an incoming req see 174system.mem_ctrls.wrQLenPdf::56 0 # What write queue length does an incoming req see 175system.mem_ctrls.wrQLenPdf::57 0 # What write queue length does an incoming req see 176system.mem_ctrls.wrQLenPdf::58 0 # What write queue length does an incoming req see 177system.mem_ctrls.wrQLenPdf::59 0 # What write queue length does an incoming req see 178system.mem_ctrls.wrQLenPdf::60 0 # What write queue length does an incoming req see 179system.mem_ctrls.wrQLenPdf::61 0 # What write queue length does an incoming req see 180system.mem_ctrls.wrQLenPdf::62 0 # What write queue length does an incoming req see 181system.mem_ctrls.wrQLenPdf::63 0 # What write queue length does an incoming req see 182system.mem_ctrls.bytesPerActivate::samples 484 # Bytes accessed per row activation 183system.mem_ctrls.bytesPerActivate::mean 203.371901 # Bytes accessed per row activation 184system.mem_ctrls.bytesPerActivate::gmean 144.930715 # Bytes accessed per row activation 185system.mem_ctrls.bytesPerActivate::stdev 194.713066 # Bytes accessed per row activation 186system.mem_ctrls.bytesPerActivate::0-127 177 36.57% 36.57% # Bytes accessed per row activation 187system.mem_ctrls.bytesPerActivate::128-255 168 34.71% 71.28% # Bytes accessed per row activation 188system.mem_ctrls.bytesPerActivate::256-383 63 13.02% 84.30% # Bytes accessed per row activation 189system.mem_ctrls.bytesPerActivate::384-511 29 5.99% 90.29% # Bytes accessed per row activation 190system.mem_ctrls.bytesPerActivate::512-639 19 3.93% 94.21% # Bytes accessed per row activation 191system.mem_ctrls.bytesPerActivate::640-767 11 2.27% 96.49% # Bytes accessed per row activation 192system.mem_ctrls.bytesPerActivate::768-895 10 2.07% 98.55% # Bytes accessed per row activation 193system.mem_ctrls.bytesPerActivate::896-1023 2 0.41% 98.97% # Bytes accessed per row activation 194system.mem_ctrls.bytesPerActivate::1024-1151 5 1.03% 100.00% # Bytes accessed per row activation 195system.mem_ctrls.bytesPerActivate::total 484 # Bytes accessed per row activation 196system.mem_ctrls.totQLat 31625750 # Total ticks spent queuing 197system.mem_ctrls.totMemAccLat 60669500 # Total ticks spent from burst creation until serviced by the DRAM 198system.mem_ctrls.totBusLat 7745000 # Total ticks spent in databus transfers 199system.mem_ctrls.avgQLat 20416.88 # Average queueing delay per DRAM burst 200system.mem_ctrls.avgBusLat 5000.00 # Average bus latency per DRAM burst 201system.mem_ctrls.avgMemAccLat 39166.88 # Average memory access latency per DRAM burst 202system.mem_ctrls.avgRdBW 148.54 # Average DRAM read bandwidth in MiByte/s 203system.mem_ctrls.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s 204system.mem_ctrls.avgRdBWSys 148.54 # Average system read bandwidth in MiByte/s 205system.mem_ctrls.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s 206system.mem_ctrls.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 207system.mem_ctrls.busUtil 1.16 # Data bus utilization in percentage 208system.mem_ctrls.busUtilRead 1.16 # Data bus utilization in percentage for reads 209system.mem_ctrls.busUtilWrite 0.00 # Data bus utilization in percentage for writes 210system.mem_ctrls.avgRdQLen 1.00 # Average read queue length when enqueuing 211system.mem_ctrls.avgWrQLen 0.00 # Average write queue length when enqueuing 212system.mem_ctrls.readRowHits 1060 # Number of row buffer hits during reads 213system.mem_ctrls.writeRowHits 0 # Number of row buffer hits during writes 214system.mem_ctrls.readRowHitRate 68.43 # Row buffer hit rate for reads 215system.mem_ctrls.writeRowHitRate nan # Row buffer hit rate for writes 216system.mem_ctrls.avgGap 430712.72 # Average gap between requests 217system.mem_ctrls.pageHitRate 68.43 # Row buffer hit rate, read and write combined 218system.mem_ctrls_0.actEnergy 1320900 # Energy for activate commands per rank (pJ) 219system.mem_ctrls_0.preEnergy 694485 # Energy for precharge commands per rank (pJ) 220system.mem_ctrls_0.readEnergy 4876620 # Energy for read commands per rank (pJ) 221system.mem_ctrls_0.writeEnergy 0 # Energy for write commands per rank (pJ) 222system.mem_ctrls_0.refreshEnergy 51629760.000000 # Energy for refresh commands per rank (pJ) 223system.mem_ctrls_0.actBackEnergy 18588840 # Energy for active background per rank (pJ) 224system.mem_ctrls_0.preBackEnergy 1670400 # Energy for precharge background per rank (pJ) 225system.mem_ctrls_0.actPowerDownEnergy 210561990 # Energy for active power-down per rank (pJ) 226system.mem_ctrls_0.prePowerDownEnergy 42231360 # Energy for precharge power-down per rank (pJ) 227system.mem_ctrls_0.selfRefreshEnergy 15446940 # Energy for self refresh per rank (pJ) 228system.mem_ctrls_0.totalEnergy 347021295 # Total energy per rank (pJ) 229system.mem_ctrls_0.averagePower 519.954143 # Core power per rank (mW) 230system.mem_ctrls_0.totalIdleTime 622134250 # Total Idle time Per DRAM Rank 231system.mem_ctrls_0.memoryStateTime::IDLE 2030000 # Time in different power states 232system.mem_ctrls_0.memoryStateTime::REF 21876000 # Time in different power states 233system.mem_ctrls_0.memoryStateTime::SREF 50557000 # Time in different power states 234system.mem_ctrls_0.memoryStateTime::PRE_PDN 109975750 # Time in different power states 235system.mem_ctrls_0.memoryStateTime::ACT 21192250 # Time in different power states 236system.mem_ctrls_0.memoryStateTime::ACT_PDN 461776500 # Time in different power states 237system.mem_ctrls_1.actEnergy 2170560 # Energy for activate commands per rank (pJ) 238system.mem_ctrls_1.preEnergy 1142295 # Energy for precharge commands per rank (pJ) 239system.mem_ctrls_1.readEnergy 6183240 # Energy for read commands per rank (pJ) 240system.mem_ctrls_1.writeEnergy 0 # Energy for write commands per rank (pJ) 241system.mem_ctrls_1.refreshEnergy 52244400.000000 # Energy for refresh commands per rank (pJ) 242system.mem_ctrls_1.actBackEnergy 21584190 # Energy for active background per rank (pJ) 243system.mem_ctrls_1.preBackEnergy 1299360 # Energy for precharge background per rank (pJ) 244system.mem_ctrls_1.actPowerDownEnergy 243510840 # Energy for active power-down per rank (pJ) 245system.mem_ctrls_1.prePowerDownEnergy 28002720 # Energy for precharge power-down per rank (pJ) 246system.mem_ctrls_1.selfRefreshEnergy 2892540 # Energy for self refresh per rank (pJ) 247system.mem_ctrls_1.totalEnergy 359030145 # Total energy per rank (pJ) 248system.mem_ctrls_1.averagePower 537.947423 # Core power per rank (mW) 249system.mem_ctrls_1.totalIdleTime 616133750 # Total Idle time Per DRAM Rank 250system.mem_ctrls_1.memoryStateTime::IDLE 980000 # Time in different power states 251system.mem_ctrls_1.memoryStateTime::REF 22106000 # Time in different power states 252system.mem_ctrls_1.memoryStateTime::SREF 9751250 # Time in different power states 253system.mem_ctrls_1.memoryStateTime::PRE_PDN 72913500 # Time in different power states 254system.mem_ctrls_1.memoryStateTime::ACT 27618000 # Time in different power states 255system.mem_ctrls_1.memoryStateTime::ACT_PDN 534038750 # Time in different power states 256system.ruby.clk_domain.clock 500 # Clock period in ticks 257system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 258system.ruby.phys_mem.bytes_read::cpu0.inst 696760 # Number of bytes read from this memory 259system.ruby.phys_mem.bytes_read::cpu0.data 119832 # Number of bytes read from this memory 260system.ruby.phys_mem.bytes_read::cpu1.CUs0.ComputeUnit 2856 # Number of bytes read from this memory 261system.ruby.phys_mem.bytes_read::cpu1.CUs1.ComputeUnit 2856 # Number of bytes read from this memory 262system.ruby.phys_mem.bytes_read::total 822304 # Number of bytes read from this memory 263system.ruby.phys_mem.bytes_inst_read::cpu0.inst 696760 # Number of instructions bytes read from this memory 264system.ruby.phys_mem.bytes_inst_read::cpu1.CUs0.ComputeUnit 1576 # Number of instructions bytes read from this memory 265system.ruby.phys_mem.bytes_inst_read::cpu1.CUs1.ComputeUnit 1576 # Number of instructions bytes read from this memory 266system.ruby.phys_mem.bytes_inst_read::total 699912 # Number of instructions bytes read from this memory 267system.ruby.phys_mem.bytes_written::cpu0.data 72767 # Number of bytes written to this memory 268system.ruby.phys_mem.bytes_written::cpu1.CUs0.ComputeUnit 256 # Number of bytes written to this memory 269system.ruby.phys_mem.bytes_written::cpu1.CUs1.ComputeUnit 256 # Number of bytes written to this memory 270system.ruby.phys_mem.bytes_written::total 73279 # Number of bytes written to this memory 271system.ruby.phys_mem.num_reads::cpu0.inst 87095 # Number of read requests responded to by this memory 272system.ruby.phys_mem.num_reads::cpu0.data 16686 # Number of read requests responded to by this memory 273system.ruby.phys_mem.num_reads::cpu1.CUs0.ComputeUnit 547 # Number of read requests responded to by this memory 274system.ruby.phys_mem.num_reads::cpu1.CUs1.ComputeUnit 547 # Number of read requests responded to by this memory 275system.ruby.phys_mem.num_reads::total 104875 # Number of read requests responded to by this memory 276system.ruby.phys_mem.num_writes::cpu0.data 10422 # Number of write requests responded to by this memory 277system.ruby.phys_mem.num_writes::cpu1.CUs0.ComputeUnit 256 # Number of write requests responded to by this memory 278system.ruby.phys_mem.num_writes::cpu1.CUs1.ComputeUnit 256 # Number of write requests responded to by this memory 279system.ruby.phys_mem.num_writes::total 10934 # Number of write requests responded to by this memory 280system.ruby.phys_mem.bw_read::cpu0.inst 1043979877 # Total read bandwidth from this memory (bytes/s) 281system.ruby.phys_mem.bw_read::cpu0.data 179548477 # Total read bandwidth from this memory (bytes/s) 282system.ruby.phys_mem.bw_read::cpu1.CUs0.ComputeUnit 4279245 # Total read bandwidth from this memory (bytes/s) 283system.ruby.phys_mem.bw_read::cpu1.CUs1.ComputeUnit 4279245 # Total read bandwidth from this memory (bytes/s) 284system.ruby.phys_mem.bw_read::total 1232086843 # Total read bandwidth from this memory (bytes/s) 285system.ruby.phys_mem.bw_inst_read::cpu0.inst 1043979877 # Instruction read bandwidth from this memory (bytes/s) 286system.ruby.phys_mem.bw_inst_read::cpu1.CUs0.ComputeUnit 2361376 # Instruction read bandwidth from this memory (bytes/s) 287system.ruby.phys_mem.bw_inst_read::cpu1.CUs1.ComputeUnit 2361376 # Instruction read bandwidth from this memory (bytes/s) 288system.ruby.phys_mem.bw_inst_read::total 1048702629 # Instruction read bandwidth from this memory (bytes/s) 289system.ruby.phys_mem.bw_write::cpu0.data 109029341 # Write bandwidth from this memory (bytes/s) 290system.ruby.phys_mem.bw_write::cpu1.CUs0.ComputeUnit 383574 # Write bandwidth from this memory (bytes/s) 291system.ruby.phys_mem.bw_write::cpu1.CUs1.ComputeUnit 383574 # Write bandwidth from this memory (bytes/s) 292system.ruby.phys_mem.bw_write::total 109796489 # Write bandwidth from this memory (bytes/s) 293system.ruby.phys_mem.bw_total::cpu0.inst 1043979877 # Total bandwidth to/from this memory (bytes/s) 294system.ruby.phys_mem.bw_total::cpu0.data 288577818 # Total bandwidth to/from this memory (bytes/s) 295system.ruby.phys_mem.bw_total::cpu1.CUs0.ComputeUnit 4662818 # Total bandwidth to/from this memory (bytes/s) 296system.ruby.phys_mem.bw_total::cpu1.CUs1.ComputeUnit 4662818 # Total bandwidth to/from this memory (bytes/s) 297system.ruby.phys_mem.bw_total::total 1341883332 # Total bandwidth to/from this memory (bytes/s) 298system.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 299system.ruby.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 300system.ruby.outstanding_req_hist_seqr::bucket_size 1 301system.ruby.outstanding_req_hist_seqr::max_bucket 9 302system.ruby.outstanding_req_hist_seqr::samples 114203 303system.ruby.outstanding_req_hist_seqr::mean 1.000035 304system.ruby.outstanding_req_hist_seqr::gmean 1.000024 305system.ruby.outstanding_req_hist_seqr::stdev 0.005918 306system.ruby.outstanding_req_hist_seqr \| 0 0.00% 0.00% \| 114199 100.00% 100.00% \| 4 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 307system.ruby.outstanding_req_hist_seqr::total 114203 308system.ruby.outstanding_req_hist_coalsr::bucket_size 1 309system.ruby.outstanding_req_hist_coalsr::max_bucket 9 310system.ruby.outstanding_req_hist_coalsr::samples 27 311system.ruby.outstanding_req_hist_coalsr::mean 2.074074 312system.ruby.outstanding_req_hist_coalsr::gmean 1.820631 313system.ruby.outstanding_req_hist_coalsr::stdev 1.071517 314system.ruby.outstanding_req_hist_coalsr \| 0 0.00% 0.00% \| 10 37.04% 37.04% \| 9 33.33% 70.37% \| 4 14.81% 85.19% \| 4 14.81% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 315system.ruby.outstanding_req_hist_coalsr::total 27 316system.ruby.latency_hist_seqr::bucket_size 64 317system.ruby.latency_hist_seqr::max_bucket 639 318system.ruby.latency_hist_seqr::samples 114203 319system.ruby.latency_hist_seqr::mean 4.823332 320system.ruby.latency_hist_seqr::gmean 2.131609 321system.ruby.latency_hist_seqr::stdev 24.449444 322system.ruby.latency_hist_seqr \| 112668 98.66% 98.66% \| 0 0.00% 98.66% \| 0 0.00% 98.66% \| 1490 1.30% 99.96% \| 18 0.02% 99.98% \| 18 0.02% 99.99% \| 2 0.00% 99.99% \| 0 0.00% 99.99% \| 0 0.00% 99.99% \| 7 0.01% 100.00% 323system.ruby.latency_hist_seqr::total 114203 324system.ruby.latency_hist_coalsr::bucket_size 64 325system.ruby.latency_hist_coalsr::max_bucket 639 326system.ruby.latency_hist_coalsr::samples 27 327system.ruby.latency_hist_coalsr::mean 175.777778 328system.ruby.latency_hist_coalsr::gmean 29.086037 329system.ruby.latency_hist_coalsr::stdev 175.084668 330system.ruby.latency_hist_coalsr \| 13 48.15% 48.15% \| 0 0.00% 48.15% \| 0 0.00% 48.15% \| 1 3.70% 51.85% \| 2 7.41% 59.26% \| 7 25.93% 85.19% \| 4 14.81% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 331system.ruby.latency_hist_coalsr::total 27 332system.ruby.hit_latency_hist_seqr::bucket_size 64 333system.ruby.hit_latency_hist_seqr::max_bucket 639 334system.ruby.hit_latency_hist_seqr::samples 1535 335system.ruby.hit_latency_hist_seqr::mean 211.362215 336system.ruby.hit_latency_hist_seqr::gmean 209.793806 337system.ruby.hit_latency_hist_seqr::stdev 34.965177 338system.ruby.hit_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 1490 97.07% 97.07% \| 18 1.17% 98.24% \| 18 1.17% 99.41% \| 2 0.13% 99.54% \| 0 0.00% 99.54% \| 0 0.00% 99.54% \| 7 0.46% 100.00% 339system.ruby.hit_latency_hist_seqr::total 1535 340system.ruby.miss_latency_hist_seqr::bucket_size 4 341system.ruby.miss_latency_hist_seqr::max_bucket 39 342system.ruby.miss_latency_hist_seqr::samples 112668 343system.ruby.miss_latency_hist_seqr::mean 2.009426 344system.ruby.miss_latency_hist_seqr::gmean 2.002413 345system.ruby.miss_latency_hist_seqr::stdev 0.411800 346system.ruby.miss_latency_hist_seqr \| 112609 99.95% 99.95% \| 0 0.00% 99.95% \| 0 0.00% 99.95% \| 0 0.00% 99.95% \| 0 0.00% 99.95% \| 59 0.05% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 347system.ruby.miss_latency_hist_seqr::total 112668 348system.ruby.miss_latency_hist_coalsr::bucket_size 64 349system.ruby.miss_latency_hist_coalsr::max_bucket 639 350system.ruby.miss_latency_hist_coalsr::samples 27 351system.ruby.miss_latency_hist_coalsr::mean 175.777778 352system.ruby.miss_latency_hist_coalsr::gmean 29.086037 353system.ruby.miss_latency_hist_coalsr::stdev 175.084668 354system.ruby.miss_latency_hist_coalsr \| 13 48.15% 48.15% \| 0 0.00% 48.15% \| 0 0.00% 48.15% \| 1 3.70% 51.85% \| 2 7.41% 59.26% \| 7 25.93% 85.19% \| 4 14.81% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 355system.ruby.miss_latency_hist_coalsr::total 27 356system.ruby.L1Cache.incomplete_times_seqr 112609 357system.ruby.L2Cache.incomplete_times_seqr 59 358system.cp_cntrl0.L1D0cache.demand_hits 0 # Number of cache demand hits 359system.cp_cntrl0.L1D0cache.demand_misses 506 # Number of cache demand misses 360system.cp_cntrl0.L1D0cache.demand_accesses 506 # Number of cache demand accesses 361system.cp_cntrl0.L1D0cache.num_data_array_reads 16155 # number of data array reads 362system.cp_cntrl0.L1D0cache.num_data_array_writes 11985 # number of data array writes 363system.cp_cntrl0.L1D0cache.num_tag_array_reads 27132 # number of tag array reads 364system.cp_cntrl0.L1D0cache.num_tag_array_writes 1584 # number of tag array writes 365system.cp_cntrl0.L1D1cache.demand_hits 0 # Number of cache demand hits 366system.cp_cntrl0.L1D1cache.demand_misses 0 # Number of cache demand misses 367system.cp_cntrl0.L1D1cache.demand_accesses 0 # Number of cache demand accesses 368system.cp_cntrl0.L1Icache.demand_hits 0 # Number of cache demand hits 369system.cp_cntrl0.L1Icache.demand_misses 1088 # Number of cache demand misses 370system.cp_cntrl0.L1Icache.demand_accesses 1088 # Number of cache demand accesses 371system.cp_cntrl0.L1Icache.num_data_array_reads 86007 # number of data array reads 372system.cp_cntrl0.L1Icache.num_data_array_writes 54 # number of data array writes 373system.cp_cntrl0.L1Icache.num_tag_array_reads 87684 # number of tag array reads 374system.cp_cntrl0.L1Icache.num_tag_array_writes 54 # number of tag array writes 375system.cp_cntrl0.L2cache.demand_hits 0 # Number of cache demand hits 376system.cp_cntrl0.L2cache.demand_misses 1535 # Number of cache demand misses 377system.cp_cntrl0.L2cache.demand_accesses 1535 # Number of cache demand accesses 378system.cp_cntrl0.L2cache.num_data_array_reads 120 # number of data array reads 379system.cp_cntrl0.L2cache.num_data_array_writes 11982 # number of data array writes 380system.cp_cntrl0.L2cache.num_tag_array_reads 12057 # number of tag array reads 381system.cp_cntrl0.L2cache.num_tag_array_writes 1649 # number of tag array writes 382system.cp_cntrl0.mandatoryQueue.avg_buf_msgs 0.427713 # Average number of messages in buffer 383system.cp_cntrl0.mandatoryQueue.avg_stall_time 1999.994007 # Average number of cycles messages are stalled in this MB 384system.cp_cntrl0.probeToCore.avg_buf_msgs 0.000010 # Average number of messages in buffer 385system.cp_cntrl0.probeToCore.avg_stall_time 3665.454806 # Average number of cycles messages are stalled in this MB 386system.cp_cntrl0.requestFromCore.avg_buf_msgs 0.034499 # Average number of messages in buffer 387system.cp_cntrl0.requestFromCore.avg_stall_time 14999.617925 # Average number of cycles messages are stalled in this MB 388system.cp_cntrl0.responseFromCore.avg_buf_msgs 0.000315 # Average number of messages in buffer 389system.cp_cntrl0.responseFromCore.avg_stall_time 1717.844815 # Average number of cycles messages are stalled in this MB 390system.cp_cntrl0.responseToCore.avg_buf_msgs 0.001150 # Average number of messages in buffer 391system.cp_cntrl0.responseToCore.avg_stall_time 31990.122976 # Average number of cycles messages are stalled in this MB 392system.cp_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 393system.cp_cntrl0.sequencer1.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 394system.cp_cntrl0.triggerQueue.avg_buf_msgs 0.001591 # Average number of messages in buffer 395system.cp_cntrl0.triggerQueue.avg_stall_time 15959.959998 # Average number of cycles messages are stalled in this MB 396system.cp_cntrl0.unblockFromCore.avg_buf_msgs 0.034499 # Average number of messages in buffer 397system.cp_cntrl0.unblockFromCore.avg_stall_time 14995.033020 # Average number of cycles messages are stalled in this MB 398system.cp_cntrl0.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 399system.cpu0.clk_domain.clock 500 # Clock period in ticks 400system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 401system.cpu0.apic_clk_domain.clock 8000 # Clock period in ticks 402system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 403system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states
404system.cpu0.workload.num_syscalls 21 # Number of system calls	404system.cpu0.workload.numSyscalls 21 # Number of system calls
405system.cpu0.numPwrStateTransitions 2 # Number of power state transitions 406system.cpu0.pwrStateClkGateDist::samples 1 # Distribution of time spent in the clock gated state 407system.cpu0.pwrStateClkGateDist::mean 2095501 # Distribution of time spent in the clock gated state 408system.cpu0.pwrStateClkGateDist::1000-5e+10 1 100.00% 100.00% # Distribution of time spent in the clock gated state 409system.cpu0.pwrStateClkGateDist::min_value 2095501 # Distribution of time spent in the clock gated state 410system.cpu0.pwrStateClkGateDist::max_value 2095501 # Distribution of time spent in the clock gated state 411system.cpu0.pwrStateClkGateDist::total 1 # Distribution of time spent in the clock gated state 412system.cpu0.pwrStateResidencyTicks::ON 665311999 # Cumulative time (in ticks) in various power states 413system.cpu0.pwrStateResidencyTicks::CLK_GATED 2095501 # Cumulative time (in ticks) in various power states 414system.cpu0.numCycles 1334815 # number of cpu cycles simulated 415system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started 416system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed 417system.cpu0.committedInsts 66963 # Number of instructions committed 418system.cpu0.committedOps 137705 # Number of ops (including micro ops) committed 419system.cpu0.num_int_alu_accesses 136380 # Number of integer alu accesses 420system.cpu0.num_fp_alu_accesses 1279 # Number of float alu accesses 421system.cpu0.num_func_calls 3196 # number of times a function call or return occured 422system.cpu0.num_conditional_control_insts 12151 # number of instructions that are conditional controls 423system.cpu0.num_int_insts 136380 # number of integer instructions 424system.cpu0.num_fp_insts 1279 # number of float instructions 425system.cpu0.num_int_register_reads 257490 # number of times the integer registers were read 426system.cpu0.num_int_register_writes 110039 # number of times the integer registers were written 427system.cpu0.num_fp_register_reads 1981 # number of times the floating registers were read 428system.cpu0.num_fp_register_writes 981 # number of times the floating registers were written 429system.cpu0.num_cc_register_reads 78262 # number of times the CC registers were read 430system.cpu0.num_cc_register_writes 42183 # number of times the CC registers were written 431system.cpu0.num_mem_refs 27198 # number of memory refs 432system.cpu0.num_load_insts 16684 # Number of load instructions 433system.cpu0.num_store_insts 10514 # Number of store instructions 434system.cpu0.num_idle_cycles 4191.003994 # Number of idle cycles 435system.cpu0.num_busy_cycles 1330623.996006 # Number of busy cycles 436system.cpu0.not_idle_fraction 0.996860 # Percentage of non-idle cycles 437system.cpu0.idle_fraction 0.003140 # Percentage of idle cycles 438system.cpu0.Branches 16199 # Number of branches fetched 439system.cpu0.op_class::No_OpClass 615 0.45% 0.45% # Class of executed instruction 440system.cpu0.op_class::IntAlu 108791 79.00% 79.45% # Class of executed instruction 441system.cpu0.op_class::IntMult 13 0.01% 79.46% # Class of executed instruction 442system.cpu0.op_class::IntDiv 138 0.10% 79.56% # Class of executed instruction 443system.cpu0.op_class::FloatAdd 950 0.69% 80.25% # Class of executed instruction 444system.cpu0.op_class::FloatCmp 0 0.00% 80.25% # Class of executed instruction 445system.cpu0.op_class::FloatCvt 0 0.00% 80.25% # Class of executed instruction 446system.cpu0.op_class::FloatMult 0 0.00% 80.25% # Class of executed instruction 447system.cpu0.op_class::FloatMultAcc 0 0.00% 80.25% # Class of executed instruction 448system.cpu0.op_class::FloatDiv 0 0.00% 80.25% # Class of executed instruction 449system.cpu0.op_class::FloatMisc 0 0.00% 80.25% # Class of executed instruction 450system.cpu0.op_class::FloatSqrt 0 0.00% 80.25% # Class of executed instruction 451system.cpu0.op_class::SimdAdd 0 0.00% 80.25% # Class of executed instruction 452system.cpu0.op_class::SimdAddAcc 0 0.00% 80.25% # Class of executed instruction 453system.cpu0.op_class::SimdAlu 0 0.00% 80.25% # Class of executed instruction 454system.cpu0.op_class::SimdCmp 0 0.00% 80.25% # Class of executed instruction 455system.cpu0.op_class::SimdCvt 0 0.00% 80.25% # Class of executed instruction 456system.cpu0.op_class::SimdMisc 0 0.00% 80.25% # Class of executed instruction 457system.cpu0.op_class::SimdMult 0 0.00% 80.25% # Class of executed instruction 458system.cpu0.op_class::SimdMultAcc 0 0.00% 80.25% # Class of executed instruction 459system.cpu0.op_class::SimdShift 0 0.00% 80.25% # Class of executed instruction 460system.cpu0.op_class::SimdShiftAcc 0 0.00% 80.25% # Class of executed instruction 461system.cpu0.op_class::SimdSqrt 0 0.00% 80.25% # Class of executed instruction 462system.cpu0.op_class::SimdFloatAdd 0 0.00% 80.25% # Class of executed instruction 463system.cpu0.op_class::SimdFloatAlu 0 0.00% 80.25% # Class of executed instruction 464system.cpu0.op_class::SimdFloatCmp 0 0.00% 80.25% # Class of executed instruction 465system.cpu0.op_class::SimdFloatCvt 0 0.00% 80.25% # Class of executed instruction 466system.cpu0.op_class::SimdFloatDiv 0 0.00% 80.25% # Class of executed instruction 467system.cpu0.op_class::SimdFloatMisc 0 0.00% 80.25% # Class of executed instruction 468system.cpu0.op_class::SimdFloatMult 0 0.00% 80.25% # Class of executed instruction 469system.cpu0.op_class::SimdFloatMultAcc 0 0.00% 80.25% # Class of executed instruction 470system.cpu0.op_class::SimdFloatSqrt 0 0.00% 80.25% # Class of executed instruction 471system.cpu0.op_class::MemRead 16382 11.90% 92.15% # Class of executed instruction 472system.cpu0.op_class::MemWrite 10514 7.64% 99.78% # Class of executed instruction 473system.cpu0.op_class::FloatMemRead 302 0.22% 100.00% # Class of executed instruction 474system.cpu0.op_class::FloatMemWrite 0 0.00% 100.00% # Class of executed instruction 475system.cpu0.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction 476system.cpu0.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction 477system.cpu0.op_class::total 137705 # Class of executed instruction 478system.cpu1.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 479system.cpu1.clk_domain.clock 1000 # Clock period in ticks 480system.cpu1.CUs0.localDataStore.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 481system.cpu1.CUs0.wavefronts00.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 482system.cpu1.CUs0.wavefronts00.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 483system.cpu1.CUs0.wavefronts00.timesBlockedDueRAWDependencies 309 # number of times the wf's instructions are blocked due to RAW dependencies 484system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::samples 39 # number of executed instructions with N source register operands 485system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::mean 0.794872 # number of executed instructions with N source register operands 486system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::stdev 0.863880 # number of executed instructions with N source register operands 487system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N source register operands 488system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::0-1 28 71.79% 71.79% # number of executed instructions with N source register operands 489system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::2-3 11 28.21% 100.00% # number of executed instructions with N source register operands 490system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::4 0 0.00% 100.00% # number of executed instructions with N source register operands 491system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N source register operands 492system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 493system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::max_value 2 # number of executed instructions with N source register operands 494system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::total 39 # number of executed instructions with N source register operands 495system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::samples 39 # number of executed instructions with N destination register operands 496system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::mean 0.589744 # number of executed instructions with N destination register operands 497system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::stdev 0.498310 # number of executed instructions with N destination register operands 498system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N destination register operands 499system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::0-1 39 100.00% 100.00% # number of executed instructions with N destination register operands 500system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::2-3 0 0.00% 100.00% # number of executed instructions with N destination register operands 501system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N destination register operands 502system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 503system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::max_value 1 # number of executed instructions with N destination register operands 504system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::total 39 # number of executed instructions with N destination register operands 505system.cpu1.CUs0.wavefronts01.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 506system.cpu1.CUs0.wavefronts01.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 507system.cpu1.CUs0.wavefronts01.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 508system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 509system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 510system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 511system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 512system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 513system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 514system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 515system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 516system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 517system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 518system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 519system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 520system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 521system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 522system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 523system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 524system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 525system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 526system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 527system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 528system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 529system.cpu1.CUs0.wavefronts02.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 530system.cpu1.CUs0.wavefronts02.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 531system.cpu1.CUs0.wavefronts02.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 532system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 533system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 534system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 535system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 536system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 537system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 538system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 539system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 540system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 541system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 542system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 543system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 544system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 545system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 546system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 547system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 548system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 549system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 550system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 551system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 552system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 553system.cpu1.CUs0.wavefronts03.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 554system.cpu1.CUs0.wavefronts03.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 555system.cpu1.CUs0.wavefronts03.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 556system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 557system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 558system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 559system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 560system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 561system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 562system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 563system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 564system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 565system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 566system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 567system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 568system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 569system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 570system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 571system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 572system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 573system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 574system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 575system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 576system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 577system.cpu1.CUs0.wavefronts04.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 578system.cpu1.CUs0.wavefronts04.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 579system.cpu1.CUs0.wavefronts04.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 580system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 581system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 582system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 583system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 584system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 585system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 586system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 587system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 588system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 589system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 590system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 591system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 592system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 593system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 594system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 595system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 596system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 597system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 598system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 599system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 600system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 601system.cpu1.CUs0.wavefronts05.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 602system.cpu1.CUs0.wavefronts05.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 603system.cpu1.CUs0.wavefronts05.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 604system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 605system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 606system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 607system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 608system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 609system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 610system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 611system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 612system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 613system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 614system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 615system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 616system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 617system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 618system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 619system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 620system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 621system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 622system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 623system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 624system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 625system.cpu1.CUs0.wavefronts06.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 626system.cpu1.CUs0.wavefronts06.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 627system.cpu1.CUs0.wavefronts06.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 628system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 629system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 630system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 631system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 632system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 633system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 634system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 635system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 636system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 637system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 638system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 639system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 640system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 641system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 642system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 643system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 644system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 645system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 646system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 647system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 648system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 649system.cpu1.CUs0.wavefronts07.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 650system.cpu1.CUs0.wavefronts07.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 651system.cpu1.CUs0.wavefronts07.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 652system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 653system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 654system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 655system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 656system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 657system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 658system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 659system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 660system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 661system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 662system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 663system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 664system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 665system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 666system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 667system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 668system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 669system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 670system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 671system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 672system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 673system.cpu1.CUs0.wavefronts08.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 674system.cpu1.CUs0.wavefronts08.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 675system.cpu1.CUs0.wavefronts08.timesBlockedDueRAWDependencies 284 # number of times the wf's instructions are blocked due to RAW dependencies 676system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::samples 34 # number of executed instructions with N source register operands 677system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::mean 0.852941 # number of executed instructions with N source register operands 678system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::stdev 0.857493 # number of executed instructions with N source register operands 679system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N source register operands 680system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::0-1 24 70.59% 70.59% # number of executed instructions with N source register operands 681system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::2-3 10 29.41% 100.00% # number of executed instructions with N source register operands 682system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::4 0 0.00% 100.00% # number of executed instructions with N source register operands 683system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N source register operands 684system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 685system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::max_value 2 # number of executed instructions with N source register operands 686system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::total 34 # number of executed instructions with N source register operands 687system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::samples 34 # number of executed instructions with N destination register operands 688system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::mean 0.617647 # number of executed instructions with N destination register operands 689system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::stdev 0.493270 # number of executed instructions with N destination register operands 690system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N destination register operands 691system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::0-1 34 100.00% 100.00% # number of executed instructions with N destination register operands 692system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::2-3 0 0.00% 100.00% # number of executed instructions with N destination register operands 693system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N destination register operands 694system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 695system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::max_value 1 # number of executed instructions with N destination register operands 696system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::total 34 # number of executed instructions with N destination register operands 697system.cpu1.CUs0.wavefronts09.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 698system.cpu1.CUs0.wavefronts09.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 699system.cpu1.CUs0.wavefronts09.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 700system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 701system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 702system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 703system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 704system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 705system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 706system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 707system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 708system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 709system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 710system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 711system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 712system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 713system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 714system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 715system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 716system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 717system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 718system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 719system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 720system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 721system.cpu1.CUs0.wavefronts10.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 722system.cpu1.CUs0.wavefronts10.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 723system.cpu1.CUs0.wavefronts10.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 724system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 725system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 726system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 727system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 728system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 729system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 730system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 731system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 732system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 733system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 734system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 735system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 736system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 737system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 738system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 739system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 740system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 741system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 742system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 743system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 744system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 745system.cpu1.CUs0.wavefronts11.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 746system.cpu1.CUs0.wavefronts11.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 747system.cpu1.CUs0.wavefronts11.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 748system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 749system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 750system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 751system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 752system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 753system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 754system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 755system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 756system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 757system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 758system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 759system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 760system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 761system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 762system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 763system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 764system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 765system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 766system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 767system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 768system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 769system.cpu1.CUs0.wavefronts12.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 770system.cpu1.CUs0.wavefronts12.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 771system.cpu1.CUs0.wavefronts12.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 772system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 773system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 774system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 775system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 776system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 777system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 778system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 779system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 780system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 781system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 782system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 783system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 784system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 785system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 786system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 787system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 788system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 789system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 790system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 791system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 792system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 793system.cpu1.CUs0.wavefronts13.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 794system.cpu1.CUs0.wavefronts13.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 795system.cpu1.CUs0.wavefronts13.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 796system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 797system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 798system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 799system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 800system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 801system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 802system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 803system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 804system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 805system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 806system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 807system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 808system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 809system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 810system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 811system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 812system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 813system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 814system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 815system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 816system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 817system.cpu1.CUs0.wavefronts14.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 818system.cpu1.CUs0.wavefronts14.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 819system.cpu1.CUs0.wavefronts14.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 820system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 821system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 822system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 823system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 824system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 825system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 826system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 827system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 828system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 829system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 830system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 831system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 832system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 833system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 834system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 835system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 836system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 837system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 838system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 839system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 840system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 841system.cpu1.CUs0.wavefronts15.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 842system.cpu1.CUs0.wavefronts15.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 843system.cpu1.CUs0.wavefronts15.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 844system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 845system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 846system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 847system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 848system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 849system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 850system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 851system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 852system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 853system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 854system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 855system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 856system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 857system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 858system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 859system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 860system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 861system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 862system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 863system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 864system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 865system.cpu1.CUs0.wavefronts16.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 866system.cpu1.CUs0.wavefronts16.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 867system.cpu1.CUs0.wavefronts16.timesBlockedDueRAWDependencies 279 # number of times the wf's instructions are blocked due to RAW dependencies 868system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::samples 34 # number of executed instructions with N source register operands 869system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::mean 0.852941 # number of executed instructions with N source register operands 870system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::stdev 0.857493 # number of executed instructions with N source register operands 871system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N source register operands 872system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::0-1 24 70.59% 70.59% # number of executed instructions with N source register operands 873system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::2-3 10 29.41% 100.00% # number of executed instructions with N source register operands 874system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::4 0 0.00% 100.00% # number of executed instructions with N source register operands 875system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N source register operands 876system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 877system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::max_value 2 # number of executed instructions with N source register operands 878system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::total 34 # number of executed instructions with N source register operands 879system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::samples 34 # number of executed instructions with N destination register operands 880system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::mean 0.617647 # number of executed instructions with N destination register operands 881system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::stdev 0.493270 # number of executed instructions with N destination register operands 882system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N destination register operands 883system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::0-1 34 100.00% 100.00% # number of executed instructions with N destination register operands 884system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::2-3 0 0.00% 100.00% # number of executed instructions with N destination register operands 885system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N destination register operands 886system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 887system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::max_value 1 # number of executed instructions with N destination register operands 888system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::total 34 # number of executed instructions with N destination register operands 889system.cpu1.CUs0.wavefronts17.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 890system.cpu1.CUs0.wavefronts17.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 891system.cpu1.CUs0.wavefronts17.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 892system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 893system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 894system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 895system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 896system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 897system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 898system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 899system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 900system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 901system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 902system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 903system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 904system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 905system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 906system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 907system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 908system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 909system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 910system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 911system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 912system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 913system.cpu1.CUs0.wavefronts18.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 914system.cpu1.CUs0.wavefronts18.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 915system.cpu1.CUs0.wavefronts18.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 916system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 917system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 918system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 919system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 920system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 921system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 922system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 923system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 924system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 925system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 926system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 927system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 928system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 929system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 930system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 931system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 932system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 933system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 934system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 935system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 936system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 937system.cpu1.CUs0.wavefronts19.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 938system.cpu1.CUs0.wavefronts19.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 939system.cpu1.CUs0.wavefronts19.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 940system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 941system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 942system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 943system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 944system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 945system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 946system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 947system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 948system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 949system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 950system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 951system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 952system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 953system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 954system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 955system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 956system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 957system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 958system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 959system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 960system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 961system.cpu1.CUs0.wavefronts20.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 962system.cpu1.CUs0.wavefronts20.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 963system.cpu1.CUs0.wavefronts20.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 964system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 965system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 966system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 967system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 968system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 969system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 970system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 971system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 972system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 973system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 974system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 975system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 976system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 977system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 978system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 979system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 980system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 981system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 982system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 983system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 984system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 985system.cpu1.CUs0.wavefronts21.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 986system.cpu1.CUs0.wavefronts21.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 987system.cpu1.CUs0.wavefronts21.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 988system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 989system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 990system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 991system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 992system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 993system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 994system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 995system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 996system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 997system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 998system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 999system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1000system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1001system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1002system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1003system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1004system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1005system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1006system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1007system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1008system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1009system.cpu1.CUs0.wavefronts22.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1010system.cpu1.CUs0.wavefronts22.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1011system.cpu1.CUs0.wavefronts22.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1012system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1013system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1014system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1015system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1016system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1017system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1018system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1019system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1020system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1021system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1022system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1023system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1024system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1025system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1026system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1027system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1028system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1029system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1030system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1031system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1032system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1033system.cpu1.CUs0.wavefronts23.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1034system.cpu1.CUs0.wavefronts23.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1035system.cpu1.CUs0.wavefronts23.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1036system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1037system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1038system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1039system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1040system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1041system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1042system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1043system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1044system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1045system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1046system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1047system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1048system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1049system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1050system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1051system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1052system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1053system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1054system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1055system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1056system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1057system.cpu1.CUs0.wavefronts24.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1058system.cpu1.CUs0.wavefronts24.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1059system.cpu1.CUs0.wavefronts24.timesBlockedDueRAWDependencies 274 # number of times the wf's instructions are blocked due to RAW dependencies 1060system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::samples 34 # number of executed instructions with N source register operands 1061system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::mean 0.852941 # number of executed instructions with N source register operands 1062system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::stdev 0.857493 # number of executed instructions with N source register operands 1063system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N source register operands 1064system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::0-1 24 70.59% 70.59% # number of executed instructions with N source register operands 1065system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::2-3 10 29.41% 100.00% # number of executed instructions with N source register operands 1066system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::4 0 0.00% 100.00% # number of executed instructions with N source register operands 1067system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N source register operands 1068system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1069system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::max_value 2 # number of executed instructions with N source register operands 1070system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::total 34 # number of executed instructions with N source register operands 1071system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::samples 34 # number of executed instructions with N destination register operands 1072system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::mean 0.617647 # number of executed instructions with N destination register operands 1073system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::stdev 0.493270 # number of executed instructions with N destination register operands 1074system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N destination register operands 1075system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::0-1 34 100.00% 100.00% # number of executed instructions with N destination register operands 1076system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::2-3 0 0.00% 100.00% # number of executed instructions with N destination register operands 1077system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N destination register operands 1078system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1079system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::max_value 1 # number of executed instructions with N destination register operands 1080system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::total 34 # number of executed instructions with N destination register operands 1081system.cpu1.CUs0.wavefronts25.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1082system.cpu1.CUs0.wavefronts25.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1083system.cpu1.CUs0.wavefronts25.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1084system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1085system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1086system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1087system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1088system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1089system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1090system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1091system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1092system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1093system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1094system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1095system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1096system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1097system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1098system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1099system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1100system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1101system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1102system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1103system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1104system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1105system.cpu1.CUs0.wavefronts26.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1106system.cpu1.CUs0.wavefronts26.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1107system.cpu1.CUs0.wavefronts26.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1108system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1109system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1110system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1111system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1112system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1113system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1114system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1115system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1116system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1117system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1118system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1119system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1120system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1121system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1122system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1123system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1124system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1125system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1126system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1127system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1128system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1129system.cpu1.CUs0.wavefronts27.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1130system.cpu1.CUs0.wavefronts27.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1131system.cpu1.CUs0.wavefronts27.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1132system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1133system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1134system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1135system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1136system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1137system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1138system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1139system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1140system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1141system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1142system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1143system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1144system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1145system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1146system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1147system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1148system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1149system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1150system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1151system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1152system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1153system.cpu1.CUs0.wavefronts28.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1154system.cpu1.CUs0.wavefronts28.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1155system.cpu1.CUs0.wavefronts28.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1156system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1157system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1158system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1159system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1160system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1161system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1162system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1163system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1164system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1165system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1166system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1167system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1168system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1169system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1170system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1171system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1172system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1173system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1174system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1175system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1176system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1177system.cpu1.CUs0.wavefronts29.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1178system.cpu1.CUs0.wavefronts29.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1179system.cpu1.CUs0.wavefronts29.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1180system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1181system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1182system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1183system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1184system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1185system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1186system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1187system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1188system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1189system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1190system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1191system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1192system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1193system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1194system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1195system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1196system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1197system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1198system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1199system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1200system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1201system.cpu1.CUs0.wavefronts30.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1202system.cpu1.CUs0.wavefronts30.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1203system.cpu1.CUs0.wavefronts30.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1204system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1205system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1206system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1207system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1208system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1209system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1210system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1211system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1212system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1213system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1214system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1215system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1216system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1217system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1218system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1219system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1220system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1221system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1222system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1223system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1224system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1225system.cpu1.CUs0.wavefronts31.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1226system.cpu1.CUs0.wavefronts31.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1227system.cpu1.CUs0.wavefronts31.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1228system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1229system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1230system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1231system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1232system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1233system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1234system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1235system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1236system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1237system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1238system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1239system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1240system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1241system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1242system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1243system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1244system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1245system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1246system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1247system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1248system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1249system.cpu1.CUs0.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 1250system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::samples 35 # For each instruction fetch request recieved record how many instructions you got from it 1251system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::mean 11.257143 # For each instruction fetch request recieved record how many instructions you got from it 1252system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::stdev 5.595917 # For each instruction fetch request recieved record how many instructions you got from it 1253system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::underflows 0 0.00% 0.00% # For each instruction fetch request recieved record how many instructions you got from it 1254system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::1 0 0.00% 0.00% # For each instruction fetch request recieved record how many instructions you got from it 1255system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::2 4 11.43% 11.43% # For each instruction fetch request recieved record how many instructions you got from it 1256system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::3 4 11.43% 22.86% # For each instruction fetch request recieved record how many instructions you got from it 1257system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::4 1 2.86% 25.71% # For each instruction fetch request recieved record how many instructions you got from it 1258system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::5 0 0.00% 25.71% # For each instruction fetch request recieved record how many instructions you got from it 1259system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::6 0 0.00% 25.71% # For each instruction fetch request recieved record how many instructions you got from it 1260system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::7 0 0.00% 25.71% # For each instruction fetch request recieved record how many instructions you got from it 1261system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::8 0 0.00% 25.71% # For each instruction fetch request recieved record how many instructions you got from it 1262system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::9 0 0.00% 25.71% # For each instruction fetch request recieved record how many instructions you got from it 1263system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::10 4 11.43% 37.14% # For each instruction fetch request recieved record how many instructions you got from it 1264system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::11 4 11.43% 48.57% # For each instruction fetch request recieved record how many instructions you got from it 1265system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::12 0 0.00% 48.57% # For each instruction fetch request recieved record how many instructions you got from it 1266system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::13 0 0.00% 48.57% # For each instruction fetch request recieved record how many instructions you got from it 1267system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::14 1 2.86% 51.43% # For each instruction fetch request recieved record how many instructions you got from it 1268system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::15 0 0.00% 51.43% # For each instruction fetch request recieved record how many instructions you got from it 1269system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::16 17 48.57% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1270system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::17 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1271system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::18 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1272system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::19 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1273system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::20 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1274system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::21 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1275system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::22 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1276system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::23 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1277system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::24 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1278system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::25 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1279system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::26 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1280system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::27 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1281system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::28 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1282system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::29 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1283system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::30 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1284system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::31 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1285system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::32 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1286system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::overflows 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1287system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::min_value 2 # For each instruction fetch request recieved record how many instructions you got from it 1288system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::max_value 16 # For each instruction fetch request recieved record how many instructions you got from it 1289system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::total 35 # For each instruction fetch request recieved record how many instructions you got from it 1290system.cpu1.CUs0.ExecStage.num_cycles_with_no_issue 2741 # number of cycles the CU issues nothing 1291system.cpu1.CUs0.ExecStage.num_cycles_with_instr_issued 99 # number of cycles the CU issued at least one instruction 1292system.cpu1.CUs0.ExecStage.num_cycles_with_instrtype_issue::ALU0 30 # Number of cycles at least one instruction of specific type issued 1293system.cpu1.CUs0.ExecStage.num_cycles_with_instrtype_issue::ALU1 29 # Number of cycles at least one instruction of specific type issued 1294system.cpu1.CUs0.ExecStage.num_cycles_with_instrtype_issue::ALU2 29 # Number of cycles at least one instruction of specific type issued 1295system.cpu1.CUs0.ExecStage.num_cycles_with_instrtype_issue::ALU3 29 # Number of cycles at least one instruction of specific type issued 1296system.cpu1.CUs0.ExecStage.num_cycles_with_instrtype_issue::GM 18 # Number of cycles at least one instruction of specific type issued 1297system.cpu1.CUs0.ExecStage.num_cycles_with_instrtype_issue::LM 6 # Number of cycles at least one instruction of specific type issued 1298system.cpu1.CUs0.ExecStage.num_cycles_with_instr_type_no_issue::ALU0 625 # Number of cycles no instruction of specific type issued 1299system.cpu1.CUs0.ExecStage.num_cycles_with_instr_type_no_issue::ALU1 340 # Number of cycles no instruction of specific type issued 1300system.cpu1.CUs0.ExecStage.num_cycles_with_instr_type_no_issue::ALU2 338 # Number of cycles no instruction of specific type issued 1301system.cpu1.CUs0.ExecStage.num_cycles_with_instr_type_no_issue::ALU3 335 # Number of cycles no instruction of specific type issued 1302system.cpu1.CUs0.ExecStage.num_cycles_with_instr_type_no_issue::GM 404 # Number of cycles no instruction of specific type issued 1303system.cpu1.CUs0.ExecStage.num_cycles_with_instr_type_no_issue::LM 22 # Number of cycles no instruction of specific type issued 1304system.cpu1.CUs0.ExecStage.spc::samples 2840 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1305system.cpu1.CUs0.ExecStage.spc::mean 0.049648 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1306system.cpu1.CUs0.ExecStage.spc::stdev 0.277106 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1307system.cpu1.CUs0.ExecStage.spc::underflows 0 0.00% 0.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1308system.cpu1.CUs0.ExecStage.spc::0 2741 96.51% 96.51% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1309system.cpu1.CUs0.ExecStage.spc::1 57 2.01% 98.52% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1310system.cpu1.CUs0.ExecStage.spc::2 42 1.48% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1311system.cpu1.CUs0.ExecStage.spc::3 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1312system.cpu1.CUs0.ExecStage.spc::4 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1313system.cpu1.CUs0.ExecStage.spc::5 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1314system.cpu1.CUs0.ExecStage.spc::6 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1315system.cpu1.CUs0.ExecStage.spc::overflows 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1316system.cpu1.CUs0.ExecStage.spc::min_value 0 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1317system.cpu1.CUs0.ExecStage.spc::max_value 2 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1318system.cpu1.CUs0.ExecStage.spc::total 2840 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1319system.cpu1.CUs0.ExecStage.num_transitions_active_to_idle 90 # number of CU transitions from active to idle 1320system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::samples 90 # duration of idle periods in cycles 1321system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::mean 29.322222 # duration of idle periods in cycles 1322system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::stdev 145.995831 # duration of idle periods in cycles 1323system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::underflows 0 0.00% 0.00% # duration of idle periods in cycles 1324system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::0-4 76 84.44% 84.44% # duration of idle periods in cycles 1325system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::5-9 7 7.78% 92.22% # duration of idle periods in cycles 1326system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::10-14 0 0.00% 92.22% # duration of idle periods in cycles 1327system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::15-19 0 0.00% 92.22% # duration of idle periods in cycles 1328system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::20-24 0 0.00% 92.22% # duration of idle periods in cycles 1329system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::25-29 1 1.11% 93.33% # duration of idle periods in cycles 1330system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::30-34 0 0.00% 93.33% # duration of idle periods in cycles 1331system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::35-39 0 0.00% 93.33% # duration of idle periods in cycles 1332system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::40-44 0 0.00% 93.33% # duration of idle periods in cycles 1333system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::45-49 0 0.00% 93.33% # duration of idle periods in cycles 1334system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::50-54 0 0.00% 93.33% # duration of idle periods in cycles 1335system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::55-59 0 0.00% 93.33% # duration of idle periods in cycles 1336system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::60-64 0 0.00% 93.33% # duration of idle periods in cycles 1337system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::65-69 0 0.00% 93.33% # duration of idle periods in cycles 1338system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::70-74 0 0.00% 93.33% # duration of idle periods in cycles 1339system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::75 0 0.00% 93.33% # duration of idle periods in cycles 1340system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::overflows 6 6.67% 100.00% # duration of idle periods in cycles 1341system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::min_value 1 # duration of idle periods in cycles 1342system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::max_value 1291 # duration of idle periods in cycles 1343system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::total 90 # duration of idle periods in cycles 1344system.cpu1.CUs0.GlobalMemPipeline.load_vrf_bank_conflict_cycles 0 # total number of cycles GM data are delayed before updating the VRF 1345system.cpu1.CUs0.LocalMemPipeline.load_vrf_bank_conflict_cycles 0 # total number of cycles LDS data are delayed before updating the VRF 1346system.cpu1.CUs0.valu_insts 68 # Number of vector ALU insts issued. 1347system.cpu1.CUs0.valu_insts_per_wf 17 # The avg. number of vector ALU insts issued per-wavefront. 1348system.cpu1.CUs0.salu_insts 0 # Number of scalar ALU insts issued. 1349system.cpu1.CUs0.salu_insts_per_wf 0 # The avg. number of scalar ALU insts issued per-wavefront. 1350system.cpu1.CUs0.inst_cycles_valu 68 # Number of cycles needed to execute VALU insts. 1351system.cpu1.CUs0.inst_cycles_salu 0 # Number of cycles needed to execute SALU insts. 1352system.cpu1.CUs0.thread_cycles_valu 3076 # Number of thread cycles used to execute vector ALU ops. Similar to instCyclesVALU but multiplied by the number of active threads. 1353system.cpu1.CUs0.valu_utilization 70.680147 # Percentage of active vector ALU threads in a wave. 1354system.cpu1.CUs0.lds_no_flat_insts 6 # Number of LDS insts issued, not including FLAT accesses that resolve to LDS. 1355system.cpu1.CUs0.lds_no_flat_insts_per_wf 1.500000 # The avg. number of LDS insts (not including FLAT accesses that resolve to LDS) per-wavefront. 1356system.cpu1.CUs0.flat_vmem_insts 0 # The number of FLAT insts that resolve to vmem issued. 1357system.cpu1.CUs0.flat_vmem_insts_per_wf 0 # The average number of FLAT insts that resolve to vmem issued per-wavefront. 1358system.cpu1.CUs0.flat_lds_insts 0 # The number of FLAT insts that resolve to LDS issued. 1359system.cpu1.CUs0.flat_lds_insts_per_wf 0 # The average number of FLAT insts that resolve to LDS issued per-wavefront. 1360system.cpu1.CUs0.vector_mem_writes 8 # Number of vector mem write insts (excluding FLAT insts). 1361system.cpu1.CUs0.vector_mem_writes_per_wf 2 # The average number of vector mem write insts (excluding FLAT insts) per-wavefront. 1362system.cpu1.CUs0.vector_mem_reads 29 # Number of vector mem read insts (excluding FLAT insts). 1363system.cpu1.CUs0.vector_mem_reads_per_wf 7.250000 # The avg. number of vector mem read insts (excluding FLAT insts) per-wavefront. 1364system.cpu1.CUs0.scalar_mem_writes 0 # Number of scalar mem write insts. 1365system.cpu1.CUs0.scalar_mem_writes_per_wf 0 # The average number of scalar mem write insts per-wavefront. 1366system.cpu1.CUs0.scalar_mem_reads 0 # Number of scalar mem read insts. 1367system.cpu1.CUs0.scalar_mem_reads_per_wf 0 # The average number of scalar mem read insts per-wavefront. 1368system.cpu1.CUs0.tlb_requests 769 # number of uncoalesced requests 1369system.cpu1.CUs0.tlb_cycles -454892896000 # total number of cycles for all uncoalesced requests 1370system.cpu1.CUs0.avg_translation_latency -591538226.267880 # Avg. translation latency for data translations 1371system.cpu1.CUs0.TLB_hits_distribution::page_table 769 # TLB hits distribution (0 for page table, x for Lx-TLB 1372system.cpu1.CUs0.TLB_hits_distribution::L1_TLB 0 # TLB hits distribution (0 for page table, x for Lx-TLB 1373system.cpu1.CUs0.TLB_hits_distribution::L2_TLB 0 # TLB hits distribution (0 for page table, x for Lx-TLB 1374system.cpu1.CUs0.TLB_hits_distribution::L3_TLB 0 # TLB hits distribution (0 for page table, x for Lx-TLB 1375system.cpu1.CUs0.lds_bank_access_cnt 54 # Total number of LDS bank accesses 1376system.cpu1.CUs0.lds_bank_conflicts::samples 6 # Number of bank conflicts per LDS memory packet 1377system.cpu1.CUs0.lds_bank_conflicts::mean 8 # Number of bank conflicts per LDS memory packet 1378system.cpu1.CUs0.lds_bank_conflicts::stdev 6.196773 # Number of bank conflicts per LDS memory packet 1379system.cpu1.CUs0.lds_bank_conflicts::underflows 0 0.00% 0.00% # Number of bank conflicts per LDS memory packet 1380system.cpu1.CUs0.lds_bank_conflicts::0-1 2 33.33% 33.33% # Number of bank conflicts per LDS memory packet 1381system.cpu1.CUs0.lds_bank_conflicts::2-3 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 1382system.cpu1.CUs0.lds_bank_conflicts::4-5 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 1383system.cpu1.CUs0.lds_bank_conflicts::6-7 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 1384system.cpu1.CUs0.lds_bank_conflicts::8-9 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 1385system.cpu1.CUs0.lds_bank_conflicts::10-11 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 1386system.cpu1.CUs0.lds_bank_conflicts::12-13 4 66.67% 100.00% # Number of bank conflicts per LDS memory packet 1387system.cpu1.CUs0.lds_bank_conflicts::14-15 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1388system.cpu1.CUs0.lds_bank_conflicts::16-17 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1389system.cpu1.CUs0.lds_bank_conflicts::18-19 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1390system.cpu1.CUs0.lds_bank_conflicts::20-21 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1391system.cpu1.CUs0.lds_bank_conflicts::22-23 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1392system.cpu1.CUs0.lds_bank_conflicts::24-25 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1393system.cpu1.CUs0.lds_bank_conflicts::26-27 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1394system.cpu1.CUs0.lds_bank_conflicts::28-29 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1395system.cpu1.CUs0.lds_bank_conflicts::30-31 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1396system.cpu1.CUs0.lds_bank_conflicts::32-33 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1397system.cpu1.CUs0.lds_bank_conflicts::34-35 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1398system.cpu1.CUs0.lds_bank_conflicts::36-37 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1399system.cpu1.CUs0.lds_bank_conflicts::38-39 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1400system.cpu1.CUs0.lds_bank_conflicts::40-41 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1401system.cpu1.CUs0.lds_bank_conflicts::42-43 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1402system.cpu1.CUs0.lds_bank_conflicts::44-45 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1403system.cpu1.CUs0.lds_bank_conflicts::46-47 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1404system.cpu1.CUs0.lds_bank_conflicts::48-49 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1405system.cpu1.CUs0.lds_bank_conflicts::50-51 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1406system.cpu1.CUs0.lds_bank_conflicts::52-53 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1407system.cpu1.CUs0.lds_bank_conflicts::54-55 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1408system.cpu1.CUs0.lds_bank_conflicts::56-57 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1409system.cpu1.CUs0.lds_bank_conflicts::58-59 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1410system.cpu1.CUs0.lds_bank_conflicts::60-61 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1411system.cpu1.CUs0.lds_bank_conflicts::62-63 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1412system.cpu1.CUs0.lds_bank_conflicts::64 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1413system.cpu1.CUs0.lds_bank_conflicts::overflows 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1414system.cpu1.CUs0.lds_bank_conflicts::min_value 0 # Number of bank conflicts per LDS memory packet 1415system.cpu1.CUs0.lds_bank_conflicts::max_value 12 # Number of bank conflicts per LDS memory packet 1416system.cpu1.CUs0.lds_bank_conflicts::total 6 # Number of bank conflicts per LDS memory packet 1417system.cpu1.CUs0.page_divergence_dist::samples 17 # pages touched per wf (over all mem. instr.) 1418system.cpu1.CUs0.page_divergence_dist::mean 1 # pages touched per wf (over all mem. instr.) 1419system.cpu1.CUs0.page_divergence_dist::stdev 0 # pages touched per wf (over all mem. instr.) 1420system.cpu1.CUs0.page_divergence_dist::underflows 0 0.00% 0.00% # pages touched per wf (over all mem. instr.) 1421system.cpu1.CUs0.page_divergence_dist::1-4 17 100.00% 100.00% # pages touched per wf (over all mem. instr.) 1422system.cpu1.CUs0.page_divergence_dist::5-8 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1423system.cpu1.CUs0.page_divergence_dist::9-12 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1424system.cpu1.CUs0.page_divergence_dist::13-16 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1425system.cpu1.CUs0.page_divergence_dist::17-20 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1426system.cpu1.CUs0.page_divergence_dist::21-24 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1427system.cpu1.CUs0.page_divergence_dist::25-28 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1428system.cpu1.CUs0.page_divergence_dist::29-32 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1429system.cpu1.CUs0.page_divergence_dist::33-36 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1430system.cpu1.CUs0.page_divergence_dist::37-40 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1431system.cpu1.CUs0.page_divergence_dist::41-44 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1432system.cpu1.CUs0.page_divergence_dist::45-48 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1433system.cpu1.CUs0.page_divergence_dist::49-52 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1434system.cpu1.CUs0.page_divergence_dist::53-56 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1435system.cpu1.CUs0.page_divergence_dist::57-60 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1436system.cpu1.CUs0.page_divergence_dist::61-64 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1437system.cpu1.CUs0.page_divergence_dist::overflows 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1438system.cpu1.CUs0.page_divergence_dist::min_value 1 # pages touched per wf (over all mem. instr.) 1439system.cpu1.CUs0.page_divergence_dist::max_value 1 # pages touched per wf (over all mem. instr.) 1440system.cpu1.CUs0.page_divergence_dist::total 17 # pages touched per wf (over all mem. instr.) 1441system.cpu1.CUs0.global_mem_instr_cnt 17 # dynamic global memory instructions count 1442system.cpu1.CUs0.local_mem_instr_cnt 6 # dynamic local memory intruction count 1443system.cpu1.CUs0.wg_blocked_due_lds_alloc 0 # Workgroup blocked due to LDS capacity 1444system.cpu1.CUs0.num_instr_executed 141 # number of instructions executed 1445system.cpu1.CUs0.inst_exec_rate::samples 141 # Instruction Execution Rate: Number of executed vector instructions per cycle 1446system.cpu1.CUs0.inst_exec_rate::mean 71.028369 # Instruction Execution Rate: Number of executed vector instructions per cycle 1447system.cpu1.CUs0.inst_exec_rate::stdev 225.061514 # Instruction Execution Rate: Number of executed vector instructions per cycle 1448system.cpu1.CUs0.inst_exec_rate::underflows 0 0.00% 0.00% # Instruction Execution Rate: Number of executed vector instructions per cycle 1449system.cpu1.CUs0.inst_exec_rate::0-1 0 0.00% 0.00% # Instruction Execution Rate: Number of executed vector instructions per cycle 1450system.cpu1.CUs0.inst_exec_rate::2-3 12 8.51% 8.51% # Instruction Execution Rate: Number of executed vector instructions per cycle 1451system.cpu1.CUs0.inst_exec_rate::4-5 61 43.26% 51.77% # Instruction Execution Rate: Number of executed vector instructions per cycle 1452system.cpu1.CUs0.inst_exec_rate::6-7 32 22.70% 74.47% # Instruction Execution Rate: Number of executed vector instructions per cycle 1453system.cpu1.CUs0.inst_exec_rate::8-9 3 2.13% 76.60% # Instruction Execution Rate: Number of executed vector instructions per cycle 1454system.cpu1.CUs0.inst_exec_rate::10 3 2.13% 78.72% # Instruction Execution Rate: Number of executed vector instructions per cycle 1455system.cpu1.CUs0.inst_exec_rate::overflows 30 21.28% 100.00% # Instruction Execution Rate: Number of executed vector instructions per cycle 1456system.cpu1.CUs0.inst_exec_rate::min_value 2 # Instruction Execution Rate: Number of executed vector instructions per cycle 1457system.cpu1.CUs0.inst_exec_rate::max_value 1297 # Instruction Execution Rate: Number of executed vector instructions per cycle 1458system.cpu1.CUs0.inst_exec_rate::total 141 # Instruction Execution Rate: Number of executed vector instructions per cycle 1459system.cpu1.CUs0.num_vec_ops_executed 6769 # number of vec ops executed (e.g. WF size/inst) 1460system.cpu1.CUs0.num_total_cycles 2840 # number of cycles the CU ran for 1461system.cpu1.CUs0.vpc 2.383451 # Vector Operations per cycle (this CU only) 1462system.cpu1.CUs0.ipc 0.049648 # Instructions per cycle (this CU only) 1463system.cpu1.CUs0.warp_execution_dist::samples 141 # number of lanes active per instruction (oval all instructions) 1464system.cpu1.CUs0.warp_execution_dist::mean 48.007092 # number of lanes active per instruction (oval all instructions) 1465system.cpu1.CUs0.warp_execution_dist::stdev 23.719942 # number of lanes active per instruction (oval all instructions) 1466system.cpu1.CUs0.warp_execution_dist::underflows 0 0.00% 0.00% # number of lanes active per instruction (oval all instructions) 1467system.cpu1.CUs0.warp_execution_dist::1-4 5 3.55% 3.55% # number of lanes active per instruction (oval all instructions) 1468system.cpu1.CUs0.warp_execution_dist::5-8 0 0.00% 3.55% # number of lanes active per instruction (oval all instructions) 1469system.cpu1.CUs0.warp_execution_dist::9-12 0 0.00% 3.55% # number of lanes active per instruction (oval all instructions) 1470system.cpu1.CUs0.warp_execution_dist::13-16 36 25.53% 29.08% # number of lanes active per instruction (oval all instructions) 1471system.cpu1.CUs0.warp_execution_dist::17-20 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 1472system.cpu1.CUs0.warp_execution_dist::21-24 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 1473system.cpu1.CUs0.warp_execution_dist::25-28 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 1474system.cpu1.CUs0.warp_execution_dist::29-32 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 1475system.cpu1.CUs0.warp_execution_dist::33-36 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 1476system.cpu1.CUs0.warp_execution_dist::37-40 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 1477system.cpu1.CUs0.warp_execution_dist::41-44 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 1478system.cpu1.CUs0.warp_execution_dist::45-48 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 1479system.cpu1.CUs0.warp_execution_dist::49-52 8 5.67% 34.75% # number of lanes active per instruction (oval all instructions) 1480system.cpu1.CUs0.warp_execution_dist::53-56 0 0.00% 34.75% # number of lanes active per instruction (oval all instructions) 1481system.cpu1.CUs0.warp_execution_dist::57-60 0 0.00% 34.75% # number of lanes active per instruction (oval all instructions) 1482system.cpu1.CUs0.warp_execution_dist::61-64 92 65.25% 100.00% # number of lanes active per instruction (oval all instructions) 1483system.cpu1.CUs0.warp_execution_dist::overflows 0 0.00% 100.00% # number of lanes active per instruction (oval all instructions) 1484system.cpu1.CUs0.warp_execution_dist::min_value 1 # number of lanes active per instruction (oval all instructions) 1485system.cpu1.CUs0.warp_execution_dist::max_value 64 # number of lanes active per instruction (oval all instructions) 1486system.cpu1.CUs0.warp_execution_dist::total 141 # number of lanes active per instruction (oval all instructions) 1487system.cpu1.CUs0.gmem_lanes_execution_dist::samples 18 # number of active lanes per global memory instruction 1488system.cpu1.CUs0.gmem_lanes_execution_dist::mean 37.833333 # number of active lanes per global memory instruction 1489system.cpu1.CUs0.gmem_lanes_execution_dist::stdev 27.064737 # number of active lanes per global memory instruction 1490system.cpu1.CUs0.gmem_lanes_execution_dist::underflows 0 0.00% 0.00% # number of active lanes per global memory instruction 1491system.cpu1.CUs0.gmem_lanes_execution_dist::1-4 1 5.56% 5.56% # number of active lanes per global memory instruction 1492system.cpu1.CUs0.gmem_lanes_execution_dist::5-8 0 0.00% 5.56% # number of active lanes per global memory instruction 1493system.cpu1.CUs0.gmem_lanes_execution_dist::9-12 0 0.00% 5.56% # number of active lanes per global memory instruction 1494system.cpu1.CUs0.gmem_lanes_execution_dist::13-16 8 44.44% 50.00% # number of active lanes per global memory instruction 1495system.cpu1.CUs0.gmem_lanes_execution_dist::17-20 0 0.00% 50.00% # number of active lanes per global memory instruction 1496system.cpu1.CUs0.gmem_lanes_execution_dist::21-24 0 0.00% 50.00% # number of active lanes per global memory instruction 1497system.cpu1.CUs0.gmem_lanes_execution_dist::25-28 0 0.00% 50.00% # number of active lanes per global memory instruction 1498system.cpu1.CUs0.gmem_lanes_execution_dist::29-32 0 0.00% 50.00% # number of active lanes per global memory instruction 1499system.cpu1.CUs0.gmem_lanes_execution_dist::33-36 0 0.00% 50.00% # number of active lanes per global memory instruction 1500system.cpu1.CUs0.gmem_lanes_execution_dist::37-40 0 0.00% 50.00% # number of active lanes per global memory instruction 1501system.cpu1.CUs0.gmem_lanes_execution_dist::41-44 0 0.00% 50.00% # number of active lanes per global memory instruction 1502system.cpu1.CUs0.gmem_lanes_execution_dist::45-48 0 0.00% 50.00% # number of active lanes per global memory instruction 1503system.cpu1.CUs0.gmem_lanes_execution_dist::49-52 0 0.00% 50.00% # number of active lanes per global memory instruction 1504system.cpu1.CUs0.gmem_lanes_execution_dist::53-56 0 0.00% 50.00% # number of active lanes per global memory instruction 1505system.cpu1.CUs0.gmem_lanes_execution_dist::57-60 0 0.00% 50.00% # number of active lanes per global memory instruction 1506system.cpu1.CUs0.gmem_lanes_execution_dist::61-64 9 50.00% 100.00% # number of active lanes per global memory instruction 1507system.cpu1.CUs0.gmem_lanes_execution_dist::overflows 0 0.00% 100.00% # number of active lanes per global memory instruction 1508system.cpu1.CUs0.gmem_lanes_execution_dist::min_value 1 # number of active lanes per global memory instruction 1509system.cpu1.CUs0.gmem_lanes_execution_dist::max_value 64 # number of active lanes per global memory instruction 1510system.cpu1.CUs0.gmem_lanes_execution_dist::total 18 # number of active lanes per global memory instruction 1511system.cpu1.CUs0.lmem_lanes_execution_dist::samples 6 # number of active lanes per local memory instruction 1512system.cpu1.CUs0.lmem_lanes_execution_dist::mean 19.500000 # number of active lanes per local memory instruction 1513system.cpu1.CUs0.lmem_lanes_execution_dist::stdev 22.322634 # number of active lanes per local memory instruction 1514system.cpu1.CUs0.lmem_lanes_execution_dist::underflows 0 0.00% 0.00% # number of active lanes per local memory instruction 1515system.cpu1.CUs0.lmem_lanes_execution_dist::1-4 1 16.67% 16.67% # number of active lanes per local memory instruction 1516system.cpu1.CUs0.lmem_lanes_execution_dist::5-8 0 0.00% 16.67% # number of active lanes per local memory instruction 1517system.cpu1.CUs0.lmem_lanes_execution_dist::9-12 0 0.00% 16.67% # number of active lanes per local memory instruction 1518system.cpu1.CUs0.lmem_lanes_execution_dist::13-16 4 66.67% 83.33% # number of active lanes per local memory instruction 1519system.cpu1.CUs0.lmem_lanes_execution_dist::17-20 0 0.00% 83.33% # number of active lanes per local memory instruction 1520system.cpu1.CUs0.lmem_lanes_execution_dist::21-24 0 0.00% 83.33% # number of active lanes per local memory instruction 1521system.cpu1.CUs0.lmem_lanes_execution_dist::25-28 0 0.00% 83.33% # number of active lanes per local memory instruction 1522system.cpu1.CUs0.lmem_lanes_execution_dist::29-32 0 0.00% 83.33% # number of active lanes per local memory instruction 1523system.cpu1.CUs0.lmem_lanes_execution_dist::33-36 0 0.00% 83.33% # number of active lanes per local memory instruction 1524system.cpu1.CUs0.lmem_lanes_execution_dist::37-40 0 0.00% 83.33% # number of active lanes per local memory instruction 1525system.cpu1.CUs0.lmem_lanes_execution_dist::41-44 0 0.00% 83.33% # number of active lanes per local memory instruction 1526system.cpu1.CUs0.lmem_lanes_execution_dist::45-48 0 0.00% 83.33% # number of active lanes per local memory instruction 1527system.cpu1.CUs0.lmem_lanes_execution_dist::49-52 0 0.00% 83.33% # number of active lanes per local memory instruction 1528system.cpu1.CUs0.lmem_lanes_execution_dist::53-56 0 0.00% 83.33% # number of active lanes per local memory instruction 1529system.cpu1.CUs0.lmem_lanes_execution_dist::57-60 0 0.00% 83.33% # number of active lanes per local memory instruction 1530system.cpu1.CUs0.lmem_lanes_execution_dist::61-64 1 16.67% 100.00% # number of active lanes per local memory instruction 1531system.cpu1.CUs0.lmem_lanes_execution_dist::overflows 0 0.00% 100.00% # number of active lanes per local memory instruction 1532system.cpu1.CUs0.lmem_lanes_execution_dist::min_value 1 # number of active lanes per local memory instruction 1533system.cpu1.CUs0.lmem_lanes_execution_dist::max_value 64 # number of active lanes per local memory instruction 1534system.cpu1.CUs0.lmem_lanes_execution_dist::total 6 # number of active lanes per local memory instruction 1535system.cpu1.CUs0.num_alu_insts_executed 118 # Number of dynamic non-GM memory insts executed 1536system.cpu1.CUs0.times_wg_blocked_due_vgpr_alloc 0 # Number of times WGs are blocked due to VGPR allocation per SIMD 1537system.cpu1.CUs0.num_CAS_ops 0 # number of compare and swap operations 1538system.cpu1.CUs0.num_failed_CAS_ops 0 # number of compare and swap operations that failed 1539system.cpu1.CUs0.num_completed_wfs 4 # number of completed wavefronts 1540system.cpu1.CUs1.localDataStore.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 1541system.cpu1.CUs1.wavefronts00.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1542system.cpu1.CUs1.wavefronts00.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1543system.cpu1.CUs1.wavefronts00.timesBlockedDueRAWDependencies 406 # number of times the wf's instructions are blocked due to RAW dependencies 1544system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::samples 39 # number of executed instructions with N source register operands 1545system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::mean 0.794872 # number of executed instructions with N source register operands 1546system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::stdev 0.863880 # number of executed instructions with N source register operands 1547system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N source register operands 1548system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::0-1 28 71.79% 71.79% # number of executed instructions with N source register operands 1549system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::2-3 11 28.21% 100.00% # number of executed instructions with N source register operands 1550system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::4 0 0.00% 100.00% # number of executed instructions with N source register operands 1551system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N source register operands 1552system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1553system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::max_value 2 # number of executed instructions with N source register operands 1554system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::total 39 # number of executed instructions with N source register operands 1555system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::samples 39 # number of executed instructions with N destination register operands 1556system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::mean 0.589744 # number of executed instructions with N destination register operands 1557system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::stdev 0.498310 # number of executed instructions with N destination register operands 1558system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N destination register operands 1559system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::0-1 39 100.00% 100.00% # number of executed instructions with N destination register operands 1560system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::2-3 0 0.00% 100.00% # number of executed instructions with N destination register operands 1561system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N destination register operands 1562system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1563system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::max_value 1 # number of executed instructions with N destination register operands 1564system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::total 39 # number of executed instructions with N destination register operands 1565system.cpu1.CUs1.wavefronts01.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1566system.cpu1.CUs1.wavefronts01.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1567system.cpu1.CUs1.wavefronts01.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1568system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1569system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1570system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1571system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1572system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1573system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1574system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1575system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1576system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1577system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1578system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1579system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1580system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1581system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1582system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1583system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1584system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1585system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1586system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1587system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1588system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1589system.cpu1.CUs1.wavefronts02.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1590system.cpu1.CUs1.wavefronts02.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1591system.cpu1.CUs1.wavefronts02.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1592system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1593system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1594system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1595system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1596system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1597system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1598system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1599system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1600system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1601system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1602system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1603system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1604system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1605system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1606system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1607system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1608system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1609system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1610system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1611system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1612system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1613system.cpu1.CUs1.wavefronts03.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1614system.cpu1.CUs1.wavefronts03.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1615system.cpu1.CUs1.wavefronts03.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1616system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1617system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1618system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1619system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1620system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1621system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1622system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1623system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1624system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1625system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1626system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1627system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1628system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1629system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1630system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1631system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1632system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1633system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1634system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1635system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1636system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1637system.cpu1.CUs1.wavefronts04.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1638system.cpu1.CUs1.wavefronts04.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1639system.cpu1.CUs1.wavefronts04.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1640system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1641system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1642system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1643system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1644system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1645system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1646system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1647system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1648system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1649system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1650system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1651system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1652system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1653system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1654system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1655system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1656system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1657system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1658system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1659system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1660system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1661system.cpu1.CUs1.wavefronts05.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1662system.cpu1.CUs1.wavefronts05.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1663system.cpu1.CUs1.wavefronts05.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1664system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1665system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1666system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1667system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1668system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1669system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1670system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1671system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1672system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1673system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1674system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1675system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1676system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1677system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1678system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1679system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1680system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1681system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1682system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1683system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1684system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1685system.cpu1.CUs1.wavefronts06.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1686system.cpu1.CUs1.wavefronts06.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1687system.cpu1.CUs1.wavefronts06.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1688system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1689system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1690system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1691system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1692system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1693system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1694system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1695system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1696system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1697system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1698system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1699system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1700system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1701system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1702system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1703system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1704system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1705system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1706system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1707system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1708system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1709system.cpu1.CUs1.wavefronts07.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1710system.cpu1.CUs1.wavefronts07.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1711system.cpu1.CUs1.wavefronts07.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1712system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1713system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1714system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1715system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1716system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1717system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1718system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1719system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1720system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1721system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1722system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1723system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1724system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1725system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1726system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1727system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1728system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1729system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1730system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1731system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1732system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1733system.cpu1.CUs1.wavefronts08.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1734system.cpu1.CUs1.wavefronts08.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1735system.cpu1.CUs1.wavefronts08.timesBlockedDueRAWDependencies 381 # number of times the wf's instructions are blocked due to RAW dependencies 1736system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::samples 34 # number of executed instructions with N source register operands 1737system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::mean 0.852941 # number of executed instructions with N source register operands 1738system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::stdev 0.857493 # number of executed instructions with N source register operands 1739system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N source register operands 1740system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::0-1 24 70.59% 70.59% # number of executed instructions with N source register operands 1741system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::2-3 10 29.41% 100.00% # number of executed instructions with N source register operands 1742system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::4 0 0.00% 100.00% # number of executed instructions with N source register operands 1743system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N source register operands 1744system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1745system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::max_value 2 # number of executed instructions with N source register operands 1746system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::total 34 # number of executed instructions with N source register operands 1747system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::samples 34 # number of executed instructions with N destination register operands 1748system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::mean 0.617647 # number of executed instructions with N destination register operands 1749system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::stdev 0.493270 # number of executed instructions with N destination register operands 1750system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N destination register operands 1751system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::0-1 34 100.00% 100.00% # number of executed instructions with N destination register operands 1752system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::2-3 0 0.00% 100.00% # number of executed instructions with N destination register operands 1753system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N destination register operands 1754system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1755system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::max_value 1 # number of executed instructions with N destination register operands 1756system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::total 34 # number of executed instructions with N destination register operands 1757system.cpu1.CUs1.wavefronts09.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1758system.cpu1.CUs1.wavefronts09.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1759system.cpu1.CUs1.wavefronts09.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1760system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1761system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1762system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1763system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1764system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1765system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1766system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1767system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1768system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1769system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1770system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1771system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1772system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1773system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1774system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1775system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1776system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1777system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1778system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1779system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1780system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1781system.cpu1.CUs1.wavefronts10.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1782system.cpu1.CUs1.wavefronts10.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1783system.cpu1.CUs1.wavefronts10.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1784system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1785system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1786system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1787system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1788system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1789system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1790system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1791system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1792system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1793system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1794system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1795system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1796system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1797system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1798system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1799system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1800system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1801system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1802system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1803system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1804system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1805system.cpu1.CUs1.wavefronts11.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1806system.cpu1.CUs1.wavefronts11.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1807system.cpu1.CUs1.wavefronts11.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1808system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1809system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1810system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1811system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1812system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1813system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1814system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1815system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1816system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1817system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1818system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1819system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1820system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1821system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1822system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1823system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1824system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1825system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1826system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1827system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1828system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1829system.cpu1.CUs1.wavefronts12.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1830system.cpu1.CUs1.wavefronts12.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1831system.cpu1.CUs1.wavefronts12.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1832system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1833system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1834system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1835system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1836system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1837system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1838system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1839system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1840system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1841system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1842system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1843system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1844system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1845system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1846system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1847system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1848system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1849system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1850system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1851system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1852system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1853system.cpu1.CUs1.wavefronts13.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1854system.cpu1.CUs1.wavefronts13.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1855system.cpu1.CUs1.wavefronts13.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1856system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1857system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1858system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1859system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1860system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1861system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1862system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1863system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1864system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1865system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1866system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1867system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1868system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1869system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1870system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1871system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1872system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1873system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1874system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1875system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1876system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1877system.cpu1.CUs1.wavefronts14.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1878system.cpu1.CUs1.wavefronts14.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1879system.cpu1.CUs1.wavefronts14.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1880system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1881system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1882system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1883system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1884system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1885system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1886system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1887system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1888system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1889system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1890system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1891system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1892system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1893system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1894system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1895system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1896system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1897system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1898system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1899system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1900system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1901system.cpu1.CUs1.wavefronts15.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1902system.cpu1.CUs1.wavefronts15.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1903system.cpu1.CUs1.wavefronts15.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1904system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1905system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1906system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1907system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1908system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1909system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1910system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1911system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1912system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1913system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1914system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1915system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1916system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1917system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1918system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1919system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1920system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1921system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1922system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1923system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1924system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1925system.cpu1.CUs1.wavefronts16.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1926system.cpu1.CUs1.wavefronts16.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1927system.cpu1.CUs1.wavefronts16.timesBlockedDueRAWDependencies 372 # number of times the wf's instructions are blocked due to RAW dependencies 1928system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::samples 34 # number of executed instructions with N source register operands 1929system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::mean 0.852941 # number of executed instructions with N source register operands 1930system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::stdev 0.857493 # number of executed instructions with N source register operands 1931system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N source register operands 1932system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::0-1 24 70.59% 70.59% # number of executed instructions with N source register operands 1933system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::2-3 10 29.41% 100.00% # number of executed instructions with N source register operands 1934system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::4 0 0.00% 100.00% # number of executed instructions with N source register operands 1935system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N source register operands 1936system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1937system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::max_value 2 # number of executed instructions with N source register operands 1938system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::total 34 # number of executed instructions with N source register operands 1939system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::samples 34 # number of executed instructions with N destination register operands 1940system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::mean 0.617647 # number of executed instructions with N destination register operands 1941system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::stdev 0.493270 # number of executed instructions with N destination register operands 1942system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N destination register operands 1943system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::0-1 34 100.00% 100.00% # number of executed instructions with N destination register operands 1944system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::2-3 0 0.00% 100.00% # number of executed instructions with N destination register operands 1945system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N destination register operands 1946system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1947system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::max_value 1 # number of executed instructions with N destination register operands 1948system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::total 34 # number of executed instructions with N destination register operands 1949system.cpu1.CUs1.wavefronts17.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1950system.cpu1.CUs1.wavefronts17.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1951system.cpu1.CUs1.wavefronts17.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1952system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1953system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1954system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1955system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1956system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1957system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1958system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1959system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1960system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1961system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1962system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1963system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1964system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1965system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1966system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1967system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1968system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1969system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1970system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1971system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1972system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1973system.cpu1.CUs1.wavefronts18.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1974system.cpu1.CUs1.wavefronts18.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1975system.cpu1.CUs1.wavefronts18.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1976system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1977system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1978system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1979system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1980system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1981system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1982system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1983system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1984system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1985system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1986system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1987system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1988system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1989system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1990system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1991system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1992system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1993system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1994system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1995system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1996system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1997system.cpu1.CUs1.wavefronts19.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1998system.cpu1.CUs1.wavefronts19.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1999system.cpu1.CUs1.wavefronts19.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2000system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2001system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2002system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2003system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2004system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2005system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2006system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2007system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2008system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2009system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2010system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2011system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2012system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2013system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2014system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2015system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2016system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2017system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2018system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2019system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2020system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2021system.cpu1.CUs1.wavefronts20.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2022system.cpu1.CUs1.wavefronts20.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2023system.cpu1.CUs1.wavefronts20.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2024system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2025system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2026system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2027system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2028system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2029system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2030system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2031system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2032system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2033system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2034system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2035system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2036system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2037system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2038system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2039system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2040system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2041system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2042system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2043system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2044system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2045system.cpu1.CUs1.wavefronts21.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2046system.cpu1.CUs1.wavefronts21.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2047system.cpu1.CUs1.wavefronts21.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2048system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2049system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2050system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2051system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2052system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2053system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2054system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2055system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2056system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2057system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2058system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2059system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2060system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2061system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2062system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2063system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2064system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2065system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2066system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2067system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2068system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2069system.cpu1.CUs1.wavefronts22.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2070system.cpu1.CUs1.wavefronts22.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2071system.cpu1.CUs1.wavefronts22.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2072system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2073system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2074system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2075system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2076system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2077system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2078system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2079system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2080system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2081system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2082system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2083system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2084system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2085system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2086system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2087system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2088system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2089system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2090system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2091system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2092system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2093system.cpu1.CUs1.wavefronts23.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2094system.cpu1.CUs1.wavefronts23.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2095system.cpu1.CUs1.wavefronts23.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2096system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2097system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2098system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2099system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2100system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2101system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2102system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2103system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2104system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2105system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2106system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2107system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2108system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2109system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2110system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2111system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2112system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2113system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2114system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2115system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2116system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2117system.cpu1.CUs1.wavefronts24.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2118system.cpu1.CUs1.wavefronts24.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2119system.cpu1.CUs1.wavefronts24.timesBlockedDueRAWDependencies 364 # number of times the wf's instructions are blocked due to RAW dependencies 2120system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::samples 34 # number of executed instructions with N source register operands 2121system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::mean 0.852941 # number of executed instructions with N source register operands 2122system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::stdev 0.857493 # number of executed instructions with N source register operands 2123system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N source register operands 2124system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::0-1 24 70.59% 70.59% # number of executed instructions with N source register operands 2125system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::2-3 10 29.41% 100.00% # number of executed instructions with N source register operands 2126system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::4 0 0.00% 100.00% # number of executed instructions with N source register operands 2127system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N source register operands 2128system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2129system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::max_value 2 # number of executed instructions with N source register operands 2130system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::total 34 # number of executed instructions with N source register operands 2131system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::samples 34 # number of executed instructions with N destination register operands 2132system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::mean 0.617647 # number of executed instructions with N destination register operands 2133system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::stdev 0.493270 # number of executed instructions with N destination register operands 2134system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N destination register operands 2135system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::0-1 34 100.00% 100.00% # number of executed instructions with N destination register operands 2136system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::2-3 0 0.00% 100.00% # number of executed instructions with N destination register operands 2137system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N destination register operands 2138system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2139system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::max_value 1 # number of executed instructions with N destination register operands 2140system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::total 34 # number of executed instructions with N destination register operands 2141system.cpu1.CUs1.wavefronts25.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2142system.cpu1.CUs1.wavefronts25.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2143system.cpu1.CUs1.wavefronts25.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2144system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2145system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2146system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2147system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2148system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2149system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2150system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2151system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2152system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2153system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2154system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2155system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2156system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2157system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2158system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2159system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2160system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2161system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2162system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2163system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2164system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2165system.cpu1.CUs1.wavefronts26.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2166system.cpu1.CUs1.wavefronts26.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2167system.cpu1.CUs1.wavefronts26.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2168system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2169system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2170system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2171system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2172system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2173system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2174system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2175system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2176system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2177system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2178system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2179system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2180system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2181system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2182system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2183system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2184system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2185system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2186system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2187system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2188system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2189system.cpu1.CUs1.wavefronts27.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2190system.cpu1.CUs1.wavefronts27.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2191system.cpu1.CUs1.wavefronts27.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2192system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2193system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2194system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2195system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2196system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2197system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2198system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2199system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2200system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2201system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2202system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2203system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2204system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2205system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2206system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2207system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2208system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2209system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2210system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2211system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2212system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2213system.cpu1.CUs1.wavefronts28.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2214system.cpu1.CUs1.wavefronts28.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2215system.cpu1.CUs1.wavefronts28.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2216system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2217system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2218system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2219system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2220system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2221system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2222system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2223system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2224system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2225system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2226system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2227system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2228system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2229system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2230system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2231system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2232system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2233system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2234system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2235system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2236system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2237system.cpu1.CUs1.wavefronts29.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2238system.cpu1.CUs1.wavefronts29.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2239system.cpu1.CUs1.wavefronts29.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2240system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2241system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2242system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2243system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2244system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2245system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2246system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2247system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2248system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2249system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2250system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2251system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2252system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2253system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2254system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2255system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2256system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2257system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2258system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2259system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2260system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2261system.cpu1.CUs1.wavefronts30.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2262system.cpu1.CUs1.wavefronts30.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2263system.cpu1.CUs1.wavefronts30.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2264system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2265system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2266system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2267system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2268system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2269system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2270system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2271system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2272system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2273system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2274system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2275system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2276system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2277system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2278system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2279system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2280system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2281system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2282system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2283system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2284system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2285system.cpu1.CUs1.wavefronts31.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2286system.cpu1.CUs1.wavefronts31.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2287system.cpu1.CUs1.wavefronts31.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2288system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2289system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2290system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2291system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2292system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2293system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2294system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2295system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2296system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2297system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2298system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2299system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2300system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2301system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2302system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2303system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2304system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2305system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2306system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2307system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2308system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2309system.cpu1.CUs1.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2310system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::samples 35 # For each instruction fetch request recieved record how many instructions you got from it 2311system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::mean 11.257143 # For each instruction fetch request recieved record how many instructions you got from it 2312system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::stdev 5.595917 # For each instruction fetch request recieved record how many instructions you got from it 2313system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::underflows 0 0.00% 0.00% # For each instruction fetch request recieved record how many instructions you got from it 2314system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::1 0 0.00% 0.00% # For each instruction fetch request recieved record how many instructions you got from it 2315system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::2 4 11.43% 11.43% # For each instruction fetch request recieved record how many instructions you got from it 2316system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::3 4 11.43% 22.86% # For each instruction fetch request recieved record how many instructions you got from it 2317system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::4 1 2.86% 25.71% # For each instruction fetch request recieved record how many instructions you got from it 2318system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::5 0 0.00% 25.71% # For each instruction fetch request recieved record how many instructions you got from it 2319system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::6 0 0.00% 25.71% # For each instruction fetch request recieved record how many instructions you got from it 2320system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::7 0 0.00% 25.71% # For each instruction fetch request recieved record how many instructions you got from it 2321system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::8 0 0.00% 25.71% # For each instruction fetch request recieved record how many instructions you got from it 2322system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::9 0 0.00% 25.71% # For each instruction fetch request recieved record how many instructions you got from it 2323system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::10 4 11.43% 37.14% # For each instruction fetch request recieved record how many instructions you got from it 2324system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::11 4 11.43% 48.57% # For each instruction fetch request recieved record how many instructions you got from it 2325system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::12 0 0.00% 48.57% # For each instruction fetch request recieved record how many instructions you got from it 2326system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::13 0 0.00% 48.57% # For each instruction fetch request recieved record how many instructions you got from it 2327system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::14 1 2.86% 51.43% # For each instruction fetch request recieved record how many instructions you got from it 2328system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::15 0 0.00% 51.43% # For each instruction fetch request recieved record how many instructions you got from it 2329system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::16 17 48.57% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2330system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::17 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2331system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::18 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2332system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::19 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2333system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::20 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2334system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::21 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2335system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::22 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2336system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::23 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2337system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::24 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2338system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::25 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2339system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::26 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2340system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::27 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2341system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::28 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2342system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::29 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2343system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::30 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2344system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::31 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2345system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::32 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2346system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::overflows 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2347system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::min_value 2 # For each instruction fetch request recieved record how many instructions you got from it 2348system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::max_value 16 # For each instruction fetch request recieved record how many instructions you got from it 2349system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::total 35 # For each instruction fetch request recieved record how many instructions you got from it 2350system.cpu1.CUs1.ExecStage.num_cycles_with_no_issue 2740 # number of cycles the CU issues nothing 2351system.cpu1.CUs1.ExecStage.num_cycles_with_instr_issued 100 # number of cycles the CU issued at least one instruction 2352system.cpu1.CUs1.ExecStage.num_cycles_with_instrtype_issue::ALU0 30 # Number of cycles at least one instruction of specific type issued 2353system.cpu1.CUs1.ExecStage.num_cycles_with_instrtype_issue::ALU1 29 # Number of cycles at least one instruction of specific type issued 2354system.cpu1.CUs1.ExecStage.num_cycles_with_instrtype_issue::ALU2 29 # Number of cycles at least one instruction of specific type issued 2355system.cpu1.CUs1.ExecStage.num_cycles_with_instrtype_issue::ALU3 29 # Number of cycles at least one instruction of specific type issued 2356system.cpu1.CUs1.ExecStage.num_cycles_with_instrtype_issue::GM 18 # Number of cycles at least one instruction of specific type issued 2357system.cpu1.CUs1.ExecStage.num_cycles_with_instrtype_issue::LM 6 # Number of cycles at least one instruction of specific type issued 2358system.cpu1.CUs1.ExecStage.num_cycles_with_instr_type_no_issue::ALU0 795 # Number of cycles no instruction of specific type issued 2359system.cpu1.CUs1.ExecStage.num_cycles_with_instr_type_no_issue::ALU1 437 # Number of cycles no instruction of specific type issued 2360system.cpu1.CUs1.ExecStage.num_cycles_with_instr_type_no_issue::ALU2 431 # Number of cycles no instruction of specific type issued 2361system.cpu1.CUs1.ExecStage.num_cycles_with_instr_type_no_issue::ALU3 422 # Number of cycles no instruction of specific type issued 2362system.cpu1.CUs1.ExecStage.num_cycles_with_instr_type_no_issue::GM 408 # Number of cycles no instruction of specific type issued 2363system.cpu1.CUs1.ExecStage.num_cycles_with_instr_type_no_issue::LM 22 # Number of cycles no instruction of specific type issued 2364system.cpu1.CUs1.ExecStage.spc::samples 2840 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2365system.cpu1.CUs1.ExecStage.spc::mean 0.049648 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2366system.cpu1.CUs1.ExecStage.spc::stdev 0.275831 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2367system.cpu1.CUs1.ExecStage.spc::underflows 0 0.00% 0.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2368system.cpu1.CUs1.ExecStage.spc::0 2740 96.48% 96.48% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2369system.cpu1.CUs1.ExecStage.spc::1 59 2.08% 98.56% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2370system.cpu1.CUs1.ExecStage.spc::2 41 1.44% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2371system.cpu1.CUs1.ExecStage.spc::3 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2372system.cpu1.CUs1.ExecStage.spc::4 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2373system.cpu1.CUs1.ExecStage.spc::5 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2374system.cpu1.CUs1.ExecStage.spc::6 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2375system.cpu1.CUs1.ExecStage.spc::overflows 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2376system.cpu1.CUs1.ExecStage.spc::min_value 0 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2377system.cpu1.CUs1.ExecStage.spc::max_value 2 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2378system.cpu1.CUs1.ExecStage.spc::total 2840 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2379system.cpu1.CUs1.ExecStage.num_transitions_active_to_idle 91 # number of CU transitions from active to idle 2380system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::samples 91 # duration of idle periods in cycles 2381system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::mean 30.010989 # duration of idle periods in cycles 2382system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::stdev 148.108031 # duration of idle periods in cycles 2383system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::underflows 0 0.00% 0.00% # duration of idle periods in cycles 2384system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::0-4 76 83.52% 83.52% # duration of idle periods in cycles 2385system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::5-9 8 8.79% 92.31% # duration of idle periods in cycles 2386system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::10-14 0 0.00% 92.31% # duration of idle periods in cycles 2387system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::15-19 0 0.00% 92.31% # duration of idle periods in cycles 2388system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::20-24 0 0.00% 92.31% # duration of idle periods in cycles 2389system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::25-29 1 1.10% 93.41% # duration of idle periods in cycles 2390system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::30-34 0 0.00% 93.41% # duration of idle periods in cycles 2391system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::35-39 0 0.00% 93.41% # duration of idle periods in cycles 2392system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::40-44 0 0.00% 93.41% # duration of idle periods in cycles 2393system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::45-49 0 0.00% 93.41% # duration of idle periods in cycles 2394system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::50-54 0 0.00% 93.41% # duration of idle periods in cycles 2395system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::55-59 0 0.00% 93.41% # duration of idle periods in cycles 2396system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::60-64 0 0.00% 93.41% # duration of idle periods in cycles 2397system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::65-69 0 0.00% 93.41% # duration of idle periods in cycles 2398system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::70-74 0 0.00% 93.41% # duration of idle periods in cycles 2399system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::75 0 0.00% 93.41% # duration of idle periods in cycles 2400system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::overflows 6 6.59% 100.00% # duration of idle periods in cycles 2401system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::min_value 1 # duration of idle periods in cycles 2402system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::max_value 1299 # duration of idle periods in cycles 2403system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::total 91 # duration of idle periods in cycles 2404system.cpu1.CUs1.GlobalMemPipeline.load_vrf_bank_conflict_cycles 0 # total number of cycles GM data are delayed before updating the VRF 2405system.cpu1.CUs1.LocalMemPipeline.load_vrf_bank_conflict_cycles 0 # total number of cycles LDS data are delayed before updating the VRF 2406system.cpu1.CUs1.valu_insts 68 # Number of vector ALU insts issued. 2407system.cpu1.CUs1.valu_insts_per_wf 17 # The avg. number of vector ALU insts issued per-wavefront. 2408system.cpu1.CUs1.salu_insts 0 # Number of scalar ALU insts issued. 2409system.cpu1.CUs1.salu_insts_per_wf 0 # The avg. number of scalar ALU insts issued per-wavefront. 2410system.cpu1.CUs1.inst_cycles_valu 68 # Number of cycles needed to execute VALU insts. 2411system.cpu1.CUs1.inst_cycles_salu 0 # Number of cycles needed to execute SALU insts. 2412system.cpu1.CUs1.thread_cycles_valu 3071 # Number of thread cycles used to execute vector ALU ops. Similar to instCyclesVALU but multiplied by the number of active threads. 2413system.cpu1.CUs1.valu_utilization 70.565257 # Percentage of active vector ALU threads in a wave. 2414system.cpu1.CUs1.lds_no_flat_insts 6 # Number of LDS insts issued, not including FLAT accesses that resolve to LDS. 2415system.cpu1.CUs1.lds_no_flat_insts_per_wf 1.500000 # The avg. number of LDS insts (not including FLAT accesses that resolve to LDS) per-wavefront. 2416system.cpu1.CUs1.flat_vmem_insts 0 # The number of FLAT insts that resolve to vmem issued. 2417system.cpu1.CUs1.flat_vmem_insts_per_wf 0 # The average number of FLAT insts that resolve to vmem issued per-wavefront. 2418system.cpu1.CUs1.flat_lds_insts 0 # The number of FLAT insts that resolve to LDS issued. 2419system.cpu1.CUs1.flat_lds_insts_per_wf 0 # The average number of FLAT insts that resolve to LDS issued per-wavefront. 2420system.cpu1.CUs1.vector_mem_writes 8 # Number of vector mem write insts (excluding FLAT insts). 2421system.cpu1.CUs1.vector_mem_writes_per_wf 2 # The average number of vector mem write insts (excluding FLAT insts) per-wavefront. 2422system.cpu1.CUs1.vector_mem_reads 29 # Number of vector mem read insts (excluding FLAT insts). 2423system.cpu1.CUs1.vector_mem_reads_per_wf 7.250000 # The avg. number of vector mem read insts (excluding FLAT insts) per-wavefront. 2424system.cpu1.CUs1.scalar_mem_writes 0 # Number of scalar mem write insts. 2425system.cpu1.CUs1.scalar_mem_writes_per_wf 0 # The average number of scalar mem write insts per-wavefront. 2426system.cpu1.CUs1.scalar_mem_reads 0 # Number of scalar mem read insts. 2427system.cpu1.CUs1.scalar_mem_reads_per_wf 0 # The average number of scalar mem read insts per-wavefront. 2428system.cpu1.CUs1.tlb_requests 769 # number of uncoalesced requests 2429system.cpu1.CUs1.tlb_cycles -454919630000 # total number of cycles for all uncoalesced requests 2430system.cpu1.CUs1.avg_translation_latency -591572990.897269 # Avg. translation latency for data translations 2431system.cpu1.CUs1.TLB_hits_distribution::page_table 769 # TLB hits distribution (0 for page table, x for Lx-TLB 2432system.cpu1.CUs1.TLB_hits_distribution::L1_TLB 0 # TLB hits distribution (0 for page table, x for Lx-TLB 2433system.cpu1.CUs1.TLB_hits_distribution::L2_TLB 0 # TLB hits distribution (0 for page table, x for Lx-TLB 2434system.cpu1.CUs1.TLB_hits_distribution::L3_TLB 0 # TLB hits distribution (0 for page table, x for Lx-TLB 2435system.cpu1.CUs1.lds_bank_access_cnt 53 # Total number of LDS bank accesses 2436system.cpu1.CUs1.lds_bank_conflicts::samples 6 # Number of bank conflicts per LDS memory packet 2437system.cpu1.CUs1.lds_bank_conflicts::mean 7.833333 # Number of bank conflicts per LDS memory packet 2438system.cpu1.CUs1.lds_bank_conflicts::stdev 6.080022 # Number of bank conflicts per LDS memory packet 2439system.cpu1.CUs1.lds_bank_conflicts::underflows 0 0.00% 0.00% # Number of bank conflicts per LDS memory packet 2440system.cpu1.CUs1.lds_bank_conflicts::0-1 2 33.33% 33.33% # Number of bank conflicts per LDS memory packet 2441system.cpu1.CUs1.lds_bank_conflicts::2-3 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 2442system.cpu1.CUs1.lds_bank_conflicts::4-5 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 2443system.cpu1.CUs1.lds_bank_conflicts::6-7 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 2444system.cpu1.CUs1.lds_bank_conflicts::8-9 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 2445system.cpu1.CUs1.lds_bank_conflicts::10-11 1 16.67% 50.00% # Number of bank conflicts per LDS memory packet 2446system.cpu1.CUs1.lds_bank_conflicts::12-13 3 50.00% 100.00% # Number of bank conflicts per LDS memory packet 2447system.cpu1.CUs1.lds_bank_conflicts::14-15 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2448system.cpu1.CUs1.lds_bank_conflicts::16-17 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2449system.cpu1.CUs1.lds_bank_conflicts::18-19 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2450system.cpu1.CUs1.lds_bank_conflicts::20-21 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2451system.cpu1.CUs1.lds_bank_conflicts::22-23 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2452system.cpu1.CUs1.lds_bank_conflicts::24-25 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2453system.cpu1.CUs1.lds_bank_conflicts::26-27 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2454system.cpu1.CUs1.lds_bank_conflicts::28-29 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2455system.cpu1.CUs1.lds_bank_conflicts::30-31 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2456system.cpu1.CUs1.lds_bank_conflicts::32-33 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2457system.cpu1.CUs1.lds_bank_conflicts::34-35 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2458system.cpu1.CUs1.lds_bank_conflicts::36-37 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2459system.cpu1.CUs1.lds_bank_conflicts::38-39 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2460system.cpu1.CUs1.lds_bank_conflicts::40-41 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2461system.cpu1.CUs1.lds_bank_conflicts::42-43 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2462system.cpu1.CUs1.lds_bank_conflicts::44-45 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2463system.cpu1.CUs1.lds_bank_conflicts::46-47 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2464system.cpu1.CUs1.lds_bank_conflicts::48-49 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2465system.cpu1.CUs1.lds_bank_conflicts::50-51 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2466system.cpu1.CUs1.lds_bank_conflicts::52-53 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2467system.cpu1.CUs1.lds_bank_conflicts::54-55 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2468system.cpu1.CUs1.lds_bank_conflicts::56-57 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2469system.cpu1.CUs1.lds_bank_conflicts::58-59 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2470system.cpu1.CUs1.lds_bank_conflicts::60-61 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2471system.cpu1.CUs1.lds_bank_conflicts::62-63 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2472system.cpu1.CUs1.lds_bank_conflicts::64 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2473system.cpu1.CUs1.lds_bank_conflicts::overflows 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2474system.cpu1.CUs1.lds_bank_conflicts::min_value 0 # Number of bank conflicts per LDS memory packet 2475system.cpu1.CUs1.lds_bank_conflicts::max_value 12 # Number of bank conflicts per LDS memory packet 2476system.cpu1.CUs1.lds_bank_conflicts::total 6 # Number of bank conflicts per LDS memory packet 2477system.cpu1.CUs1.page_divergence_dist::samples 17 # pages touched per wf (over all mem. instr.) 2478system.cpu1.CUs1.page_divergence_dist::mean 1 # pages touched per wf (over all mem. instr.) 2479system.cpu1.CUs1.page_divergence_dist::stdev 0 # pages touched per wf (over all mem. instr.) 2480system.cpu1.CUs1.page_divergence_dist::underflows 0 0.00% 0.00% # pages touched per wf (over all mem. instr.) 2481system.cpu1.CUs1.page_divergence_dist::1-4 17 100.00% 100.00% # pages touched per wf (over all mem. instr.) 2482system.cpu1.CUs1.page_divergence_dist::5-8 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2483system.cpu1.CUs1.page_divergence_dist::9-12 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2484system.cpu1.CUs1.page_divergence_dist::13-16 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2485system.cpu1.CUs1.page_divergence_dist::17-20 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2486system.cpu1.CUs1.page_divergence_dist::21-24 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2487system.cpu1.CUs1.page_divergence_dist::25-28 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2488system.cpu1.CUs1.page_divergence_dist::29-32 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2489system.cpu1.CUs1.page_divergence_dist::33-36 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2490system.cpu1.CUs1.page_divergence_dist::37-40 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2491system.cpu1.CUs1.page_divergence_dist::41-44 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2492system.cpu1.CUs1.page_divergence_dist::45-48 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2493system.cpu1.CUs1.page_divergence_dist::49-52 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2494system.cpu1.CUs1.page_divergence_dist::53-56 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2495system.cpu1.CUs1.page_divergence_dist::57-60 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2496system.cpu1.CUs1.page_divergence_dist::61-64 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2497system.cpu1.CUs1.page_divergence_dist::overflows 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2498system.cpu1.CUs1.page_divergence_dist::min_value 1 # pages touched per wf (over all mem. instr.) 2499system.cpu1.CUs1.page_divergence_dist::max_value 1 # pages touched per wf (over all mem. instr.) 2500system.cpu1.CUs1.page_divergence_dist::total 17 # pages touched per wf (over all mem. instr.) 2501system.cpu1.CUs1.global_mem_instr_cnt 17 # dynamic global memory instructions count 2502system.cpu1.CUs1.local_mem_instr_cnt 6 # dynamic local memory intruction count 2503system.cpu1.CUs1.wg_blocked_due_lds_alloc 0 # Workgroup blocked due to LDS capacity 2504system.cpu1.CUs1.num_instr_executed 141 # number of instructions executed 2505system.cpu1.CUs1.inst_exec_rate::samples 141 # Instruction Execution Rate: Number of executed vector instructions per cycle 2506system.cpu1.CUs1.inst_exec_rate::mean 72.113475 # Instruction Execution Rate: Number of executed vector instructions per cycle 2507system.cpu1.CUs1.inst_exec_rate::stdev 228.065470 # Instruction Execution Rate: Number of executed vector instructions per cycle 2508system.cpu1.CUs1.inst_exec_rate::underflows 0 0.00% 0.00% # Instruction Execution Rate: Number of executed vector instructions per cycle 2509system.cpu1.CUs1.inst_exec_rate::0-1 0 0.00% 0.00% # Instruction Execution Rate: Number of executed vector instructions per cycle 2510system.cpu1.CUs1.inst_exec_rate::2-3 13 9.22% 9.22% # Instruction Execution Rate: Number of executed vector instructions per cycle 2511system.cpu1.CUs1.inst_exec_rate::4-5 60 42.55% 51.77% # Instruction Execution Rate: Number of executed vector instructions per cycle 2512system.cpu1.CUs1.inst_exec_rate::6-7 34 24.11% 75.89% # Instruction Execution Rate: Number of executed vector instructions per cycle 2513system.cpu1.CUs1.inst_exec_rate::8-9 3 2.13% 78.01% # Instruction Execution Rate: Number of executed vector instructions per cycle 2514system.cpu1.CUs1.inst_exec_rate::10 1 0.71% 78.72% # Instruction Execution Rate: Number of executed vector instructions per cycle 2515system.cpu1.CUs1.inst_exec_rate::overflows 30 21.28% 100.00% # Instruction Execution Rate: Number of executed vector instructions per cycle 2516system.cpu1.CUs1.inst_exec_rate::min_value 2 # Instruction Execution Rate: Number of executed vector instructions per cycle 2517system.cpu1.CUs1.inst_exec_rate::max_value 1305 # Instruction Execution Rate: Number of executed vector instructions per cycle 2518system.cpu1.CUs1.inst_exec_rate::total 141 # Instruction Execution Rate: Number of executed vector instructions per cycle 2519system.cpu1.CUs1.num_vec_ops_executed 6762 # number of vec ops executed (e.g. WF size/inst) 2520system.cpu1.CUs1.num_total_cycles 2840 # number of cycles the CU ran for 2521system.cpu1.CUs1.vpc 2.380986 # Vector Operations per cycle (this CU only) 2522system.cpu1.CUs1.ipc 0.049648 # Instructions per cycle (this CU only) 2523system.cpu1.CUs1.warp_execution_dist::samples 141 # number of lanes active per instruction (oval all instructions) 2524system.cpu1.CUs1.warp_execution_dist::mean 47.957447 # number of lanes active per instruction (oval all instructions) 2525system.cpu1.CUs1.warp_execution_dist::stdev 23.818022 # number of lanes active per instruction (oval all instructions) 2526system.cpu1.CUs1.warp_execution_dist::underflows 0 0.00% 0.00% # number of lanes active per instruction (oval all instructions) 2527system.cpu1.CUs1.warp_execution_dist::1-4 5 3.55% 3.55% # number of lanes active per instruction (oval all instructions) 2528system.cpu1.CUs1.warp_execution_dist::5-8 0 0.00% 3.55% # number of lanes active per instruction (oval all instructions) 2529system.cpu1.CUs1.warp_execution_dist::9-12 9 6.38% 9.93% # number of lanes active per instruction (oval all instructions) 2530system.cpu1.CUs1.warp_execution_dist::13-16 27 19.15% 29.08% # number of lanes active per instruction (oval all instructions) 2531system.cpu1.CUs1.warp_execution_dist::17-20 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 2532system.cpu1.CUs1.warp_execution_dist::21-24 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 2533system.cpu1.CUs1.warp_execution_dist::25-28 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 2534system.cpu1.CUs1.warp_execution_dist::29-32 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 2535system.cpu1.CUs1.warp_execution_dist::33-36 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 2536system.cpu1.CUs1.warp_execution_dist::37-40 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 2537system.cpu1.CUs1.warp_execution_dist::41-44 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 2538system.cpu1.CUs1.warp_execution_dist::45-48 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 2539system.cpu1.CUs1.warp_execution_dist::49-52 8 5.67% 34.75% # number of lanes active per instruction (oval all instructions) 2540system.cpu1.CUs1.warp_execution_dist::53-56 0 0.00% 34.75% # number of lanes active per instruction (oval all instructions) 2541system.cpu1.CUs1.warp_execution_dist::57-60 0 0.00% 34.75% # number of lanes active per instruction (oval all instructions) 2542system.cpu1.CUs1.warp_execution_dist::61-64 92 65.25% 100.00% # number of lanes active per instruction (oval all instructions) 2543system.cpu1.CUs1.warp_execution_dist::overflows 0 0.00% 100.00% # number of lanes active per instruction (oval all instructions) 2544system.cpu1.CUs1.warp_execution_dist::min_value 1 # number of lanes active per instruction (oval all instructions) 2545system.cpu1.CUs1.warp_execution_dist::max_value 64 # number of lanes active per instruction (oval all instructions) 2546system.cpu1.CUs1.warp_execution_dist::total 141 # number of lanes active per instruction (oval all instructions) 2547system.cpu1.CUs1.gmem_lanes_execution_dist::samples 18 # number of active lanes per global memory instruction 2548system.cpu1.CUs1.gmem_lanes_execution_dist::mean 37.722222 # number of active lanes per global memory instruction 2549system.cpu1.CUs1.gmem_lanes_execution_dist::stdev 27.174394 # number of active lanes per global memory instruction 2550system.cpu1.CUs1.gmem_lanes_execution_dist::underflows 0 0.00% 0.00% # number of active lanes per global memory instruction 2551system.cpu1.CUs1.gmem_lanes_execution_dist::1-4 1 5.56% 5.56% # number of active lanes per global memory instruction 2552system.cpu1.CUs1.gmem_lanes_execution_dist::5-8 0 0.00% 5.56% # number of active lanes per global memory instruction 2553system.cpu1.CUs1.gmem_lanes_execution_dist::9-12 2 11.11% 16.67% # number of active lanes per global memory instruction 2554system.cpu1.CUs1.gmem_lanes_execution_dist::13-16 6 33.33% 50.00% # number of active lanes per global memory instruction 2555system.cpu1.CUs1.gmem_lanes_execution_dist::17-20 0 0.00% 50.00% # number of active lanes per global memory instruction 2556system.cpu1.CUs1.gmem_lanes_execution_dist::21-24 0 0.00% 50.00% # number of active lanes per global memory instruction 2557system.cpu1.CUs1.gmem_lanes_execution_dist::25-28 0 0.00% 50.00% # number of active lanes per global memory instruction 2558system.cpu1.CUs1.gmem_lanes_execution_dist::29-32 0 0.00% 50.00% # number of active lanes per global memory instruction 2559system.cpu1.CUs1.gmem_lanes_execution_dist::33-36 0 0.00% 50.00% # number of active lanes per global memory instruction 2560system.cpu1.CUs1.gmem_lanes_execution_dist::37-40 0 0.00% 50.00% # number of active lanes per global memory instruction 2561system.cpu1.CUs1.gmem_lanes_execution_dist::41-44 0 0.00% 50.00% # number of active lanes per global memory instruction 2562system.cpu1.CUs1.gmem_lanes_execution_dist::45-48 0 0.00% 50.00% # number of active lanes per global memory instruction 2563system.cpu1.CUs1.gmem_lanes_execution_dist::49-52 0 0.00% 50.00% # number of active lanes per global memory instruction 2564system.cpu1.CUs1.gmem_lanes_execution_dist::53-56 0 0.00% 50.00% # number of active lanes per global memory instruction 2565system.cpu1.CUs1.gmem_lanes_execution_dist::57-60 0 0.00% 50.00% # number of active lanes per global memory instruction 2566system.cpu1.CUs1.gmem_lanes_execution_dist::61-64 9 50.00% 100.00% # number of active lanes per global memory instruction 2567system.cpu1.CUs1.gmem_lanes_execution_dist::overflows 0 0.00% 100.00% # number of active lanes per global memory instruction 2568system.cpu1.CUs1.gmem_lanes_execution_dist::min_value 1 # number of active lanes per global memory instruction 2569system.cpu1.CUs1.gmem_lanes_execution_dist::max_value 64 # number of active lanes per global memory instruction 2570system.cpu1.CUs1.gmem_lanes_execution_dist::total 18 # number of active lanes per global memory instruction 2571system.cpu1.CUs1.lmem_lanes_execution_dist::samples 6 # number of active lanes per local memory instruction 2572system.cpu1.CUs1.lmem_lanes_execution_dist::mean 19.333333 # number of active lanes per local memory instruction 2573system.cpu1.CUs1.lmem_lanes_execution_dist::stdev 22.384518 # number of active lanes per local memory instruction 2574system.cpu1.CUs1.lmem_lanes_execution_dist::underflows 0 0.00% 0.00% # number of active lanes per local memory instruction 2575system.cpu1.CUs1.lmem_lanes_execution_dist::1-4 1 16.67% 16.67% # number of active lanes per local memory instruction 2576system.cpu1.CUs1.lmem_lanes_execution_dist::5-8 0 0.00% 16.67% # number of active lanes per local memory instruction 2577system.cpu1.CUs1.lmem_lanes_execution_dist::9-12 1 16.67% 33.33% # number of active lanes per local memory instruction 2578system.cpu1.CUs1.lmem_lanes_execution_dist::13-16 3 50.00% 83.33% # number of active lanes per local memory instruction 2579system.cpu1.CUs1.lmem_lanes_execution_dist::17-20 0 0.00% 83.33% # number of active lanes per local memory instruction 2580system.cpu1.CUs1.lmem_lanes_execution_dist::21-24 0 0.00% 83.33% # number of active lanes per local memory instruction 2581system.cpu1.CUs1.lmem_lanes_execution_dist::25-28 0 0.00% 83.33% # number of active lanes per local memory instruction 2582system.cpu1.CUs1.lmem_lanes_execution_dist::29-32 0 0.00% 83.33% # number of active lanes per local memory instruction 2583system.cpu1.CUs1.lmem_lanes_execution_dist::33-36 0 0.00% 83.33% # number of active lanes per local memory instruction 2584system.cpu1.CUs1.lmem_lanes_execution_dist::37-40 0 0.00% 83.33% # number of active lanes per local memory instruction 2585system.cpu1.CUs1.lmem_lanes_execution_dist::41-44 0 0.00% 83.33% # number of active lanes per local memory instruction 2586system.cpu1.CUs1.lmem_lanes_execution_dist::45-48 0 0.00% 83.33% # number of active lanes per local memory instruction 2587system.cpu1.CUs1.lmem_lanes_execution_dist::49-52 0 0.00% 83.33% # number of active lanes per local memory instruction 2588system.cpu1.CUs1.lmem_lanes_execution_dist::53-56 0 0.00% 83.33% # number of active lanes per local memory instruction 2589system.cpu1.CUs1.lmem_lanes_execution_dist::57-60 0 0.00% 83.33% # number of active lanes per local memory instruction 2590system.cpu1.CUs1.lmem_lanes_execution_dist::61-64 1 16.67% 100.00% # number of active lanes per local memory instruction 2591system.cpu1.CUs1.lmem_lanes_execution_dist::overflows 0 0.00% 100.00% # number of active lanes per local memory instruction 2592system.cpu1.CUs1.lmem_lanes_execution_dist::min_value 1 # number of active lanes per local memory instruction 2593system.cpu1.CUs1.lmem_lanes_execution_dist::max_value 64 # number of active lanes per local memory instruction 2594system.cpu1.CUs1.lmem_lanes_execution_dist::total 6 # number of active lanes per local memory instruction 2595system.cpu1.CUs1.num_alu_insts_executed 118 # Number of dynamic non-GM memory insts executed 2596system.cpu1.CUs1.times_wg_blocked_due_vgpr_alloc 0 # Number of times WGs are blocked due to VGPR allocation per SIMD 2597system.cpu1.CUs1.num_CAS_ops 0 # number of compare and swap operations 2598system.cpu1.CUs1.num_failed_CAS_ops 0 # number of compare and swap operations that failed 2599system.cpu1.CUs1.num_completed_wfs 4 # number of completed wavefronts 2600system.cpu1.CUs0.ldsBus.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2601system.cpu1.CUs1.ldsBus.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2602system.cpu2.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2603system.cpu2.num_kernel_launched 1 # number of kernel launched 2604system.dir_cntrl0.L3CacheMemory.demand_hits 0 # Number of cache demand hits 2605system.dir_cntrl0.L3CacheMemory.demand_misses 0 # Number of cache demand misses 2606system.dir_cntrl0.L3CacheMemory.demand_accesses 0 # Number of cache demand accesses 2607system.dir_cntrl0.L3CacheMemory.num_data_array_writes 1549 # number of data array writes 2608system.dir_cntrl0.L3CacheMemory.num_tag_array_reads 1549 # number of tag array reads 2609system.dir_cntrl0.L3CacheMemory.num_tag_array_writes 1549 # number of tag array writes 2610system.dir_cntrl0.probeToCore.avg_buf_msgs 0.069628 # Average number of messages in buffer 2611system.dir_cntrl0.probeToCore.avg_stall_time 29997.797448 # Average number of cycles messages are stalled in this MB 2612system.dir_cntrl0.requestFromCores.avg_buf_msgs 0.001160 # Average number of messages in buffer 2613system.dir_cntrl0.requestFromCores.avg_stall_time 17271.531260 # Average number of cycles messages are stalled in this MB 2614system.dir_cntrl0.responseFromCores.avg_buf_msgs 0.001160 # Average number of messages in buffer 2615system.dir_cntrl0.responseFromCores.avg_stall_time 121679.841776 # Average number of cycles messages are stalled in this MB 2616system.dir_cntrl0.responseFromMemory.avg_buf_msgs 0.003110 # Average number of messages in buffer 2617system.dir_cntrl0.responseFromMemory.avg_stall_time 999.889123 # Average number of cycles messages are stalled in this MB 2618system.dir_cntrl0.responseToCore.avg_buf_msgs 0.069628 # Average number of messages in buffer 2619system.dir_cntrl0.responseToCore.avg_stall_time 29990.830190 # Average number of cycles messages are stalled in this MB 2620system.dir_cntrl0.triggerQueue.avg_buf_msgs 0.002321 # Average number of messages in buffer 2621system.dir_cntrl0.triggerQueue.avg_stall_time 999.739290 # Average number of cycles messages are stalled in this MB 2622system.dir_cntrl0.unblockFromCores.avg_buf_msgs 0.001160 # Average number of messages in buffer 2623system.dir_cntrl0.unblockFromCores.avg_stall_time 17249.343916 # Average number of cycles messages are stalled in this MB 2624system.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2625system.dispatcher_coalescer.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2626system.dispatcher_coalescer.clk_domain.clock 1000 # Clock period in ticks 2627system.dispatcher_coalescer.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2628system.dispatcher_coalescer.uncoalesced_accesses 0 # Number of uncoalesced TLB accesses 2629system.dispatcher_coalescer.coalesced_accesses 0 # Number of coalesced TLB accesses 2630system.dispatcher_coalescer.queuing_cycles 0 # Number of cycles spent in queue 2631system.dispatcher_coalescer.local_queuing_cycles 0 # Number of cycles spent in queue for all incoming reqs 2632system.dispatcher_coalescer.local_latency nan # Avg. latency over all incoming pkts 2633system.dispatcher_tlb.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2634system.dispatcher_tlb.clk_domain.clock 1000 # Clock period in ticks 2635system.dispatcher_tlb.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2636system.dispatcher_tlb.local_TLB_accesses 0 # Number of TLB accesses 2637system.dispatcher_tlb.local_TLB_hits 0 # Number of TLB hits 2638system.dispatcher_tlb.local_TLB_misses 0 # Number of TLB misses 2639system.dispatcher_tlb.local_TLB_miss_rate nan # TLB miss rate 2640system.dispatcher_tlb.global_TLB_accesses 0 # Number of TLB accesses 2641system.dispatcher_tlb.global_TLB_hits 0 # Number of TLB hits 2642system.dispatcher_tlb.global_TLB_misses 0 # Number of TLB misses 2643system.dispatcher_tlb.global_TLB_miss_rate nan # TLB miss rate 2644system.dispatcher_tlb.access_cycles 0 # Cycles spent accessing this TLB level 2645system.dispatcher_tlb.page_table_cycles 0 # Cycles spent accessing the page table 2646system.dispatcher_tlb.unique_pages 0 # Number of unique pages touched 2647system.dispatcher_tlb.local_cycles 0 # Number of cycles spent in queue for all incoming reqs 2648system.dispatcher_tlb.local_latency nan # Avg. latency over incoming coalesced reqs 2649system.dispatcher_tlb.avg_reuse_distance 0 # avg. reuse distance over all pages (in ticks) 2650system.l1_coalescer0.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2651system.l1_coalescer0.clk_domain.clock 1000 # Clock period in ticks 2652system.l1_coalescer0.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2653system.l1_coalescer0.uncoalesced_accesses 778 # Number of uncoalesced TLB accesses 2654system.l1_coalescer0.coalesced_accesses 0 # Number of coalesced TLB accesses 2655system.l1_coalescer0.queuing_cycles 0 # Number of cycles spent in queue 2656system.l1_coalescer0.local_queuing_cycles 0 # Number of cycles spent in queue for all incoming reqs 2657system.l1_coalescer0.local_latency 0 # Avg. latency over all incoming pkts 2658system.l1_coalescer1.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2659system.l1_coalescer1.clk_domain.clock 1000 # Clock period in ticks 2660system.l1_coalescer1.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2661system.l1_coalescer1.uncoalesced_accesses 769 # Number of uncoalesced TLB accesses 2662system.l1_coalescer1.coalesced_accesses 0 # Number of coalesced TLB accesses 2663system.l1_coalescer1.queuing_cycles 0 # Number of cycles spent in queue 2664system.l1_coalescer1.local_queuing_cycles 0 # Number of cycles spent in queue for all incoming reqs 2665system.l1_coalescer1.local_latency 0 # Avg. latency over all incoming pkts 2666system.l1_tlb0.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2667system.l1_tlb0.clk_domain.clock 1000 # Clock period in ticks 2668system.l1_tlb0.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2669system.l1_tlb0.local_TLB_accesses 778 # Number of TLB accesses 2670system.l1_tlb0.local_TLB_hits 774 # Number of TLB hits 2671system.l1_tlb0.local_TLB_misses 4 # Number of TLB misses 2672system.l1_tlb0.local_TLB_miss_rate 0.514139 # TLB miss rate 2673system.l1_tlb0.global_TLB_accesses 778 # Number of TLB accesses 2674system.l1_tlb0.global_TLB_hits 774 # Number of TLB hits 2675system.l1_tlb0.global_TLB_misses 4 # Number of TLB misses 2676system.l1_tlb0.global_TLB_miss_rate 0.514139 # TLB miss rate 2677system.l1_tlb0.access_cycles 0 # Cycles spent accessing this TLB level 2678system.l1_tlb0.page_table_cycles 0 # Cycles spent accessing the page table 2679system.l1_tlb0.unique_pages 4 # Number of unique pages touched 2680system.l1_tlb0.local_cycles 0 # Number of cycles spent in queue for all incoming reqs 2681system.l1_tlb0.local_latency 0 # Avg. latency over incoming coalesced reqs 2682system.l1_tlb0.avg_reuse_distance 0 # avg. reuse distance over all pages (in ticks) 2683system.l1_tlb1.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2684system.l1_tlb1.clk_domain.clock 1000 # Clock period in ticks 2685system.l1_tlb1.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2686system.l1_tlb1.local_TLB_accesses 769 # Number of TLB accesses 2687system.l1_tlb1.local_TLB_hits 766 # Number of TLB hits 2688system.l1_tlb1.local_TLB_misses 3 # Number of TLB misses 2689system.l1_tlb1.local_TLB_miss_rate 0.390117 # TLB miss rate 2690system.l1_tlb1.global_TLB_accesses 769 # Number of TLB accesses 2691system.l1_tlb1.global_TLB_hits 766 # Number of TLB hits 2692system.l1_tlb1.global_TLB_misses 3 # Number of TLB misses 2693system.l1_tlb1.global_TLB_miss_rate 0.390117 # TLB miss rate 2694system.l1_tlb1.access_cycles 0 # Cycles spent accessing this TLB level 2695system.l1_tlb1.page_table_cycles 0 # Cycles spent accessing the page table 2696system.l1_tlb1.unique_pages 3 # Number of unique pages touched 2697system.l1_tlb1.local_cycles 0 # Number of cycles spent in queue for all incoming reqs 2698system.l1_tlb1.local_latency 0 # Avg. latency over incoming coalesced reqs 2699system.l1_tlb1.avg_reuse_distance 0 # avg. reuse distance over all pages (in ticks) 2700system.l2_coalescer.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2701system.l2_coalescer.clk_domain.clock 1000 # Clock period in ticks 2702system.l2_coalescer.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2703system.l2_coalescer.uncoalesced_accesses 8 # Number of uncoalesced TLB accesses 2704system.l2_coalescer.coalesced_accesses 1 # Number of coalesced TLB accesses 2705system.l2_coalescer.queuing_cycles 8000 # Number of cycles spent in queue 2706system.l2_coalescer.local_queuing_cycles 1000 # Number of cycles spent in queue for all incoming reqs 2707system.l2_coalescer.local_latency 125 # Avg. latency over all incoming pkts 2708system.l2_tlb.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2709system.l2_tlb.clk_domain.clock 1000 # Clock period in ticks 2710system.l2_tlb.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2711system.l2_tlb.local_TLB_accesses 8 # Number of TLB accesses 2712system.l2_tlb.local_TLB_hits 3 # Number of TLB hits 2713system.l2_tlb.local_TLB_misses 5 # Number of TLB misses 2714system.l2_tlb.local_TLB_miss_rate 62.500000 # TLB miss rate 2715system.l2_tlb.global_TLB_accesses 15 # Number of TLB accesses 2716system.l2_tlb.global_TLB_hits 3 # Number of TLB hits 2717system.l2_tlb.global_TLB_misses 12 # Number of TLB misses 2718system.l2_tlb.global_TLB_miss_rate 80 # TLB miss rate 2719system.l2_tlb.access_cycles 552008 # Cycles spent accessing this TLB level 2720system.l2_tlb.page_table_cycles 0 # Cycles spent accessing the page table 2721system.l2_tlb.unique_pages 5 # Number of unique pages touched 2722system.l2_tlb.local_cycles 69001 # Number of cycles spent in queue for all incoming reqs 2723system.l2_tlb.local_latency 8625.125000 # Avg. latency over incoming coalesced reqs 2724system.l2_tlb.avg_reuse_distance 0 # avg. reuse distance over all pages (in ticks) 2725system.l3_coalescer.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2726system.l3_coalescer.clk_domain.clock 1000 # Clock period in ticks 2727system.l3_coalescer.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2728system.l3_coalescer.uncoalesced_accesses 5 # Number of uncoalesced TLB accesses 2729system.l3_coalescer.coalesced_accesses 1 # Number of coalesced TLB accesses 2730system.l3_coalescer.queuing_cycles 8000 # Number of cycles spent in queue 2731system.l3_coalescer.local_queuing_cycles 1000 # Number of cycles spent in queue for all incoming reqs 2732system.l3_coalescer.local_latency 200 # Avg. latency over all incoming pkts 2733system.l3_tlb.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2734system.l3_tlb.clk_domain.clock 1000 # Clock period in ticks 2735system.l3_tlb.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2736system.l3_tlb.local_TLB_accesses 5 # Number of TLB accesses 2737system.l3_tlb.local_TLB_hits 0 # Number of TLB hits 2738system.l3_tlb.local_TLB_misses 5 # Number of TLB misses 2739system.l3_tlb.local_TLB_miss_rate 100 # TLB miss rate 2740system.l3_tlb.global_TLB_accesses 12 # Number of TLB accesses 2741system.l3_tlb.global_TLB_hits 0 # Number of TLB hits 2742system.l3_tlb.global_TLB_misses 12 # Number of TLB misses 2743system.l3_tlb.global_TLB_miss_rate 100 # TLB miss rate 2744system.l3_tlb.access_cycles 1200000 # Cycles spent accessing this TLB level 2745system.l3_tlb.page_table_cycles 6000000 # Cycles spent accessing the page table 2746system.l3_tlb.unique_pages 5 # Number of unique pages touched 2747system.l3_tlb.local_cycles 150000 # Number of cycles spent in queue for all incoming reqs 2748system.l3_tlb.local_latency 30000 # Avg. latency over incoming coalesced reqs 2749system.l3_tlb.avg_reuse_distance 0 # avg. reuse distance over all pages (in ticks) 2750system.piobus.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2751system.piobus.trans_dist::WriteReq 94 # Transaction distribution 2752system.piobus.trans_dist::WriteResp 94 # Transaction distribution 2753system.piobus.pkt_count_system.cp_cntrl0.sequencer.mem-master-port::system.cpu2.pio 188 # Packet count per connected master and slave (bytes) 2754system.piobus.pkt_count::total 188 # Packet count per connected master and slave (bytes) 2755system.piobus.pkt_size_system.cp_cntrl0.sequencer.mem-master-port::system.cpu2.pio 748 # Cumulative packet size per connected master and slave (bytes) 2756system.piobus.pkt_size::total 748 # Cumulative packet size per connected master and slave (bytes) 2757system.piobus.reqLayer0.occupancy 188000 # Layer occupancy (ticks) 2758system.piobus.reqLayer0.utilization 0.0 # Layer utilization (%) 2759system.piobus.respLayer0.occupancy 94000 # Layer occupancy (ticks) 2760system.piobus.respLayer0.utilization 0.0 # Layer utilization (%) 2761system.ruby.network.ext_links0.int_node.port_buffers00.avg_buf_msgs 0.001160 # Average number of messages in buffer 2762system.ruby.network.ext_links0.int_node.port_buffers00.avg_stall_time 16771.557856 # Average number of cycles messages are stalled in this MB 2763system.ruby.network.ext_links0.int_node.port_buffers02.avg_buf_msgs 0.001160 # Average number of messages in buffer 2764system.ruby.network.ext_links0.int_node.port_buffers02.avg_stall_time 121180.062406 # Average number of cycles messages are stalled in this MB 2765system.ruby.network.ext_links0.int_node.port_buffers04.avg_buf_msgs 0.001160 # Average number of messages in buffer 2766system.ruby.network.ext_links0.int_node.port_buffers04.avg_stall_time 16749.523342 # Average number of cycles messages are stalled in this MB 2767system.ruby.network.ext_links0.int_node.port_buffers05.avg_buf_msgs 0.000010 # Average number of messages in buffer 2768system.ruby.network.ext_links0.int_node.port_buffers05.avg_stall_time 3493.705161 # Average number of cycles messages are stalled in this MB 2769system.ruby.network.ext_links0.int_node.port_buffers07.avg_buf_msgs 0.001150 # Average number of messages in buffer 2770system.ruby.network.ext_links0.int_node.port_buffers07.avg_stall_time 30490.654510 # Average number of cycles messages are stalled in this MB 2771system.ruby.network.ext_links0.int_node.port_buffers15.avg_buf_msgs 0.001150 # Average number of messages in buffer 2772system.ruby.network.ext_links0.int_node.port_buffers15.avg_stall_time 30497.737889 # Average number of cycles messages are stalled in this MB 2773system.ruby.network.ext_links0.int_node.port_buffers17.avg_buf_msgs 0.000010 # Average number of messages in buffer 2774system.ruby.network.ext_links0.int_node.port_buffers17.avg_stall_time 3490.277719 # Average number of cycles messages are stalled in this MB 2775system.ruby.network.ext_links0.int_node.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2776system.ruby.network.ext_links0.int_node.percent_links_utilized 0.007895 2777system.ruby.network.ext_links0.int_node.msg_count.Control::0 1549 2778system.ruby.network.ext_links0.int_node.msg_count.Request_Control::0 1549 2779system.ruby.network.ext_links0.int_node.msg_count.Response_Data::2 1561 2780system.ruby.network.ext_links0.int_node.msg_count.Response_Control::2 1537 2781system.ruby.network.ext_links0.int_node.msg_count.Unblock_Control::4 1549 2782system.ruby.network.ext_links0.int_node.msg_bytes.Control::0 12392 2783system.ruby.network.ext_links0.int_node.msg_bytes.Request_Control::0 12392 2784system.ruby.network.ext_links0.int_node.msg_bytes.Response_Data::2 112392 2785system.ruby.network.ext_links0.int_node.msg_bytes.Response_Control::2 12296 2786system.ruby.network.ext_links0.int_node.msg_bytes.Unblock_Control::4 12392 2787system.ruby.network.ext_links1.int_node.port_buffers00.avg_buf_msgs 0.000010 # Average number of messages in buffer 2788system.ruby.network.ext_links1.int_node.port_buffers00.avg_stall_time 3608.205673 # Average number of cycles messages are stalled in this MB 2789system.ruby.network.ext_links1.int_node.port_buffers02.avg_buf_msgs 0.001150 # Average number of messages in buffer 2790system.ruby.network.ext_links1.int_node.port_buffers02.avg_stall_time 31490.300903 # Average number of cycles messages are stalled in this MB 2791system.ruby.network.ext_links1.int_node.port_buffers03.avg_buf_msgs 0.001150 # Average number of messages in buffer 2792system.ruby.network.ext_links1.int_node.port_buffers03.avg_stall_time 15499.593577 # Average number of cycles messages are stalled in this MB 2793system.ruby.network.ext_links1.int_node.port_buffers05.avg_buf_msgs 0.000010 # Average number of messages in buffer 2794system.ruby.network.ext_links1.int_node.port_buffers05.avg_stall_time 1775.094697 # Average number of cycles messages are stalled in this MB 2795system.ruby.network.ext_links1.int_node.port_buffers07.avg_buf_msgs 0.001150 # Average number of messages in buffer 2796system.ruby.network.ext_links1.int_node.port_buffers07.avg_stall_time 15494.855841 # Average number of cycles messages are stalled in this MB 2797system.ruby.network.ext_links1.int_node.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2798system.ruby.network.ext_links1.int_node.percent_links_utilized 0.009908 2799system.ruby.network.ext_links1.int_node.msg_count.Control::0 14 2800system.ruby.network.ext_links1.int_node.msg_count.Request_Control::0 1535 2801system.ruby.network.ext_links1.int_node.msg_count.Response_Data::2 1537 2802system.ruby.network.ext_links1.int_node.msg_count.Response_Control::2 12 2803system.ruby.network.ext_links1.int_node.msg_count.Unblock_Control::4 1535 2804system.ruby.network.ext_links1.int_node.msg_bytes.Control::0 112 2805system.ruby.network.ext_links1.int_node.msg_bytes.Request_Control::0 12280 2806system.ruby.network.ext_links1.int_node.msg_bytes.Response_Data::2 110664 2807system.ruby.network.ext_links1.int_node.msg_bytes.Response_Control::2 96 2808system.ruby.network.ext_links1.int_node.msg_bytes.Unblock_Control::4 12280 2809system.tcp_cntrl0.L1cache.demand_hits 0 # Number of cache demand hits 2810system.tcp_cntrl0.L1cache.demand_misses 0 # Number of cache demand misses 2811system.tcp_cntrl0.L1cache.demand_accesses 0 # Number of cache demand accesses 2812system.tcp_cntrl0.L1cache.num_data_array_reads 8 # number of data array reads 2813system.tcp_cntrl0.L1cache.num_data_array_writes 11 # number of data array writes 2814system.tcp_cntrl0.L1cache.num_tag_array_reads 26 # number of tag array reads 2815system.tcp_cntrl0.L1cache.num_tag_array_writes 18 # number of tag array writes 2816system.tcp_cntrl0.L1cache.num_data_array_stalls 6 # number of stalls caused by data array 2817system.tcp_cntrl0.coalescer.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2818system.tcp_cntrl0.coalescer.gpu_tcp_ld_hits 2 # loads that hit in the TCP 2819system.tcp_cntrl0.coalescer.gpu_tcp_ld_transfers 0 # TCP to TCP load transfers 2820system.tcp_cntrl0.coalescer.gpu_tcc_ld_hits 0 # loads that hit in the TCC 2821system.tcp_cntrl0.coalescer.gpu_ld_misses 2 # loads that miss in the GPU 2822system.tcp_cntrl0.coalescer.gpu_tcp_st_hits 4 # stores that hit in the TCP 2823system.tcp_cntrl0.coalescer.gpu_tcp_st_transfers 0 # TCP to TCP store transfers 2824system.tcp_cntrl0.coalescer.gpu_tcc_st_hits 0 # stores that hit in the TCC 2825system.tcp_cntrl0.coalescer.gpu_st_misses 5 # stores that miss in the GPU 2826system.tcp_cntrl0.coalescer.cp_tcp_ld_hits 0 # loads that hit in the TCP 2827system.tcp_cntrl0.coalescer.cp_tcp_ld_transfers 0 # TCP to TCP load transfers 2828system.tcp_cntrl0.coalescer.cp_tcc_ld_hits 0 # loads that hit in the TCC 2829system.tcp_cntrl0.coalescer.cp_ld_misses 0 # loads that miss in the GPU 2830system.tcp_cntrl0.coalescer.cp_tcp_st_hits 0 # stores that hit in the TCP 2831system.tcp_cntrl0.coalescer.cp_tcp_st_transfers 0 # TCP to TCP store transfers 2832system.tcp_cntrl0.coalescer.cp_tcc_st_hits 0 # stores that hit in the TCC 2833system.tcp_cntrl0.coalescer.cp_st_misses 0 # stores that miss in the GPU 2834system.tcp_cntrl0.mandatoryQueue.avg_buf_msgs 0.000018 # Average number of messages in buffer 2835system.tcp_cntrl0.mandatoryQueue.avg_stall_time 0.500256 # Average number of cycles messages are stalled in this MB 2836system.tcp_cntrl0.probeToTCP.avg_buf_msgs 0.000006 # Average number of messages in buffer 2837system.tcp_cntrl0.probeToTCP.avg_stall_time 680.485319 # Average number of cycles messages are stalled in this MB 2838system.tcp_cntrl0.requestFromTCP.avg_buf_msgs 0.000430 # Average number of messages in buffer 2839system.tcp_cntrl0.requestFromTCP.avg_stall_time 4552.451142 # Average number of cycles messages are stalled in this MB 2840system.tcp_cntrl0.responseFromTCP.avg_buf_msgs 0.000479 # Average number of messages in buffer 2841system.tcp_cntrl0.responseFromTCP.avg_stall_time 4534.171455 # Average number of cycles messages are stalled in this MB 2842system.tcp_cntrl0.responseToTCP.avg_buf_msgs 0.000005 # Average number of messages in buffer 2843system.tcp_cntrl0.responseToTCP.avg_stall_time 226.969283 # Average number of cycles messages are stalled in this MB 2844system.tcp_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2845system.tcp_cntrl0.unblockFromCore.avg_buf_msgs 0.000420 # Average number of messages in buffer 2846system.tcp_cntrl0.unblockFromCore.avg_stall_time 4536.988325 # Average number of cycles messages are stalled in this MB 2847system.tcp_cntrl0.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2848system.ruby.network.ext_links2.int_node.port_buffers01.avg_buf_msgs 0.000006 # Average number of messages in buffer 2849system.ruby.network.ext_links2.int_node.port_buffers01.avg_stall_time 623.782329 # Average number of cycles messages are stalled in this MB 2850system.ruby.network.ext_links2.int_node.port_buffers03.avg_buf_msgs 0.000005 # Average number of messages in buffer 2851system.ruby.network.ext_links2.int_node.port_buffers03.avg_stall_time 170.228086 # Average number of cycles messages are stalled in this MB 2852system.ruby.network.ext_links2.int_node.port_buffers05.avg_buf_msgs 0.000004 # Average number of messages in buffer 2853system.ruby.network.ext_links2.int_node.port_buffers05.avg_stall_time 555.902511 # Average number of cycles messages are stalled in this MB 2854system.ruby.network.ext_links2.int_node.port_buffers07.avg_buf_msgs 0.000005 # Average number of messages in buffer 2855system.ruby.network.ext_links2.int_node.port_buffers07.avg_stall_time 170.023563 # Average number of cycles messages are stalled in this MB 2856system.ruby.network.ext_links2.int_node.port_buffers12.avg_buf_msgs 0.001150 # Average number of messages in buffer 2857system.ruby.network.ext_links2.int_node.port_buffers12.avg_stall_time 31497.616524 # Average number of cycles messages are stalled in this MB 2858system.ruby.network.ext_links2.int_node.port_buffers13.avg_buf_msgs 0.000013 # Average number of messages in buffer 2859system.ruby.network.ext_links2.int_node.port_buffers13.avg_stall_time 4687.243604 # Average number of cycles messages are stalled in this MB 2860system.ruby.network.ext_links2.int_node.port_buffers14.avg_buf_msgs 0.000010 # Average number of messages in buffer 2861system.ruby.network.ext_links2.int_node.port_buffers14.avg_stall_time 3604.665857 # Average number of cycles messages are stalled in this MB 2862system.ruby.network.ext_links2.int_node.port_buffers15.avg_buf_msgs 0.000010 # Average number of messages in buffer 2863system.ruby.network.ext_links2.int_node.port_buffers15.avg_stall_time 4590.818257 # Average number of cycles messages are stalled in this MB 2864system.ruby.network.ext_links2.int_node.port_buffers17.avg_buf_msgs 0.000013 # Average number of messages in buffer 2865system.ruby.network.ext_links2.int_node.port_buffers17.avg_stall_time 4671.127513 # Average number of cycles messages are stalled in this MB 2866system.ruby.network.ext_links2.int_node.port_buffers21.avg_buf_msgs 0.000002 # Average number of messages in buffer 2867system.ruby.network.ext_links2.int_node.port_buffers21.avg_stall_time 171.646260 # Average number of cycles messages are stalled in this MB 2868system.ruby.network.ext_links2.int_node.port_buffers22.avg_buf_msgs 0.000010 # Average number of messages in buffer 2869system.ruby.network.ext_links2.int_node.port_buffers22.avg_stall_time 13808.776657 # Average number of cycles messages are stalled in this MB 2870system.ruby.network.ext_links2.int_node.port_buffers24.avg_buf_msgs 0.001150 # Average number of messages in buffer 2871system.ruby.network.ext_links2.int_node.port_buffers24.avg_stall_time 120469.035784 # Average number of cycles messages are stalled in this MB 2872system.ruby.network.ext_links2.int_node.port_buffers26.avg_buf_msgs 0.000010 # Average number of messages in buffer 2873system.ruby.network.ext_links2.int_node.port_buffers26.avg_stall_time 13752.445255 # Average number of cycles messages are stalled in this MB 2874system.ruby.network.ext_links2.int_node.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2875system.ruby.network.ext_links2.int_node.percent_links_utilized 0.000708 2876system.ruby.network.ext_links2.int_node.msg_count.Control::0 1535 2877system.ruby.network.ext_links2.int_node.msg_count.Control::1 14 2878system.ruby.network.ext_links2.int_node.msg_count.Request_Control::0 14 2879system.ruby.network.ext_links2.int_node.msg_count.Request_Control::1 17 2880system.ruby.network.ext_links2.int_node.msg_count.Response_Data::2 24 2881system.ruby.network.ext_links2.int_node.msg_count.Response_Data::3 31 2882system.ruby.network.ext_links2.int_node.msg_count.Response_Control::2 1525 2883system.ruby.network.ext_links2.int_node.msg_count.Unblock_Control::4 14 2884system.ruby.network.ext_links2.int_node.msg_count.Unblock_Control::5 17 2885system.ruby.network.ext_links2.int_node.msg_bytes.Control::0 12280 2886system.ruby.network.ext_links2.int_node.msg_bytes.Control::1 112 2887system.ruby.network.ext_links2.int_node.msg_bytes.Request_Control::0 112 2888system.ruby.network.ext_links2.int_node.msg_bytes.Request_Control::1 136 2889system.ruby.network.ext_links2.int_node.msg_bytes.Response_Data::2 1728 2890system.ruby.network.ext_links2.int_node.msg_bytes.Response_Data::3 2232 2891system.ruby.network.ext_links2.int_node.msg_bytes.Response_Control::2 12200 2892system.ruby.network.ext_links2.int_node.msg_bytes.Unblock_Control::4 112 2893system.ruby.network.ext_links2.int_node.msg_bytes.Unblock_Control::5 136 2894system.tcp_cntrl1.L1cache.demand_hits 0 # Number of cache demand hits 2895system.tcp_cntrl1.L1cache.demand_misses 0 # Number of cache demand misses 2896system.tcp_cntrl1.L1cache.demand_accesses 0 # Number of cache demand accesses 2897system.tcp_cntrl1.L1cache.num_data_array_reads 8 # number of data array reads 2898system.tcp_cntrl1.L1cache.num_data_array_writes 11 # number of data array writes 2899system.tcp_cntrl1.L1cache.num_tag_array_reads 25 # number of tag array reads 2900system.tcp_cntrl1.L1cache.num_tag_array_writes 18 # number of tag array writes 2901system.tcp_cntrl1.L1cache.num_tag_array_stalls 2 # number of stalls caused by tag array 2902system.tcp_cntrl1.L1cache.num_data_array_stalls 6 # number of stalls caused by data array 2903system.tcp_cntrl1.coalescer.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2904system.tcp_cntrl1.coalescer.gpu_tcp_ld_hits 3 # loads that hit in the TCP 2905system.tcp_cntrl1.coalescer.gpu_tcp_ld_transfers 2 # TCP to TCP load transfers 2906system.tcp_cntrl1.coalescer.gpu_tcc_ld_hits 0 # loads that hit in the TCC 2907system.tcp_cntrl1.coalescer.gpu_ld_misses 0 # loads that miss in the GPU 2908system.tcp_cntrl1.coalescer.gpu_tcp_st_hits 4 # stores that hit in the TCP 2909system.tcp_cntrl1.coalescer.gpu_tcp_st_transfers 1 # TCP to TCP store transfers 2910system.tcp_cntrl1.coalescer.gpu_tcc_st_hits 0 # stores that hit in the TCC 2911system.tcp_cntrl1.coalescer.gpu_st_misses 4 # stores that miss in the GPU 2912system.tcp_cntrl1.coalescer.cp_tcp_ld_hits 0 # loads that hit in the TCP 2913system.tcp_cntrl1.coalescer.cp_tcp_ld_transfers 0 # TCP to TCP load transfers 2914system.tcp_cntrl1.coalescer.cp_tcc_ld_hits 0 # loads that hit in the TCC 2915system.tcp_cntrl1.coalescer.cp_ld_misses 0 # loads that miss in the GPU 2916system.tcp_cntrl1.coalescer.cp_tcp_st_hits 0 # stores that hit in the TCP 2917system.tcp_cntrl1.coalescer.cp_tcp_st_transfers 0 # TCP to TCP store transfers 2918system.tcp_cntrl1.coalescer.cp_tcc_st_hits 0 # stores that hit in the TCC 2919system.tcp_cntrl1.coalescer.cp_st_misses 0 # stores that miss in the GPU 2920system.tcp_cntrl1.mandatoryQueue.avg_buf_msgs 0.000024 # Average number of messages in buffer 2921system.tcp_cntrl1.mandatoryQueue.avg_stall_time 0.662049 # Average number of cycles messages are stalled in this MB 2922system.tcp_cntrl1.probeToTCP.avg_buf_msgs 0.000004 # Average number of messages in buffer 2923system.tcp_cntrl1.probeToTCP.avg_stall_time 606.434608 # Average number of cycles messages are stalled in this MB 2924system.tcp_cntrl1.requestFromTCP.avg_buf_msgs 0.000430 # Average number of messages in buffer 2925system.tcp_cntrl1.requestFromTCP.avg_stall_time 4551.971675 # Average number of cycles messages are stalled in this MB 2926system.tcp_cntrl1.responseFromTCP.avg_buf_msgs 0.000360 # Average number of messages in buffer 2927system.tcp_cntrl1.responseFromTCP.avg_stall_time 4040.500048 # Average number of cycles messages are stalled in this MB 2928system.tcp_cntrl1.responseToTCP.avg_buf_msgs 0.000005 # Average number of messages in buffer 2929system.tcp_cntrl1.responseToTCP.avg_stall_time 226.696586 # Average number of cycles messages are stalled in this MB 2930system.tcp_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2931system.tcp_cntrl1.unblockFromCore.avg_buf_msgs 0.000420 # Average number of messages in buffer 2932system.tcp_cntrl1.unblockFromCore.avg_stall_time 4531.534386 # Average number of cycles messages are stalled in this MB 2933system.tcp_cntrl1.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2934system.sqc_cntrl0.L1cache.demand_hits 0 # Number of cache demand hits 2935system.sqc_cntrl0.L1cache.demand_misses 0 # Number of cache demand misses 2936system.sqc_cntrl0.L1cache.demand_accesses 0 # Number of cache demand accesses 2937system.sqc_cntrl0.L1cache.num_data_array_reads 70 # number of data array reads 2938system.sqc_cntrl0.L1cache.num_data_array_writes 3 # number of data array writes 2939system.sqc_cntrl0.L1cache.num_tag_array_reads 70 # number of tag array reads 2940system.sqc_cntrl0.L1cache.num_tag_array_writes 3 # number of tag array writes 2941system.sqc_cntrl0.L1cache.num_data_array_stalls 28 # number of stalls caused by data array 2942system.sqc_cntrl0.mandatoryQueue.avg_buf_msgs 0.000147 # Average number of messages in buffer 2943system.sqc_cntrl0.mandatoryQueue.avg_stall_time 115.508892 # Average number of cycles messages are stalled in this MB 2944system.sqc_cntrl0.requestFromSQC.avg_buf_msgs 0.000360 # Average number of messages in buffer 2945system.sqc_cntrl0.requestFromSQC.avg_stall_time 9182.216368 # Average number of cycles messages are stalled in this MB 2946system.sqc_cntrl0.responseToSQC.avg_buf_msgs 0.000002 # Average number of messages in buffer 2947system.sqc_cntrl0.responseToSQC.avg_stall_time 228.860182 # Average number of cycles messages are stalled in this MB 2948system.sqc_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2949system.sqc_cntrl0.sequencer.load_waiting_on_load 75 # Number of times a load aliased with a pending load 2950system.sqc_cntrl0.unblockFromCore.avg_buf_msgs 0.000360 # Average number of messages in buffer 2951system.sqc_cntrl0.unblockFromCore.avg_stall_time 9144.817927 # Average number of cycles messages are stalled in this MB 2952system.sqc_cntrl0.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2953system.tcc_cntrl0.L2cache.demand_hits 0 # Number of cache demand hits 2954system.tcc_cntrl0.L2cache.demand_misses 0 # Number of cache demand misses 2955system.tcc_cntrl0.L2cache.demand_accesses 0 # Number of cache demand accesses 2956system.tcc_cntrl0.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2957system.tccdir_cntrl0.directory.demand_hits 0 # Number of cache demand hits 2958system.tccdir_cntrl0.directory.demand_misses 0 # Number of cache demand misses 2959system.tccdir_cntrl0.directory.demand_accesses 0 # Number of cache demand accesses 2960system.tccdir_cntrl0.directory.num_tag_array_reads 1552 # number of tag array reads 2961system.tccdir_cntrl0.directory.num_tag_array_writes 25 # number of tag array writes 2962system.tccdir_cntrl0.probeFromNB.avg_buf_msgs 0.001150 # Average number of messages in buffer 2963system.tccdir_cntrl0.probeFromNB.avg_stall_time 31997.554717 # Average number of cycles messages are stalled in this MB 2964system.tccdir_cntrl0.probeToCore.avg_buf_msgs 0.000097 # Average number of messages in buffer 2965system.tccdir_cntrl0.probeToCore.avg_stall_time 567.078591 # Average number of cycles messages are stalled in this MB 2966system.tccdir_cntrl0.requestFromTCP.avg_buf_msgs 0.001122 # Average number of messages in buffer 2967system.tccdir_cntrl0.requestFromTCP.avg_stall_time 31695.077969 # Average number of cycles messages are stalled in this MB 2968system.tccdir_cntrl0.requestToNB.avg_buf_msgs 0.002517 # Average number of messages in buffer 2969system.tccdir_cntrl0.requestToNB.avg_stall_time 13751.568729 # Average number of cycles messages are stalled in this MB 2970system.tccdir_cntrl0.responseFromNB.avg_buf_msgs 0.000010 # Average number of messages in buffer 2971system.tccdir_cntrl0.responseFromNB.avg_stall_time 3661.858802 # Average number of cycles messages are stalled in this MB 2972system.tccdir_cntrl0.responseFromTCP.avg_buf_msgs 0.000010 # Average number of messages in buffer 2973system.tccdir_cntrl0.responseFromTCP.avg_stall_time 4647.464310 # Average number of cycles messages are stalled in this MB 2974system.tccdir_cntrl0.responseToCore.avg_buf_msgs 0.000025 # Average number of messages in buffer 2975system.tccdir_cntrl0.responseToCore.avg_stall_time 114.431589 # Average number of cycles messages are stalled in this MB 2976system.tccdir_cntrl0.responseToNB.avg_buf_msgs 0.275993 # Average number of messages in buffer 2977system.tccdir_cntrl0.responseToNB.avg_stall_time 119969.254166 # Average number of cycles messages are stalled in this MB 2978system.tccdir_cntrl0.triggerQueue.avg_buf_msgs 0.000019 # Average number of messages in buffer 2979system.tccdir_cntrl0.triggerQueue.avg_stall_time 113.351290 # Average number of cycles messages are stalled in this MB 2980system.tccdir_cntrl0.unblockFromTCP.avg_buf_msgs 0.000013 # Average number of messages in buffer 2981system.tccdir_cntrl0.unblockFromTCP.avg_stall_time 4728.251535 # Average number of cycles messages are stalled in this MB 2982system.tccdir_cntrl0.unblockToNB.avg_buf_msgs 0.002517 # Average number of messages in buffer 2983system.tccdir_cntrl0.unblockToNB.avg_stall_time 13695.471067 # Average number of cycles messages are stalled in this MB 2984system.tccdir_cntrl0.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2985system.ruby.network.int_link_buffers00.avg_buf_msgs 0.000010 # Average number of messages in buffer 2986system.ruby.network.int_link_buffers00.avg_stall_time 3550.955792 # Average number of cycles messages are stalled in this MB 2987system.ruby.network.int_link_buffers02.avg_buf_msgs 0.001150 # Average number of messages in buffer 2988system.ruby.network.int_link_buffers02.avg_stall_time 30990.478081 # Average number of cycles messages are stalled in this MB 2989system.ruby.network.int_link_buffers10.avg_buf_msgs 0.001150 # Average number of messages in buffer 2990system.ruby.network.int_link_buffers10.avg_stall_time 30997.677581 # Average number of cycles messages are stalled in this MB 2991system.ruby.network.int_link_buffers12.avg_buf_msgs 0.000010 # Average number of messages in buffer 2992system.ruby.network.int_link_buffers12.avg_stall_time 3547.472163 # Average number of cycles messages are stalled in this MB 2993system.ruby.network.int_link_buffers20.avg_buf_msgs 0.001150 # Average number of messages in buffer 2994system.ruby.network.int_link_buffers20.avg_stall_time 15999.568480 # Average number of cycles messages are stalled in this MB 2995system.ruby.network.int_link_buffers22.avg_buf_msgs 0.000010 # Average number of messages in buffer 2996system.ruby.network.int_link_buffers22.avg_stall_time 1832.343829 # Average number of cycles messages are stalled in this MB 2997system.ruby.network.int_link_buffers24.avg_buf_msgs 0.001150 # Average number of messages in buffer 2998system.ruby.network.int_link_buffers24.avg_stall_time 15994.677914 # Average number of cycles messages are stalled in this MB 2999system.ruby.network.int_link_buffers30.avg_buf_msgs 0.000010 # Average number of messages in buffer 3000system.ruby.network.int_link_buffers30.avg_stall_time 13865.983836 # Average number of cycles messages are stalled in this MB 3001system.ruby.network.int_link_buffers32.avg_buf_msgs 0.001150 # Average number of messages in buffer 3002system.ruby.network.int_link_buffers32.avg_stall_time 120968.816653 # Average number of cycles messages are stalled in this MB 3003system.ruby.network.int_link_buffers34.avg_buf_msgs 0.000010 # Average number of messages in buffer 3004system.ruby.network.int_link_buffers34.avg_stall_time 13809.418694 # Average number of cycles messages are stalled in this MB 3005system.ruby.network.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 3006system.ruby.network.msg_count.Control 3112 3007system.ruby.network.msg_count.Request_Control 3115 3008system.ruby.network.msg_count.Response_Data 3153 3009system.ruby.network.msg_count.Response_Control 3074 3010system.ruby.network.msg_count.Unblock_Control 3115 3011system.ruby.network.msg_byte.Control 24896 3012system.ruby.network.msg_byte.Request_Control 24920 3013system.ruby.network.msg_byte.Response_Data 227016 3014system.ruby.network.msg_byte.Response_Control 24592 3015system.ruby.network.msg_byte.Unblock_Control 24920 3016system.sqc_coalescer.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 3017system.sqc_coalescer.clk_domain.clock 1000 # Clock period in ticks 3018system.sqc_coalescer.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 3019system.sqc_coalescer.uncoalesced_accesses 70 # Number of uncoalesced TLB accesses 3020system.sqc_coalescer.coalesced_accesses 50 # Number of coalesced TLB accesses 3021system.sqc_coalescer.queuing_cycles 100000 # Number of cycles spent in queue 3022system.sqc_coalescer.local_queuing_cycles 100000 # Number of cycles spent in queue for all incoming reqs 3023system.sqc_coalescer.local_latency 1428.571429 # Avg. latency over all incoming pkts 3024system.sqc_tlb.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 3025system.sqc_tlb.clk_domain.clock 1000 # Clock period in ticks 3026system.sqc_tlb.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 3027system.sqc_tlb.local_TLB_accesses 50 # Number of TLB accesses 3028system.sqc_tlb.local_TLB_hits 49 # Number of TLB hits 3029system.sqc_tlb.local_TLB_misses 1 # Number of TLB misses 3030system.sqc_tlb.local_TLB_miss_rate 2 # TLB miss rate 3031system.sqc_tlb.global_TLB_accesses 70 # Number of TLB accesses 3032system.sqc_tlb.global_TLB_hits 62 # Number of TLB hits 3033system.sqc_tlb.global_TLB_misses 8 # Number of TLB misses 3034system.sqc_tlb.global_TLB_miss_rate 11.428571 # TLB miss rate 3035system.sqc_tlb.access_cycles 70008 # Cycles spent accessing this TLB level 3036system.sqc_tlb.page_table_cycles 0 # Cycles spent accessing the page table 3037system.sqc_tlb.unique_pages 1 # Number of unique pages touched 3038system.sqc_tlb.local_cycles 50001 # Number of cycles spent in queue for all incoming reqs 3039system.sqc_tlb.local_latency 1000.020000 # Avg. latency over incoming coalesced reqs 3040system.sqc_tlb.avg_reuse_distance 0 # avg. reuse distance over all pages (in ticks) 3041system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 3042system.ruby.network.ext_links0.int_node.throttle0.link_utilization 0.005552 3043system.ruby.network.ext_links0.int_node.throttle0.msg_count.Request_Control::0 1549 3044system.ruby.network.ext_links0.int_node.throttle0.msg_count.Response_Data::2 12 3045system.ruby.network.ext_links0.int_node.throttle0.msg_count.Response_Control::2 1537 3046system.ruby.network.ext_links0.int_node.throttle0.msg_count.Unblock_Control::4 1549 3047system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Request_Control::0 12392 3048system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Response_Data::2 864 3049system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Response_Control::2 12296 3050system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Unblock_Control::4 12392 3051system.ruby.network.ext_links0.int_node.throttle1.link_utilization 0.016188 3052system.ruby.network.ext_links0.int_node.throttle1.msg_count.Control::0 14 3053system.ruby.network.ext_links0.int_node.throttle1.msg_count.Response_Data::2 1535 3054system.ruby.network.ext_links0.int_node.throttle1.msg_bytes.Control::0 112 3055system.ruby.network.ext_links0.int_node.throttle1.msg_bytes.Response_Data::2 110520 3056system.ruby.network.ext_links0.int_node.throttle2.link_utilization 0.001944 3057system.ruby.network.ext_links0.int_node.throttle2.msg_count.Control::0 1535 3058system.ruby.network.ext_links0.int_node.throttle2.msg_count.Response_Data::2 14 3059system.ruby.network.ext_links0.int_node.throttle2.msg_bytes.Control::0 12280 3060system.ruby.network.ext_links0.int_node.throttle2.msg_bytes.Response_Data::2 1008 3061system.ruby.network.ext_links1.int_node.throttle0.link_utilization 0.016188 3062system.ruby.network.ext_links1.int_node.throttle0.msg_count.Control::0 14 3063system.ruby.network.ext_links1.int_node.throttle0.msg_count.Response_Data::2 1535 3064system.ruby.network.ext_links1.int_node.throttle0.msg_bytes.Control::0 112 3065system.ruby.network.ext_links1.int_node.throttle0.msg_bytes.Response_Data::2 110520 3066system.ruby.network.ext_links1.int_node.throttle1.link_utilization 0.003629 3067system.ruby.network.ext_links1.int_node.throttle1.msg_count.Request_Control::0 1535 3068system.ruby.network.ext_links1.int_node.throttle1.msg_count.Response_Data::2 2 3069system.ruby.network.ext_links1.int_node.throttle1.msg_count.Response_Control::2 12 3070system.ruby.network.ext_links1.int_node.throttle1.msg_count.Unblock_Control::4 1535 3071system.ruby.network.ext_links1.int_node.throttle1.msg_bytes.Request_Control::0 12280 3072system.ruby.network.ext_links1.int_node.throttle1.msg_bytes.Response_Data::2 144 3073system.ruby.network.ext_links1.int_node.throttle1.msg_bytes.Response_Control::2 96 3074system.ruby.network.ext_links1.int_node.throttle1.msg_bytes.Unblock_Control::4 12280 3075system.ruby.network.ext_links2.int_node.throttle0.link_utilization 0.000083 3076system.ruby.network.ext_links2.int_node.throttle0.msg_count.Control::1 8 3077system.ruby.network.ext_links2.int_node.throttle0.msg_count.Response_Data::3 7 3078system.ruby.network.ext_links2.int_node.throttle0.msg_bytes.Control::1 64 3079system.ruby.network.ext_links2.int_node.throttle0.msg_bytes.Response_Data::3 504 3080system.ruby.network.ext_links2.int_node.throttle1.link_utilization 0.000081 3081system.ruby.network.ext_links2.int_node.throttle1.msg_count.Control::1 6 3082system.ruby.network.ext_links2.int_node.throttle1.msg_count.Response_Data::3 7 3083system.ruby.network.ext_links2.int_node.throttle1.msg_bytes.Control::1 48 3084system.ruby.network.ext_links2.int_node.throttle1.msg_bytes.Response_Data::3 504 3085system.ruby.network.ext_links2.int_node.throttle2.link_utilization 0 3086system.ruby.network.ext_links2.int_node.throttle3.link_utilization 0.002132 3087system.ruby.network.ext_links2.int_node.throttle3.msg_count.Control::0 1535 3088system.ruby.network.ext_links2.int_node.throttle3.msg_count.Request_Control::1 17 3089system.ruby.network.ext_links2.int_node.throttle3.msg_count.Response_Data::2 14 3090system.ruby.network.ext_links2.int_node.throttle3.msg_count.Response_Data::3 14 3091system.ruby.network.ext_links2.int_node.throttle3.msg_count.Unblock_Control::5 17 3092system.ruby.network.ext_links2.int_node.throttle3.msg_bytes.Control::0 12280 3093system.ruby.network.ext_links2.int_node.throttle3.msg_bytes.Request_Control::1 136 3094system.ruby.network.ext_links2.int_node.throttle3.msg_bytes.Response_Data::2 1008 3095system.ruby.network.ext_links2.int_node.throttle3.msg_bytes.Response_Data::3 1008 3096system.ruby.network.ext_links2.int_node.throttle3.msg_bytes.Unblock_Control::5 136 3097system.ruby.network.ext_links2.int_node.throttle4.link_utilization 0.000032 3098system.ruby.network.ext_links2.int_node.throttle4.msg_count.Response_Data::3 3 3099system.ruby.network.ext_links2.int_node.throttle4.msg_bytes.Response_Data::3 216 3100system.ruby.network.ext_links2.int_node.throttle5.link_utilization 0.001923 3101system.ruby.network.ext_links2.int_node.throttle5.msg_count.Request_Control::0 14 3102system.ruby.network.ext_links2.int_node.throttle5.msg_count.Response_Data::2 10 3103system.ruby.network.ext_links2.int_node.throttle5.msg_count.Response_Control::2 1525 3104system.ruby.network.ext_links2.int_node.throttle5.msg_count.Unblock_Control::4 14 3105system.ruby.network.ext_links2.int_node.throttle5.msg_bytes.Request_Control::0 112 3106system.ruby.network.ext_links2.int_node.throttle5.msg_bytes.Response_Data::2 720 3107system.ruby.network.ext_links2.int_node.throttle5.msg_bytes.Response_Control::2 12200 3108system.ruby.network.ext_links2.int_node.throttle5.msg_bytes.Unblock_Control::4 112 3109system.ruby.CorePair_Controller.C0_Load_L1miss 180 0.00% 0.00% 3110system.ruby.CorePair_Controller.C0_Load_L1hit 16155 0.00% 0.00% 3111system.ruby.CorePair_Controller.Ifetch0_L1hit 86007 0.00% 0.00% 3112system.ruby.CorePair_Controller.Ifetch0_L1miss 1088 0.00% 0.00% 3113system.ruby.CorePair_Controller.C0_Store_L1miss 325 0.00% 0.00% 3114system.ruby.CorePair_Controller.C0_Store_L1hit 10448 0.00% 0.00% 3115system.ruby.CorePair_Controller.NB_AckS 1043 0.00% 0.00% 3116system.ruby.CorePair_Controller.NB_AckM 326 0.00% 0.00% 3117system.ruby.CorePair_Controller.NB_AckE 166 0.00% 0.00% 3118system.ruby.CorePair_Controller.L1I_Repl 589 0.00% 0.00% 3119system.ruby.CorePair_Controller.L1D0_Repl 24 0.00% 0.00% 3120system.ruby.CorePair_Controller.L2_to_L1D0 5 0.00% 0.00% 3121system.ruby.CorePair_Controller.L2_to_L1I 54 0.00% 0.00% 3122system.ruby.CorePair_Controller.PrbInvData 9 0.00% 0.00% 3123system.ruby.CorePair_Controller.PrbShrData 5 0.00% 0.00% 3124system.ruby.CorePair_Controller.I.C0_Load_L1miss 175 0.00% 0.00% 3125system.ruby.CorePair_Controller.I.Ifetch0_L1miss 1034 0.00% 0.00% 3126system.ruby.CorePair_Controller.I.C0_Store_L1miss 325 0.00% 0.00% 3127system.ruby.CorePair_Controller.I.PrbInvData 8 0.00% 0.00% 3128system.ruby.CorePair_Controller.I.PrbShrData 3 0.00% 0.00% 3129system.ruby.CorePair_Controller.S.C0_Load_L1hit 635 0.00% 0.00% 3130system.ruby.CorePair_Controller.S.Ifetch0_L1hit 86007 0.00% 0.00% 3131system.ruby.CorePair_Controller.S.Ifetch0_L1miss 54 0.00% 0.00% 3132system.ruby.CorePair_Controller.S.L1I_Repl 589 0.00% 0.00% 3133system.ruby.CorePair_Controller.E0.C0_Load_L1miss 2 0.00% 0.00% 3134system.ruby.CorePair_Controller.E0.C0_Load_L1hit 2721 0.00% 0.00% 3135system.ruby.CorePair_Controller.E0.C0_Store_L1hit 46 0.00% 0.00% 3136system.ruby.CorePair_Controller.E0.L1D0_Repl 16 0.00% 0.00% 3137system.ruby.CorePair_Controller.E0.PrbShrData 1 0.00% 0.00% 3138system.ruby.CorePair_Controller.O.C0_Load_L1hit 3 0.00% 0.00% 3139system.ruby.CorePair_Controller.O.C0_Store_L1hit 1 0.00% 0.00% 3140system.ruby.CorePair_Controller.M0.C0_Load_L1miss 3 0.00% 0.00% 3141system.ruby.CorePair_Controller.M0.C0_Load_L1hit 12796 0.00% 0.00% 3142system.ruby.CorePair_Controller.M0.C0_Store_L1hit 10401 0.00% 0.00% 3143system.ruby.CorePair_Controller.M0.L1D0_Repl 8 0.00% 0.00% 3144system.ruby.CorePair_Controller.M0.PrbInvData 1 0.00% 0.00% 3145system.ruby.CorePair_Controller.M0.PrbShrData 1 0.00% 0.00% 3146system.ruby.CorePair_Controller.I_M0.NB_AckM 325 0.00% 0.00% 3147system.ruby.CorePair_Controller.I_E0S.NB_AckS 9 0.00% 0.00% 3148system.ruby.CorePair_Controller.I_E0S.NB_AckE 166 0.00% 0.00% 3149system.ruby.CorePair_Controller.Si_F0.L2_to_L1I 54 0.00% 0.00% 3150system.ruby.CorePair_Controller.O_M0.NB_AckM 1 0.00% 0.00% 3151system.ruby.CorePair_Controller.S0.NB_AckS 1034 0.00% 0.00% 3152system.ruby.CorePair_Controller.E0_F.L2_to_L1D0 2 0.00% 0.00% 3153system.ruby.CorePair_Controller.M0_F.L2_to_L1D0 3 0.00% 0.00% 3154system.ruby.Directory_Controller.RdBlkS 1037 0.00% 0.00% 3155system.ruby.Directory_Controller.RdBlkM 335 0.00% 0.00% 3156system.ruby.Directory_Controller.RdBlk 177 0.00% 0.00% 3157system.ruby.Directory_Controller.CPUPrbResp 1549 0.00% 0.00% 3158system.ruby.Directory_Controller.ProbeAcksComplete 1549 0.00% 0.00% 3159system.ruby.Directory_Controller.MemData 1549 0.00% 0.00% 3160system.ruby.Directory_Controller.CoreUnblock 1549 0.00% 0.00% 3161system.ruby.Directory_Controller.U.RdBlkS 1037 0.00% 0.00% 3162system.ruby.Directory_Controller.U.RdBlkM 335 0.00% 0.00% 3163system.ruby.Directory_Controller.U.RdBlk 177 0.00% 0.00% 3164system.ruby.Directory_Controller.BS_M.MemData 35 0.00% 0.00% 3165system.ruby.Directory_Controller.BM_M.MemData 18 0.00% 0.00% 3166system.ruby.Directory_Controller.B_M.MemData 11 0.00% 0.00% 3167system.ruby.Directory_Controller.BS_PM.CPUPrbResp 35 0.00% 0.00% 3168system.ruby.Directory_Controller.BS_PM.ProbeAcksComplete 35 0.00% 0.00% 3169system.ruby.Directory_Controller.BS_PM.MemData 1002 0.00% 0.00% 3170system.ruby.Directory_Controller.BM_PM.CPUPrbResp 18 0.00% 0.00% 3171system.ruby.Directory_Controller.BM_PM.ProbeAcksComplete 18 0.00% 0.00% 3172system.ruby.Directory_Controller.BM_PM.MemData 317 0.00% 0.00% 3173system.ruby.Directory_Controller.B_PM.CPUPrbResp 11 0.00% 0.00% 3174system.ruby.Directory_Controller.B_PM.ProbeAcksComplete 11 0.00% 0.00% 3175system.ruby.Directory_Controller.B_PM.MemData 166 0.00% 0.00% 3176system.ruby.Directory_Controller.BS_Pm.CPUPrbResp 1002 0.00% 0.00% 3177system.ruby.Directory_Controller.BS_Pm.ProbeAcksComplete 1002 0.00% 0.00% 3178system.ruby.Directory_Controller.BM_Pm.CPUPrbResp 317 0.00% 0.00% 3179system.ruby.Directory_Controller.BM_Pm.ProbeAcksComplete 317 0.00% 0.00% 3180system.ruby.Directory_Controller.B_Pm.CPUPrbResp 166 0.00% 0.00% 3181system.ruby.Directory_Controller.B_Pm.ProbeAcksComplete 166 0.00% 0.00% 3182system.ruby.Directory_Controller.B.CoreUnblock 1549 0.00% 0.00% 3183system.ruby.LD.latency_hist_seqr::bucket_size 64 3184system.ruby.LD.latency_hist_seqr::max_bucket 639 3185system.ruby.LD.latency_hist_seqr::samples 16335 3186system.ruby.LD.latency_hist_seqr::mean 4.314539 3187system.ruby.LD.latency_hist_seqr::gmean 2.104196 3188system.ruby.LD.latency_hist_seqr::stdev 22.794494 3189system.ruby.LD.latency_hist_seqr \| 16160 98.93% 98.93% \| 0 0.00% 98.93% \| 0 0.00% 98.93% \| 166 1.02% 99.94% \| 6 0.04% 99.98% \| 1 0.01% 99.99% \| 0 0.00% 99.99% \| 0 0.00% 99.99% \| 0 0.00% 99.99% \| 2 0.01% 100.00% 3190system.ruby.LD.latency_hist_seqr::total 16335 3191system.ruby.LD.latency_hist_coalsr::bucket_size 64 3192system.ruby.LD.latency_hist_coalsr::max_bucket 639 3193system.ruby.LD.latency_hist_coalsr::samples 9 3194system.ruby.LD.latency_hist_coalsr::mean 133.666667 3195system.ruby.LD.latency_hist_coalsr::gmean 19.860866 3196system.ruby.LD.latency_hist_coalsr::stdev 158.801763 3197system.ruby.LD.latency_hist_coalsr \| 5 55.56% 55.56% \| 0 0.00% 55.56% \| 0 0.00% 55.56% \| 1 11.11% 66.67% \| 1 11.11% 77.78% \| 2 22.22% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3198system.ruby.LD.latency_hist_coalsr::total 9 3199system.ruby.LD.hit_latency_hist_seqr::bucket_size 64 3200system.ruby.LD.hit_latency_hist_seqr::max_bucket 639 3201system.ruby.LD.hit_latency_hist_seqr::samples 175 3202system.ruby.LD.hit_latency_hist_seqr::mean 217.531429 3203system.ruby.LD.hit_latency_hist_seqr::gmean 214.409561 3204system.ruby.LD.hit_latency_hist_seqr::stdev 50.482703 3205system.ruby.LD.hit_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 166 94.86% 94.86% \| 6 3.43% 98.29% \| 1 0.57% 98.86% \| 0 0.00% 98.86% \| 0 0.00% 98.86% \| 0 0.00% 98.86% \| 2 1.14% 100.00% 3206system.ruby.LD.hit_latency_hist_seqr::total 175 3207system.ruby.LD.miss_latency_hist_seqr::bucket_size 4 3208system.ruby.LD.miss_latency_hist_seqr::max_bucket 39 3209system.ruby.LD.miss_latency_hist_seqr::samples 16160 3210system.ruby.LD.miss_latency_hist_seqr::mean 2.005569 3211system.ruby.LD.miss_latency_hist_seqr::gmean 2.001425 3212system.ruby.LD.miss_latency_hist_seqr::stdev 0.316580 3213system.ruby.LD.miss_latency_hist_seqr \| 16155 99.97% 99.97% \| 0 0.00% 99.97% \| 0 0.00% 99.97% \| 0 0.00% 99.97% \| 0 0.00% 99.97% \| 5 0.03% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3214system.ruby.LD.miss_latency_hist_seqr::total 16160 3215system.ruby.LD.miss_latency_hist_coalsr::bucket_size 64 3216system.ruby.LD.miss_latency_hist_coalsr::max_bucket 639 3217system.ruby.LD.miss_latency_hist_coalsr::samples 9 3218system.ruby.LD.miss_latency_hist_coalsr::mean 133.666667 3219system.ruby.LD.miss_latency_hist_coalsr::gmean 19.860866 3220system.ruby.LD.miss_latency_hist_coalsr::stdev 158.801763 3221system.ruby.LD.miss_latency_hist_coalsr \| 5 55.56% 55.56% \| 0 0.00% 55.56% \| 0 0.00% 55.56% \| 1 11.11% 66.67% \| 1 11.11% 77.78% \| 2 22.22% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3222system.ruby.LD.miss_latency_hist_coalsr::total 9 3223system.ruby.ST.latency_hist_seqr::bucket_size 64 3224system.ruby.ST.latency_hist_seqr::max_bucket 639 3225system.ruby.ST.latency_hist_seqr::samples 10412 3226system.ruby.ST.latency_hist_seqr::mean 8.469939 3227system.ruby.ST.latency_hist_seqr::gmean 2.309412 3228system.ruby.ST.latency_hist_seqr::stdev 36.833690 3229system.ruby.ST.latency_hist_seqr \| 10090 96.91% 96.91% \| 0 0.00% 96.91% \| 0 0.00% 96.91% \| 314 3.02% 99.92% \| 1 0.01% 99.93% \| 5 0.05% 99.98% \| 0 0.00% 99.98% \| 0 0.00% 99.98% \| 0 0.00% 99.98% \| 2 0.02% 100.00% 3230system.ruby.ST.latency_hist_seqr::total 10412 3231system.ruby.ST.latency_hist_coalsr::bucket_size 64 3232system.ruby.ST.latency_hist_coalsr::max_bucket 639 3233system.ruby.ST.latency_hist_coalsr::samples 16 3234system.ruby.ST.latency_hist_coalsr::mean 184.500000 3235system.ruby.ST.latency_hist_coalsr::gmean 27.004823 3236system.ruby.ST.latency_hist_coalsr::stdev 190.921974 3237system.ruby.ST.latency_hist_coalsr \| 8 50.00% 50.00% \| 0 0.00% 50.00% \| 0 0.00% 50.00% \| 0 0.00% 50.00% \| 0 0.00% 50.00% \| 4 25.00% 75.00% \| 4 25.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3238system.ruby.ST.latency_hist_coalsr::total 16 3239system.ruby.ST.hit_latency_hist_seqr::bucket_size 64 3240system.ruby.ST.hit_latency_hist_seqr::max_bucket 639 3241system.ruby.ST.hit_latency_hist_seqr::samples 322 3242system.ruby.ST.hit_latency_hist_seqr::mean 211.208075 3243system.ruby.ST.hit_latency_hist_seqr::gmean 209.444324 3244system.ruby.ST.hit_latency_hist_seqr::stdev 38.157121 3245system.ruby.ST.hit_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 314 97.52% 97.52% \| 1 0.31% 97.83% \| 5 1.55% 99.38% \| 0 0.00% 99.38% \| 0 0.00% 99.38% \| 0 0.00% 99.38% \| 2 0.62% 100.00% 3246system.ruby.ST.hit_latency_hist_seqr::total 322 3247system.ruby.ST.miss_latency_hist_seqr::bucket_size 1 3248system.ruby.ST.miss_latency_hist_seqr::max_bucket 9 3249system.ruby.ST.miss_latency_hist_seqr::samples 10090 3250system.ruby.ST.miss_latency_hist_seqr::mean 2 3251system.ruby.ST.miss_latency_hist_seqr::gmean 2.000000 3252system.ruby.ST.miss_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 10090 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3253system.ruby.ST.miss_latency_hist_seqr::total 10090 3254system.ruby.ST.miss_latency_hist_coalsr::bucket_size 64 3255system.ruby.ST.miss_latency_hist_coalsr::max_bucket 639 3256system.ruby.ST.miss_latency_hist_coalsr::samples 16 3257system.ruby.ST.miss_latency_hist_coalsr::mean 184.500000 3258system.ruby.ST.miss_latency_hist_coalsr::gmean 27.004823 3259system.ruby.ST.miss_latency_hist_coalsr::stdev 190.921974 3260system.ruby.ST.miss_latency_hist_coalsr \| 8 50.00% 50.00% \| 0 0.00% 50.00% \| 0 0.00% 50.00% \| 0 0.00% 50.00% \| 0 0.00% 50.00% \| 4 25.00% 75.00% \| 4 25.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3261system.ruby.ST.miss_latency_hist_coalsr::total 16 3262system.ruby.ATOMIC.latency_hist_coalsr::bucket_size 64 3263system.ruby.ATOMIC.latency_hist_coalsr::max_bucket 639 3264system.ruby.ATOMIC.latency_hist_coalsr::samples 2 3265system.ruby.ATOMIC.latency_hist_coalsr::mean 295.500000 3266system.ruby.ATOMIC.latency_hist_coalsr::gmean 293.237105 3267system.ruby.ATOMIC.latency_hist_coalsr::stdev 51.618795 3268system.ruby.ATOMIC.latency_hist_coalsr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 1 50.00% 50.00% \| 1 50.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3269system.ruby.ATOMIC.latency_hist_coalsr::total 2 3270system.ruby.ATOMIC.miss_latency_hist_coalsr::bucket_size 64 3271system.ruby.ATOMIC.miss_latency_hist_coalsr::max_bucket 639 3272system.ruby.ATOMIC.miss_latency_hist_coalsr::samples 2 3273system.ruby.ATOMIC.miss_latency_hist_coalsr::mean 295.500000 3274system.ruby.ATOMIC.miss_latency_hist_coalsr::gmean 293.237105 3275system.ruby.ATOMIC.miss_latency_hist_coalsr::stdev 51.618795 3276system.ruby.ATOMIC.miss_latency_hist_coalsr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 1 50.00% 50.00% \| 1 50.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3277system.ruby.ATOMIC.miss_latency_hist_coalsr::total 2 3278system.ruby.IFETCH.latency_hist_seqr::bucket_size 64 3279system.ruby.IFETCH.latency_hist_seqr::max_bucket 639 3280system.ruby.IFETCH.latency_hist_seqr::samples 87095 3281system.ruby.IFETCH.latency_hist_seqr::mean 4.485148 3282system.ruby.IFETCH.latency_hist_seqr::gmean 2.116532 3283system.ruby.IFETCH.latency_hist_seqr::stdev 22.815865 3284system.ruby.IFETCH.latency_hist_seqr \| 86061 98.81% 98.81% \| 0 0.00% 98.81% \| 0 0.00% 98.81% \| 1006 1.16% 99.97% \| 11 0.01% 99.98% \| 12 0.01% 99.99% \| 2 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 3 0.00% 100.00% 3285system.ruby.IFETCH.latency_hist_seqr::total 87095 3286system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size 64 3287system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket 639 3288system.ruby.IFETCH.hit_latency_hist_seqr::samples 1034 3289system.ruby.IFETCH.hit_latency_hist_seqr::mean 210.386847 3290system.ruby.IFETCH.hit_latency_hist_seqr::gmean 209.145816 3291system.ruby.IFETCH.hit_latency_hist_seqr::stdev 30.434753 3292system.ruby.IFETCH.hit_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 1006 97.29% 97.29% \| 11 1.06% 98.36% \| 12 1.16% 99.52% \| 2 0.19% 99.71% \| 0 0.00% 99.71% \| 0 0.00% 99.71% \| 3 0.29% 100.00% 3293system.ruby.IFETCH.hit_latency_hist_seqr::total 1034 3294system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size 4 3295system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket 39 3296system.ruby.IFETCH.miss_latency_hist_seqr::samples 86061 3297system.ruby.IFETCH.miss_latency_hist_seqr::mean 2.011294 3298system.ruby.IFETCH.miss_latency_hist_seqr::gmean 2.002892 3299system.ruby.IFETCH.miss_latency_hist_seqr::stdev 0.450747 3300system.ruby.IFETCH.miss_latency_hist_seqr \| 86007 99.94% 99.94% \| 0 0.00% 99.94% \| 0 0.00% 99.94% \| 0 0.00% 99.94% \| 0 0.00% 99.94% \| 54 0.06% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3301system.ruby.IFETCH.miss_latency_hist_seqr::total 86061 3302system.ruby.RMW_Read.latency_hist_seqr::bucket_size 32 3303system.ruby.RMW_Read.latency_hist_seqr::max_bucket 319 3304system.ruby.RMW_Read.latency_hist_seqr::samples 341 3305system.ruby.RMW_Read.latency_hist_seqr::mean 4.392962 3306system.ruby.RMW_Read.latency_hist_seqr::gmean 2.111743 3307system.ruby.RMW_Read.latency_hist_seqr::stdev 21.996747 3308system.ruby.RMW_Read.latency_hist_seqr \| 337 98.83% 98.83% \| 0 0.00% 98.83% \| 0 0.00% 98.83% \| 0 0.00% 98.83% \| 0 0.00% 98.83% \| 0 0.00% 98.83% \| 4 1.17% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3309system.ruby.RMW_Read.latency_hist_seqr::total 341 3310system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size 32 3311system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket 319 3312system.ruby.RMW_Read.hit_latency_hist_seqr::samples 4 3313system.ruby.RMW_Read.hit_latency_hist_seqr::mean 206 3314system.ruby.RMW_Read.hit_latency_hist_seqr::gmean 206.000000 3315system.ruby.RMW_Read.hit_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 4 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3316system.ruby.RMW_Read.hit_latency_hist_seqr::total 4 3317system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size 1 3318system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket 9 3319system.ruby.RMW_Read.miss_latency_hist_seqr::samples 337 3320system.ruby.RMW_Read.miss_latency_hist_seqr::mean 2 3321system.ruby.RMW_Read.miss_latency_hist_seqr::gmean 2.000000 3322system.ruby.RMW_Read.miss_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 337 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3323system.ruby.RMW_Read.miss_latency_hist_seqr::total 337 3324system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size 1 3325system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket 9 3326system.ruby.Locked_RMW_Read.latency_hist_seqr::samples 10 3327system.ruby.Locked_RMW_Read.latency_hist_seqr::mean 2 3328system.ruby.Locked_RMW_Read.latency_hist_seqr::gmean 2 3329system.ruby.Locked_RMW_Read.latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 10 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3330system.ruby.Locked_RMW_Read.latency_hist_seqr::total 10 3331system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size 1 3332system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket 9 3333system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples 10 3334system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::mean 2 3335system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::gmean 2 3336system.ruby.Locked_RMW_Read.miss_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 10 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3337system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total 10 3338system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size 1 3339system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket 9 3340system.ruby.Locked_RMW_Write.latency_hist_seqr::samples 10 3341system.ruby.Locked_RMW_Write.latency_hist_seqr::mean 2 3342system.ruby.Locked_RMW_Write.latency_hist_seqr::gmean 2 3343system.ruby.Locked_RMW_Write.latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 10 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3344system.ruby.Locked_RMW_Write.latency_hist_seqr::total 10 3345system.ruby.Locked_RMW_Write.miss_latency_hist_seqr::bucket_size 1 3346system.ruby.Locked_RMW_Write.miss_latency_hist_seqr::max_bucket 9 3347system.ruby.Locked_RMW_Write.miss_latency_hist_seqr::samples 10 3348system.ruby.Locked_RMW_Write.miss_latency_hist_seqr::mean 2 3349system.ruby.Locked_RMW_Write.miss_latency_hist_seqr::gmean 2 3350system.ruby.Locked_RMW_Write.miss_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 10 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3351system.ruby.Locked_RMW_Write.miss_latency_hist_seqr::total 10 3352system.ruby.L1Cache.miss_mach_latency_hist_seqr::bucket_size 1 3353system.ruby.L1Cache.miss_mach_latency_hist_seqr::max_bucket 9 3354system.ruby.L1Cache.miss_mach_latency_hist_seqr::samples 112609 3355system.ruby.L1Cache.miss_mach_latency_hist_seqr::mean 2 3356system.ruby.L1Cache.miss_mach_latency_hist_seqr::gmean 2.000000 3357system.ruby.L1Cache.miss_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 112609 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3358system.ruby.L1Cache.miss_mach_latency_hist_seqr::total 112609 3359system.ruby.L2Cache.miss_mach_latency_hist_seqr::bucket_size 4 3360system.ruby.L2Cache.miss_mach_latency_hist_seqr::max_bucket 39 3361system.ruby.L2Cache.miss_mach_latency_hist_seqr::samples 59 3362system.ruby.L2Cache.miss_mach_latency_hist_seqr::mean 20 3363system.ruby.L2Cache.miss_mach_latency_hist_seqr::gmean 20.000000 3364system.ruby.L2Cache.miss_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 59 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3365system.ruby.L2Cache.miss_mach_latency_hist_seqr::total 59 3366system.ruby.Directory.hit_mach_latency_hist_seqr::bucket_size 64 3367system.ruby.Directory.hit_mach_latency_hist_seqr::max_bucket 639 3368system.ruby.Directory.hit_mach_latency_hist_seqr::samples 1535 3369system.ruby.Directory.hit_mach_latency_hist_seqr::mean 211.362215 3370system.ruby.Directory.hit_mach_latency_hist_seqr::gmean 209.793806 3371system.ruby.Directory.hit_mach_latency_hist_seqr::stdev 34.965177 3372system.ruby.Directory.hit_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 1490 97.07% 97.07% \| 18 1.17% 98.24% \| 18 1.17% 99.41% \| 2 0.13% 99.54% \| 0 0.00% 99.54% \| 0 0.00% 99.54% \| 7 0.46% 100.00% 3373system.ruby.Directory.hit_mach_latency_hist_seqr::total 1535 3374system.ruby.L1Cache_wCC.miss_mach_latency_hist_coalsr::bucket_size 64 3375system.ruby.L1Cache_wCC.miss_mach_latency_hist_coalsr::max_bucket 639 3376system.ruby.L1Cache_wCC.miss_mach_latency_hist_coalsr::samples 3 3377system.ruby.L1Cache_wCC.miss_mach_latency_hist_coalsr::mean 338.666667 3378system.ruby.L1Cache_wCC.miss_mach_latency_hist_coalsr::gmean 338.633640 3379system.ruby.L1Cache_wCC.miss_mach_latency_hist_coalsr::stdev 5.773503 3380system.ruby.L1Cache_wCC.miss_mach_latency_hist_coalsr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 3 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3381system.ruby.L1Cache_wCC.miss_mach_latency_hist_coalsr::total 3 3382system.ruby.TCP.miss_mach_latency_hist_coalsr::bucket_size 1 3383system.ruby.TCP.miss_mach_latency_hist_coalsr::max_bucket 9 3384system.ruby.TCP.miss_mach_latency_hist_coalsr::samples 13 3385system.ruby.TCP.miss_mach_latency_hist_coalsr::mean 2.153846 3386system.ruby.TCP.miss_mach_latency_hist_coalsr::gmean 2.109532 3387system.ruby.TCP.miss_mach_latency_hist_coalsr::stdev 0.554700 3388system.ruby.TCP.miss_mach_latency_hist_coalsr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 12 92.31% 92.31% \| 0 0.00% 92.31% \| 1 7.69% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3389system.ruby.TCP.miss_mach_latency_hist_coalsr::total 13 3390system.ruby.TCCdir.miss_mach_latency_hist_coalsr::bucket_size 64 3391system.ruby.TCCdir.miss_mach_latency_hist_coalsr::max_bucket 639 3392system.ruby.TCCdir.miss_mach_latency_hist_coalsr::samples 11 3393system.ruby.TCCdir.miss_mach_latency_hist_coalsr::mean 336.545455 3394system.ruby.TCCdir.miss_mach_latency_hist_coalsr::gmean 330.845159 3395system.ruby.TCCdir.miss_mach_latency_hist_coalsr::stdev 64.151950 3396system.ruby.TCCdir.miss_mach_latency_hist_coalsr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 1 9.09% 9.09% \| 2 18.18% 27.27% \| 4 36.36% 63.64% \| 4 36.36% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3397system.ruby.TCCdir.miss_mach_latency_hist_coalsr::total 11 3398system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size 1 3399system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket 9 3400system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::samples 16155 3401system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::mean 2 3402system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::gmean 2.000000 3403system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 16155 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3404system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::total 16155 3405system.ruby.LD.L2Cache.miss_type_mach_latency_hist_seqr::bucket_size 4 3406system.ruby.LD.L2Cache.miss_type_mach_latency_hist_seqr::max_bucket 39 3407system.ruby.LD.L2Cache.miss_type_mach_latency_hist_seqr::samples 5 3408system.ruby.LD.L2Cache.miss_type_mach_latency_hist_seqr::mean 20 3409system.ruby.LD.L2Cache.miss_type_mach_latency_hist_seqr::gmean 20.000000 3410system.ruby.LD.L2Cache.miss_type_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 5 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3411system.ruby.LD.L2Cache.miss_type_mach_latency_hist_seqr::total 5 3412system.ruby.LD.Directory.hit_type_mach_latency_hist_seqr::bucket_size 64 3413system.ruby.LD.Directory.hit_type_mach_latency_hist_seqr::max_bucket 639 3414system.ruby.LD.Directory.hit_type_mach_latency_hist_seqr::samples 175 3415system.ruby.LD.Directory.hit_type_mach_latency_hist_seqr::mean 217.531429 3416system.ruby.LD.Directory.hit_type_mach_latency_hist_seqr::gmean 214.409561 3417system.ruby.LD.Directory.hit_type_mach_latency_hist_seqr::stdev 50.482703 3418system.ruby.LD.Directory.hit_type_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 166 94.86% 94.86% \| 6 3.43% 98.29% \| 1 0.57% 98.86% \| 0 0.00% 98.86% \| 0 0.00% 98.86% \| 0 0.00% 98.86% \| 2 1.14% 100.00% 3419system.ruby.LD.Directory.hit_type_mach_latency_hist_seqr::total 175 3420system.ruby.LD.L1Cache_wCC.miss_type_mach_latency_hist_coalsr::bucket_size 64 3421system.ruby.LD.L1Cache_wCC.miss_type_mach_latency_hist_coalsr::max_bucket 639 3422system.ruby.LD.L1Cache_wCC.miss_type_mach_latency_hist_coalsr::samples 2 3423system.ruby.LD.L1Cache_wCC.miss_type_mach_latency_hist_coalsr::mean 342 3424system.ruby.LD.L1Cache_wCC.miss_type_mach_latency_hist_coalsr::gmean 342.000000 3425system.ruby.LD.L1Cache_wCC.miss_type_mach_latency_hist_coalsr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 2 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3426system.ruby.LD.L1Cache_wCC.miss_type_mach_latency_hist_coalsr::total 2 3427system.ruby.LD.TCP.miss_type_mach_latency_hist_coalsr::bucket_size 1 3428system.ruby.LD.TCP.miss_type_mach_latency_hist_coalsr::max_bucket 9 3429system.ruby.LD.TCP.miss_type_mach_latency_hist_coalsr::samples 5 3430system.ruby.LD.TCP.miss_type_mach_latency_hist_coalsr::mean 2.400000 3431system.ruby.LD.TCP.miss_type_mach_latency_hist_coalsr::gmean 2.297397 3432system.ruby.LD.TCP.miss_type_mach_latency_hist_coalsr::stdev 0.894427 3433system.ruby.LD.TCP.miss_type_mach_latency_hist_coalsr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 4 80.00% 80.00% \| 0 0.00% 80.00% \| 1 20.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3434system.ruby.LD.TCP.miss_type_mach_latency_hist_coalsr::total 5 3435system.ruby.LD.TCCdir.miss_type_mach_latency_hist_coalsr::bucket_size 32 3436system.ruby.LD.TCCdir.miss_type_mach_latency_hist_coalsr::max_bucket 319 3437system.ruby.LD.TCCdir.miss_type_mach_latency_hist_coalsr::samples 2 3438system.ruby.LD.TCCdir.miss_type_mach_latency_hist_coalsr::mean 253.500000 3439system.ruby.LD.TCCdir.miss_type_mach_latency_hist_coalsr::gmean 253.440328 3440system.ruby.LD.TCCdir.miss_type_mach_latency_hist_coalsr::stdev 7.778175 3441system.ruby.LD.TCCdir.miss_type_mach_latency_hist_coalsr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 1 50.00% 50.00% \| 1 50.00% 100.00% \| 0 0.00% 100.00% 3442system.ruby.LD.TCCdir.miss_type_mach_latency_hist_coalsr::total 2 3443system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size 1 3444system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket 9 3445system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::samples 10090 3446system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::mean 2 3447system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::gmean 2.000000 3448system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 10090 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3449system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::total 10090 3450system.ruby.ST.Directory.hit_type_mach_latency_hist_seqr::bucket_size 64 3451system.ruby.ST.Directory.hit_type_mach_latency_hist_seqr::max_bucket 639 3452system.ruby.ST.Directory.hit_type_mach_latency_hist_seqr::samples 322 3453system.ruby.ST.Directory.hit_type_mach_latency_hist_seqr::mean 211.208075 3454system.ruby.ST.Directory.hit_type_mach_latency_hist_seqr::gmean 209.444324 3455system.ruby.ST.Directory.hit_type_mach_latency_hist_seqr::stdev 38.157121 3456system.ruby.ST.Directory.hit_type_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 314 97.52% 97.52% \| 1 0.31% 97.83% \| 5 1.55% 99.38% \| 0 0.00% 99.38% \| 0 0.00% 99.38% \| 0 0.00% 99.38% \| 2 0.62% 100.00% 3457system.ruby.ST.Directory.hit_type_mach_latency_hist_seqr::total 322 3458system.ruby.ST.TCP.miss_type_mach_latency_hist_coalsr::bucket_size 1 3459system.ruby.ST.TCP.miss_type_mach_latency_hist_coalsr::max_bucket 9 3460system.ruby.ST.TCP.miss_type_mach_latency_hist_coalsr::samples 8 3461system.ruby.ST.TCP.miss_type_mach_latency_hist_coalsr::mean 2 3462system.ruby.ST.TCP.miss_type_mach_latency_hist_coalsr::gmean 2 3463system.ruby.ST.TCP.miss_type_mach_latency_hist_coalsr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 8 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3464system.ruby.ST.TCP.miss_type_mach_latency_hist_coalsr::total 8 3465system.ruby.ST.TCCdir.miss_type_mach_latency_hist_coalsr::bucket_size 64 3466system.ruby.ST.TCCdir.miss_type_mach_latency_hist_coalsr::max_bucket 639 3467system.ruby.ST.TCCdir.miss_type_mach_latency_hist_coalsr::samples 8 3468system.ruby.ST.TCCdir.miss_type_mach_latency_hist_coalsr::mean 367 3469system.ruby.ST.TCCdir.miss_type_mach_latency_hist_coalsr::gmean 364.630235 3470system.ruby.ST.TCCdir.miss_type_mach_latency_hist_coalsr::stdev 44.510031 3471system.ruby.ST.TCCdir.miss_type_mach_latency_hist_coalsr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 4 50.00% 50.00% \| 4 50.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3472system.ruby.ST.TCCdir.miss_type_mach_latency_hist_coalsr::total 8 3473system.ruby.ATOMIC.L1Cache_wCC.miss_type_mach_latency_hist_coalsr::bucket_size 64 3474system.ruby.ATOMIC.L1Cache_wCC.miss_type_mach_latency_hist_coalsr::max_bucket 639 3475system.ruby.ATOMIC.L1Cache_wCC.miss_type_mach_latency_hist_coalsr::samples 1 3476system.ruby.ATOMIC.L1Cache_wCC.miss_type_mach_latency_hist_coalsr::mean 332 3477system.ruby.ATOMIC.L1Cache_wCC.miss_type_mach_latency_hist_coalsr::gmean 332.000000 3478system.ruby.ATOMIC.L1Cache_wCC.miss_type_mach_latency_hist_coalsr::stdev nan 3479system.ruby.ATOMIC.L1Cache_wCC.miss_type_mach_latency_hist_coalsr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 1 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3480system.ruby.ATOMIC.L1Cache_wCC.miss_type_mach_latency_hist_coalsr::total 1 3481system.ruby.ATOMIC.TCCdir.miss_type_mach_latency_hist_coalsr::bucket_size 32 3482system.ruby.ATOMIC.TCCdir.miss_type_mach_latency_hist_coalsr::max_bucket 319 3483system.ruby.ATOMIC.TCCdir.miss_type_mach_latency_hist_coalsr::samples 1 3484system.ruby.ATOMIC.TCCdir.miss_type_mach_latency_hist_coalsr::mean 259 3485system.ruby.ATOMIC.TCCdir.miss_type_mach_latency_hist_coalsr::gmean 259.000000 3486system.ruby.ATOMIC.TCCdir.miss_type_mach_latency_hist_coalsr::stdev nan 3487system.ruby.ATOMIC.TCCdir.miss_type_mach_latency_hist_coalsr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 1 100.00% 100.00% \| 0 0.00% 100.00% 3488system.ruby.ATOMIC.TCCdir.miss_type_mach_latency_hist_coalsr::total 1 3489system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size 1 3490system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket 9 3491system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist_seqr::samples 86007 3492system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist_seqr::mean 2 3493system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist_seqr::gmean 2.000000 3494system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 86007 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3495system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist_seqr::total 86007 3496system.ruby.IFETCH.L2Cache.miss_type_mach_latency_hist_seqr::bucket_size 4 3497system.ruby.IFETCH.L2Cache.miss_type_mach_latency_hist_seqr::max_bucket 39 3498system.ruby.IFETCH.L2Cache.miss_type_mach_latency_hist_seqr::samples 54 3499system.ruby.IFETCH.L2Cache.miss_type_mach_latency_hist_seqr::mean 20 3500system.ruby.IFETCH.L2Cache.miss_type_mach_latency_hist_seqr::gmean 20.000000 3501system.ruby.IFETCH.L2Cache.miss_type_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 54 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3502system.ruby.IFETCH.L2Cache.miss_type_mach_latency_hist_seqr::total 54 3503system.ruby.IFETCH.Directory.hit_type_mach_latency_hist_seqr::bucket_size 64 3504system.ruby.IFETCH.Directory.hit_type_mach_latency_hist_seqr::max_bucket 639 3505system.ruby.IFETCH.Directory.hit_type_mach_latency_hist_seqr::samples 1034 3506system.ruby.IFETCH.Directory.hit_type_mach_latency_hist_seqr::mean 210.386847 3507system.ruby.IFETCH.Directory.hit_type_mach_latency_hist_seqr::gmean 209.145816 3508system.ruby.IFETCH.Directory.hit_type_mach_latency_hist_seqr::stdev 30.434753 3509system.ruby.IFETCH.Directory.hit_type_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 1006 97.29% 97.29% \| 11 1.06% 98.36% \| 12 1.16% 99.52% \| 2 0.19% 99.71% \| 0 0.00% 99.71% \| 0 0.00% 99.71% \| 3 0.29% 100.00% 3510system.ruby.IFETCH.Directory.hit_type_mach_latency_hist_seqr::total 1034 3511system.ruby.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size 1 3512system.ruby.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket 9 3513system.ruby.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::samples 337 3514system.ruby.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::mean 2 3515system.ruby.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::gmean 2.000000 3516system.ruby.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 337 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3517system.ruby.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::total 337 3518system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist_seqr::bucket_size 32 3519system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist_seqr::max_bucket 319 3520system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist_seqr::samples 4 3521system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist_seqr::mean 206 3522system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist_seqr::gmean 206.000000 3523system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 4 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3524system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist_seqr::total 4 3525system.ruby.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size 1 3526system.ruby.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket 9 3527system.ruby.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::samples 10 3528system.ruby.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::mean 2 3529system.ruby.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::gmean 2 3530system.ruby.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 10 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3531system.ruby.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::total 10 3532system.ruby.Locked_RMW_Write.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size 1 3533system.ruby.Locked_RMW_Write.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket 9 3534system.ruby.Locked_RMW_Write.L1Cache.miss_type_mach_latency_hist_seqr::samples 10 3535system.ruby.Locked_RMW_Write.L1Cache.miss_type_mach_latency_hist_seqr::mean 2 3536system.ruby.Locked_RMW_Write.L1Cache.miss_type_mach_latency_hist_seqr::gmean 2 3537system.ruby.Locked_RMW_Write.L1Cache.miss_type_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 10 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3538system.ruby.Locked_RMW_Write.L1Cache.miss_type_mach_latency_hist_seqr::total 10 3539system.ruby.SQC_Controller.Fetch 70 0.00% 0.00% 3540system.ruby.SQC_Controller.TCC_AckS 3 0.00% 0.00% 3541system.ruby.SQC_Controller.I.Fetch 3 0.00% 0.00% 3542system.ruby.SQC_Controller.S.Fetch 67 0.00% 0.00% 3543system.ruby.SQC_Controller.I_S.TCC_AckS 3 0.00% 0.00% 3544system.ruby.TCCdir_Controller.RdBlk 54 0.00% 0.00% 3545system.ruby.TCCdir_Controller.RdBlkM 34 0.00% 0.00% 3546system.ruby.TCCdir_Controller.RdBlkS 3 0.00% 0.00% 3547system.ruby.TCCdir_Controller.CPUPrbResp 14 0.00% 0.00% 3548system.ruby.TCCdir_Controller.ProbeAcksComplete 13 0.00% 0.00% 3549system.ruby.TCCdir_Controller.CoreUnblock 15 0.00% 0.00% 3550system.ruby.TCCdir_Controller.LastCoreUnblock 2 0.00% 0.00% 3551system.ruby.TCCdir_Controller.NB_AckS 5 0.00% 0.00% 3552system.ruby.TCCdir_Controller.NB_AckM 9 0.00% 0.00% 3553system.ruby.TCCdir_Controller.PrbInvData 326 0.00% 0.00% 3554system.ruby.TCCdir_Controller.PrbShrData 1209 0.00% 0.00% 3555system.ruby.TCCdir_Controller.I.RdBlk 2 0.00% 0.00% 3556system.ruby.TCCdir_Controller.I.RdBlkM 9 0.00% 0.00% 3557system.ruby.TCCdir_Controller.I.RdBlkS 3 0.00% 0.00% 3558system.ruby.TCCdir_Controller.I.PrbInvData 325 0.00% 0.00% 3559system.ruby.TCCdir_Controller.I.PrbShrData 1200 0.00% 0.00% 3560system.ruby.TCCdir_Controller.S.RdBlk 2 0.00% 0.00% 3561system.ruby.TCCdir_Controller.S.PrbInvData 1 0.00% 0.00% 3562system.ruby.TCCdir_Controller.M.RdBlkM 1 0.00% 0.00% 3563system.ruby.TCCdir_Controller.M.PrbShrData 9 0.00% 0.00% 3564system.ruby.TCCdir_Controller.CP_I.CPUPrbResp 2 0.00% 0.00% 3565system.ruby.TCCdir_Controller.CP_I.ProbeAcksComplete 1 0.00% 0.00% 3566system.ruby.TCCdir_Controller.CP_O.CPUPrbResp 9 0.00% 0.00% 3567system.ruby.TCCdir_Controller.CP_O.ProbeAcksComplete 9 0.00% 0.00% 3568system.ruby.TCCdir_Controller.I_M.RdBlkM 20 0.00% 0.00% 3569system.ruby.TCCdir_Controller.I_M.NB_AckM 9 0.00% 0.00% 3570system.ruby.TCCdir_Controller.I_ES.RdBlk 41 0.00% 0.00% 3571system.ruby.TCCdir_Controller.I_ES.NB_AckS 2 0.00% 0.00% 3572system.ruby.TCCdir_Controller.I_S.NB_AckS 3 0.00% 0.00% 3573system.ruby.TCCdir_Controller.BBS_S.CPUPrbResp 2 0.00% 0.00% 3574system.ruby.TCCdir_Controller.BBS_S.ProbeAcksComplete 2 0.00% 0.00% 3575system.ruby.TCCdir_Controller.BBM_M.CPUPrbResp 1 0.00% 0.00% 3576system.ruby.TCCdir_Controller.BBM_M.ProbeAcksComplete 1 0.00% 0.00% 3577system.ruby.TCCdir_Controller.BB_M.CoreUnblock 1 0.00% 0.00% 3578system.ruby.TCCdir_Controller.BB_S.LastCoreUnblock 2 0.00% 0.00% 3579system.ruby.TCCdir_Controller.BBB_S.RdBlk 9 0.00% 0.00% 3580system.ruby.TCCdir_Controller.BBB_S.CoreUnblock 5 0.00% 0.00% 3581system.ruby.TCCdir_Controller.BBB_M.RdBlkM 4 0.00% 0.00% 3582system.ruby.TCCdir_Controller.BBB_M.CoreUnblock 9 0.00% 0.00% 3583system.ruby.TCP_Controller.Load \| 4 44.44% 44.44% \| 5 55.56% 100.00% 3584system.ruby.TCP_Controller.Load::total 9 3585system.ruby.TCP_Controller.Store \| 9 50.00% 50.00% \| 9 50.00% 100.00% 3586system.ruby.TCP_Controller.Store::total 18 3587system.ruby.TCP_Controller.TCC_AckS \| 2 50.00% 50.00% \| 2 50.00% 100.00% 3588system.ruby.TCP_Controller.TCC_AckS::total 4 3589system.ruby.TCP_Controller.TCC_AckM \| 5 50.00% 50.00% \| 5 50.00% 100.00% 3590system.ruby.TCP_Controller.TCC_AckM::total 10 3591system.ruby.TCP_Controller.PrbInvData \| 2 66.67% 66.67% \| 1 33.33% 100.00% 3592system.ruby.TCP_Controller.PrbInvData::total 3 3593system.ruby.TCP_Controller.PrbShrData \| 6 54.55% 54.55% \| 5 45.45% 100.00% 3594system.ruby.TCP_Controller.PrbShrData::total 11 3595system.ruby.TCP_Controller.I.Load \| 2 50.00% 50.00% \| 2 50.00% 100.00% 3596system.ruby.TCP_Controller.I.Load::total 4 3597system.ruby.TCP_Controller.I.Store \| 5 50.00% 50.00% \| 5 50.00% 100.00% 3598system.ruby.TCP_Controller.I.Store::total 10 3599system.ruby.TCP_Controller.S.Load \| 2 40.00% 40.00% \| 3 60.00% 100.00% 3600system.ruby.TCP_Controller.S.Load::total 5 3601system.ruby.TCP_Controller.S.PrbInvData \| 1 50.00% 50.00% \| 1 50.00% 100.00% 3602system.ruby.TCP_Controller.S.PrbInvData::total 2 3603system.ruby.TCP_Controller.S.PrbShrData \| 2 100.00% 100.00% \| 0 0.00% 100.00% 3604system.ruby.TCP_Controller.S.PrbShrData::total 2 3605system.ruby.TCP_Controller.M.Store \| 4 50.00% 50.00% \| 4 50.00% 100.00% 3606system.ruby.TCP_Controller.M.Store::total 8 3607system.ruby.TCP_Controller.M.PrbInvData \| 1 100.00% 100.00% \| 0 0.00% 100.00% 3608system.ruby.TCP_Controller.M.PrbInvData::total 1 3609system.ruby.TCP_Controller.M.PrbShrData \| 4 44.44% 44.44% \| 5 55.56% 100.00% 3610system.ruby.TCP_Controller.M.PrbShrData::total 9 3611system.ruby.TCP_Controller.I_M.TCC_AckM \| 5 50.00% 50.00% \| 5 50.00% 100.00% 3612system.ruby.TCP_Controller.I_M.TCC_AckM::total 10 3613system.ruby.TCP_Controller.I_ES.TCC_AckS \| 2 50.00% 50.00% \| 2 50.00% 100.00% 3614system.ruby.TCP_Controller.I_ES.TCC_AckS::total 4 3615 3616---------- End Simulation Statistics ----------	405system.cpu0.numPwrStateTransitions 2 # Number of power state transitions 406system.cpu0.pwrStateClkGateDist::samples 1 # Distribution of time spent in the clock gated state 407system.cpu0.pwrStateClkGateDist::mean 2095501 # Distribution of time spent in the clock gated state 408system.cpu0.pwrStateClkGateDist::1000-5e+10 1 100.00% 100.00% # Distribution of time spent in the clock gated state 409system.cpu0.pwrStateClkGateDist::min_value 2095501 # Distribution of time spent in the clock gated state 410system.cpu0.pwrStateClkGateDist::max_value 2095501 # Distribution of time spent in the clock gated state 411system.cpu0.pwrStateClkGateDist::total 1 # Distribution of time spent in the clock gated state 412system.cpu0.pwrStateResidencyTicks::ON 665311999 # Cumulative time (in ticks) in various power states 413system.cpu0.pwrStateResidencyTicks::CLK_GATED 2095501 # Cumulative time (in ticks) in various power states 414system.cpu0.numCycles 1334815 # number of cpu cycles simulated 415system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started 416system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed 417system.cpu0.committedInsts 66963 # Number of instructions committed 418system.cpu0.committedOps 137705 # Number of ops (including micro ops) committed 419system.cpu0.num_int_alu_accesses 136380 # Number of integer alu accesses 420system.cpu0.num_fp_alu_accesses 1279 # Number of float alu accesses 421system.cpu0.num_func_calls 3196 # number of times a function call or return occured 422system.cpu0.num_conditional_control_insts 12151 # number of instructions that are conditional controls 423system.cpu0.num_int_insts 136380 # number of integer instructions 424system.cpu0.num_fp_insts 1279 # number of float instructions 425system.cpu0.num_int_register_reads 257490 # number of times the integer registers were read 426system.cpu0.num_int_register_writes 110039 # number of times the integer registers were written 427system.cpu0.num_fp_register_reads 1981 # number of times the floating registers were read 428system.cpu0.num_fp_register_writes 981 # number of times the floating registers were written 429system.cpu0.num_cc_register_reads 78262 # number of times the CC registers were read 430system.cpu0.num_cc_register_writes 42183 # number of times the CC registers were written 431system.cpu0.num_mem_refs 27198 # number of memory refs 432system.cpu0.num_load_insts 16684 # Number of load instructions 433system.cpu0.num_store_insts 10514 # Number of store instructions 434system.cpu0.num_idle_cycles 4191.003994 # Number of idle cycles 435system.cpu0.num_busy_cycles 1330623.996006 # Number of busy cycles 436system.cpu0.not_idle_fraction 0.996860 # Percentage of non-idle cycles 437system.cpu0.idle_fraction 0.003140 # Percentage of idle cycles 438system.cpu0.Branches 16199 # Number of branches fetched 439system.cpu0.op_class::No_OpClass 615 0.45% 0.45% # Class of executed instruction 440system.cpu0.op_class::IntAlu 108791 79.00% 79.45% # Class of executed instruction 441system.cpu0.op_class::IntMult 13 0.01% 79.46% # Class of executed instruction 442system.cpu0.op_class::IntDiv 138 0.10% 79.56% # Class of executed instruction 443system.cpu0.op_class::FloatAdd 950 0.69% 80.25% # Class of executed instruction 444system.cpu0.op_class::FloatCmp 0 0.00% 80.25% # Class of executed instruction 445system.cpu0.op_class::FloatCvt 0 0.00% 80.25% # Class of executed instruction 446system.cpu0.op_class::FloatMult 0 0.00% 80.25% # Class of executed instruction 447system.cpu0.op_class::FloatMultAcc 0 0.00% 80.25% # Class of executed instruction 448system.cpu0.op_class::FloatDiv 0 0.00% 80.25% # Class of executed instruction 449system.cpu0.op_class::FloatMisc 0 0.00% 80.25% # Class of executed instruction 450system.cpu0.op_class::FloatSqrt 0 0.00% 80.25% # Class of executed instruction 451system.cpu0.op_class::SimdAdd 0 0.00% 80.25% # Class of executed instruction 452system.cpu0.op_class::SimdAddAcc 0 0.00% 80.25% # Class of executed instruction 453system.cpu0.op_class::SimdAlu 0 0.00% 80.25% # Class of executed instruction 454system.cpu0.op_class::SimdCmp 0 0.00% 80.25% # Class of executed instruction 455system.cpu0.op_class::SimdCvt 0 0.00% 80.25% # Class of executed instruction 456system.cpu0.op_class::SimdMisc 0 0.00% 80.25% # Class of executed instruction 457system.cpu0.op_class::SimdMult 0 0.00% 80.25% # Class of executed instruction 458system.cpu0.op_class::SimdMultAcc 0 0.00% 80.25% # Class of executed instruction 459system.cpu0.op_class::SimdShift 0 0.00% 80.25% # Class of executed instruction 460system.cpu0.op_class::SimdShiftAcc 0 0.00% 80.25% # Class of executed instruction 461system.cpu0.op_class::SimdSqrt 0 0.00% 80.25% # Class of executed instruction 462system.cpu0.op_class::SimdFloatAdd 0 0.00% 80.25% # Class of executed instruction 463system.cpu0.op_class::SimdFloatAlu 0 0.00% 80.25% # Class of executed instruction 464system.cpu0.op_class::SimdFloatCmp 0 0.00% 80.25% # Class of executed instruction 465system.cpu0.op_class::SimdFloatCvt 0 0.00% 80.25% # Class of executed instruction 466system.cpu0.op_class::SimdFloatDiv 0 0.00% 80.25% # Class of executed instruction 467system.cpu0.op_class::SimdFloatMisc 0 0.00% 80.25% # Class of executed instruction 468system.cpu0.op_class::SimdFloatMult 0 0.00% 80.25% # Class of executed instruction 469system.cpu0.op_class::SimdFloatMultAcc 0 0.00% 80.25% # Class of executed instruction 470system.cpu0.op_class::SimdFloatSqrt 0 0.00% 80.25% # Class of executed instruction 471system.cpu0.op_class::MemRead 16382 11.90% 92.15% # Class of executed instruction 472system.cpu0.op_class::MemWrite 10514 7.64% 99.78% # Class of executed instruction 473system.cpu0.op_class::FloatMemRead 302 0.22% 100.00% # Class of executed instruction 474system.cpu0.op_class::FloatMemWrite 0 0.00% 100.00% # Class of executed instruction 475system.cpu0.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction 476system.cpu0.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction 477system.cpu0.op_class::total 137705 # Class of executed instruction 478system.cpu1.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 479system.cpu1.clk_domain.clock 1000 # Clock period in ticks 480system.cpu1.CUs0.localDataStore.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 481system.cpu1.CUs0.wavefronts00.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 482system.cpu1.CUs0.wavefronts00.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 483system.cpu1.CUs0.wavefronts00.timesBlockedDueRAWDependencies 309 # number of times the wf's instructions are blocked due to RAW dependencies 484system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::samples 39 # number of executed instructions with N source register operands 485system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::mean 0.794872 # number of executed instructions with N source register operands 486system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::stdev 0.863880 # number of executed instructions with N source register operands 487system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N source register operands 488system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::0-1 28 71.79% 71.79% # number of executed instructions with N source register operands 489system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::2-3 11 28.21% 100.00% # number of executed instructions with N source register operands 490system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::4 0 0.00% 100.00% # number of executed instructions with N source register operands 491system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N source register operands 492system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 493system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::max_value 2 # number of executed instructions with N source register operands 494system.cpu1.CUs0.wavefronts00.src_reg_operand_dist::total 39 # number of executed instructions with N source register operands 495system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::samples 39 # number of executed instructions with N destination register operands 496system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::mean 0.589744 # number of executed instructions with N destination register operands 497system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::stdev 0.498310 # number of executed instructions with N destination register operands 498system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N destination register operands 499system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::0-1 39 100.00% 100.00% # number of executed instructions with N destination register operands 500system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::2-3 0 0.00% 100.00% # number of executed instructions with N destination register operands 501system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N destination register operands 502system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 503system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::max_value 1 # number of executed instructions with N destination register operands 504system.cpu1.CUs0.wavefronts00.dst_reg_operand_dist::total 39 # number of executed instructions with N destination register operands 505system.cpu1.CUs0.wavefronts01.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 506system.cpu1.CUs0.wavefronts01.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 507system.cpu1.CUs0.wavefronts01.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 508system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 509system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 510system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 511system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 512system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 513system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 514system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 515system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 516system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 517system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 518system.cpu1.CUs0.wavefronts01.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 519system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 520system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 521system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 522system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 523system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 524system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 525system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 526system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 527system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 528system.cpu1.CUs0.wavefronts01.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 529system.cpu1.CUs0.wavefronts02.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 530system.cpu1.CUs0.wavefronts02.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 531system.cpu1.CUs0.wavefronts02.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 532system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 533system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 534system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 535system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 536system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 537system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 538system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 539system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 540system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 541system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 542system.cpu1.CUs0.wavefronts02.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 543system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 544system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 545system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 546system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 547system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 548system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 549system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 550system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 551system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 552system.cpu1.CUs0.wavefronts02.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 553system.cpu1.CUs0.wavefronts03.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 554system.cpu1.CUs0.wavefronts03.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 555system.cpu1.CUs0.wavefronts03.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 556system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 557system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 558system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 559system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 560system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 561system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 562system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 563system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 564system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 565system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 566system.cpu1.CUs0.wavefronts03.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 567system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 568system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 569system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 570system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 571system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 572system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 573system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 574system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 575system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 576system.cpu1.CUs0.wavefronts03.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 577system.cpu1.CUs0.wavefronts04.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 578system.cpu1.CUs0.wavefronts04.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 579system.cpu1.CUs0.wavefronts04.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 580system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 581system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 582system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 583system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 584system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 585system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 586system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 587system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 588system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 589system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 590system.cpu1.CUs0.wavefronts04.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 591system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 592system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 593system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 594system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 595system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 596system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 597system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 598system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 599system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 600system.cpu1.CUs0.wavefronts04.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 601system.cpu1.CUs0.wavefronts05.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 602system.cpu1.CUs0.wavefronts05.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 603system.cpu1.CUs0.wavefronts05.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 604system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 605system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 606system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 607system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 608system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 609system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 610system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 611system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 612system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 613system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 614system.cpu1.CUs0.wavefronts05.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 615system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 616system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 617system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 618system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 619system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 620system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 621system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 622system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 623system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 624system.cpu1.CUs0.wavefronts05.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 625system.cpu1.CUs0.wavefronts06.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 626system.cpu1.CUs0.wavefronts06.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 627system.cpu1.CUs0.wavefronts06.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 628system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 629system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 630system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 631system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 632system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 633system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 634system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 635system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 636system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 637system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 638system.cpu1.CUs0.wavefronts06.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 639system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 640system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 641system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 642system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 643system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 644system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 645system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 646system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 647system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 648system.cpu1.CUs0.wavefronts06.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 649system.cpu1.CUs0.wavefronts07.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 650system.cpu1.CUs0.wavefronts07.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 651system.cpu1.CUs0.wavefronts07.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 652system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 653system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 654system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 655system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 656system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 657system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 658system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 659system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 660system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 661system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 662system.cpu1.CUs0.wavefronts07.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 663system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 664system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 665system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 666system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 667system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 668system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 669system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 670system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 671system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 672system.cpu1.CUs0.wavefronts07.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 673system.cpu1.CUs0.wavefronts08.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 674system.cpu1.CUs0.wavefronts08.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 675system.cpu1.CUs0.wavefronts08.timesBlockedDueRAWDependencies 284 # number of times the wf's instructions are blocked due to RAW dependencies 676system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::samples 34 # number of executed instructions with N source register operands 677system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::mean 0.852941 # number of executed instructions with N source register operands 678system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::stdev 0.857493 # number of executed instructions with N source register operands 679system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N source register operands 680system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::0-1 24 70.59% 70.59% # number of executed instructions with N source register operands 681system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::2-3 10 29.41% 100.00% # number of executed instructions with N source register operands 682system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::4 0 0.00% 100.00% # number of executed instructions with N source register operands 683system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N source register operands 684system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 685system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::max_value 2 # number of executed instructions with N source register operands 686system.cpu1.CUs0.wavefronts08.src_reg_operand_dist::total 34 # number of executed instructions with N source register operands 687system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::samples 34 # number of executed instructions with N destination register operands 688system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::mean 0.617647 # number of executed instructions with N destination register operands 689system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::stdev 0.493270 # number of executed instructions with N destination register operands 690system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N destination register operands 691system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::0-1 34 100.00% 100.00% # number of executed instructions with N destination register operands 692system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::2-3 0 0.00% 100.00% # number of executed instructions with N destination register operands 693system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N destination register operands 694system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 695system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::max_value 1 # number of executed instructions with N destination register operands 696system.cpu1.CUs0.wavefronts08.dst_reg_operand_dist::total 34 # number of executed instructions with N destination register operands 697system.cpu1.CUs0.wavefronts09.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 698system.cpu1.CUs0.wavefronts09.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 699system.cpu1.CUs0.wavefronts09.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 700system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 701system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 702system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 703system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 704system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 705system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 706system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 707system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 708system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 709system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 710system.cpu1.CUs0.wavefronts09.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 711system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 712system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 713system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 714system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 715system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 716system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 717system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 718system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 719system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 720system.cpu1.CUs0.wavefronts09.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 721system.cpu1.CUs0.wavefronts10.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 722system.cpu1.CUs0.wavefronts10.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 723system.cpu1.CUs0.wavefronts10.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 724system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 725system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 726system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 727system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 728system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 729system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 730system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 731system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 732system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 733system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 734system.cpu1.CUs0.wavefronts10.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 735system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 736system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 737system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 738system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 739system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 740system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 741system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 742system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 743system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 744system.cpu1.CUs0.wavefronts10.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 745system.cpu1.CUs0.wavefronts11.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 746system.cpu1.CUs0.wavefronts11.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 747system.cpu1.CUs0.wavefronts11.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 748system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 749system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 750system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 751system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 752system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 753system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 754system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 755system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 756system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 757system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 758system.cpu1.CUs0.wavefronts11.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 759system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 760system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 761system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 762system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 763system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 764system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 765system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 766system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 767system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 768system.cpu1.CUs0.wavefronts11.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 769system.cpu1.CUs0.wavefronts12.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 770system.cpu1.CUs0.wavefronts12.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 771system.cpu1.CUs0.wavefronts12.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 772system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 773system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 774system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 775system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 776system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 777system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 778system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 779system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 780system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 781system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 782system.cpu1.CUs0.wavefronts12.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 783system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 784system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 785system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 786system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 787system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 788system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 789system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 790system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 791system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 792system.cpu1.CUs0.wavefronts12.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 793system.cpu1.CUs0.wavefronts13.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 794system.cpu1.CUs0.wavefronts13.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 795system.cpu1.CUs0.wavefronts13.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 796system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 797system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 798system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 799system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 800system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 801system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 802system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 803system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 804system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 805system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 806system.cpu1.CUs0.wavefronts13.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 807system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 808system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 809system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 810system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 811system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 812system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 813system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 814system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 815system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 816system.cpu1.CUs0.wavefronts13.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 817system.cpu1.CUs0.wavefronts14.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 818system.cpu1.CUs0.wavefronts14.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 819system.cpu1.CUs0.wavefronts14.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 820system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 821system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 822system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 823system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 824system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 825system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 826system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 827system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 828system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 829system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 830system.cpu1.CUs0.wavefronts14.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 831system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 832system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 833system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 834system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 835system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 836system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 837system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 838system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 839system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 840system.cpu1.CUs0.wavefronts14.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 841system.cpu1.CUs0.wavefronts15.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 842system.cpu1.CUs0.wavefronts15.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 843system.cpu1.CUs0.wavefronts15.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 844system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 845system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 846system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 847system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 848system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 849system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 850system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 851system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 852system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 853system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 854system.cpu1.CUs0.wavefronts15.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 855system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 856system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 857system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 858system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 859system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 860system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 861system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 862system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 863system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 864system.cpu1.CUs0.wavefronts15.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 865system.cpu1.CUs0.wavefronts16.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 866system.cpu1.CUs0.wavefronts16.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 867system.cpu1.CUs0.wavefronts16.timesBlockedDueRAWDependencies 279 # number of times the wf's instructions are blocked due to RAW dependencies 868system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::samples 34 # number of executed instructions with N source register operands 869system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::mean 0.852941 # number of executed instructions with N source register operands 870system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::stdev 0.857493 # number of executed instructions with N source register operands 871system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N source register operands 872system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::0-1 24 70.59% 70.59% # number of executed instructions with N source register operands 873system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::2-3 10 29.41% 100.00% # number of executed instructions with N source register operands 874system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::4 0 0.00% 100.00% # number of executed instructions with N source register operands 875system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N source register operands 876system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 877system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::max_value 2 # number of executed instructions with N source register operands 878system.cpu1.CUs0.wavefronts16.src_reg_operand_dist::total 34 # number of executed instructions with N source register operands 879system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::samples 34 # number of executed instructions with N destination register operands 880system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::mean 0.617647 # number of executed instructions with N destination register operands 881system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::stdev 0.493270 # number of executed instructions with N destination register operands 882system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N destination register operands 883system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::0-1 34 100.00% 100.00% # number of executed instructions with N destination register operands 884system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::2-3 0 0.00% 100.00% # number of executed instructions with N destination register operands 885system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N destination register operands 886system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 887system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::max_value 1 # number of executed instructions with N destination register operands 888system.cpu1.CUs0.wavefronts16.dst_reg_operand_dist::total 34 # number of executed instructions with N destination register operands 889system.cpu1.CUs0.wavefronts17.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 890system.cpu1.CUs0.wavefronts17.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 891system.cpu1.CUs0.wavefronts17.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 892system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 893system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 894system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 895system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 896system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 897system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 898system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 899system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 900system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 901system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 902system.cpu1.CUs0.wavefronts17.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 903system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 904system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 905system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 906system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 907system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 908system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 909system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 910system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 911system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 912system.cpu1.CUs0.wavefronts17.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 913system.cpu1.CUs0.wavefronts18.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 914system.cpu1.CUs0.wavefronts18.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 915system.cpu1.CUs0.wavefronts18.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 916system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 917system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 918system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 919system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 920system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 921system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 922system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 923system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 924system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 925system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 926system.cpu1.CUs0.wavefronts18.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 927system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 928system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 929system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 930system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 931system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 932system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 933system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 934system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 935system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 936system.cpu1.CUs0.wavefronts18.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 937system.cpu1.CUs0.wavefronts19.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 938system.cpu1.CUs0.wavefronts19.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 939system.cpu1.CUs0.wavefronts19.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 940system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 941system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 942system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 943system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 944system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 945system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 946system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 947system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 948system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 949system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 950system.cpu1.CUs0.wavefronts19.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 951system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 952system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 953system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 954system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 955system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 956system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 957system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 958system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 959system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 960system.cpu1.CUs0.wavefronts19.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 961system.cpu1.CUs0.wavefronts20.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 962system.cpu1.CUs0.wavefronts20.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 963system.cpu1.CUs0.wavefronts20.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 964system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 965system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 966system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 967system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 968system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 969system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 970system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 971system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 972system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 973system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 974system.cpu1.CUs0.wavefronts20.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 975system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 976system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 977system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 978system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 979system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 980system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 981system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 982system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 983system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 984system.cpu1.CUs0.wavefronts20.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 985system.cpu1.CUs0.wavefronts21.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 986system.cpu1.CUs0.wavefronts21.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 987system.cpu1.CUs0.wavefronts21.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 988system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 989system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 990system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 991system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 992system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 993system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 994system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 995system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 996system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 997system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 998system.cpu1.CUs0.wavefronts21.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 999system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1000system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1001system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1002system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1003system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1004system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1005system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1006system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1007system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1008system.cpu1.CUs0.wavefronts21.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1009system.cpu1.CUs0.wavefronts22.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1010system.cpu1.CUs0.wavefronts22.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1011system.cpu1.CUs0.wavefronts22.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1012system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1013system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1014system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1015system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1016system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1017system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1018system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1019system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1020system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1021system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1022system.cpu1.CUs0.wavefronts22.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1023system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1024system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1025system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1026system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1027system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1028system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1029system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1030system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1031system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1032system.cpu1.CUs0.wavefronts22.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1033system.cpu1.CUs0.wavefronts23.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1034system.cpu1.CUs0.wavefronts23.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1035system.cpu1.CUs0.wavefronts23.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1036system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1037system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1038system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1039system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1040system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1041system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1042system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1043system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1044system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1045system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1046system.cpu1.CUs0.wavefronts23.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1047system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1048system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1049system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1050system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1051system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1052system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1053system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1054system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1055system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1056system.cpu1.CUs0.wavefronts23.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1057system.cpu1.CUs0.wavefronts24.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1058system.cpu1.CUs0.wavefronts24.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1059system.cpu1.CUs0.wavefronts24.timesBlockedDueRAWDependencies 274 # number of times the wf's instructions are blocked due to RAW dependencies 1060system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::samples 34 # number of executed instructions with N source register operands 1061system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::mean 0.852941 # number of executed instructions with N source register operands 1062system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::stdev 0.857493 # number of executed instructions with N source register operands 1063system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N source register operands 1064system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::0-1 24 70.59% 70.59% # number of executed instructions with N source register operands 1065system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::2-3 10 29.41% 100.00% # number of executed instructions with N source register operands 1066system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::4 0 0.00% 100.00% # number of executed instructions with N source register operands 1067system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N source register operands 1068system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1069system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::max_value 2 # number of executed instructions with N source register operands 1070system.cpu1.CUs0.wavefronts24.src_reg_operand_dist::total 34 # number of executed instructions with N source register operands 1071system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::samples 34 # number of executed instructions with N destination register operands 1072system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::mean 0.617647 # number of executed instructions with N destination register operands 1073system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::stdev 0.493270 # number of executed instructions with N destination register operands 1074system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N destination register operands 1075system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::0-1 34 100.00% 100.00% # number of executed instructions with N destination register operands 1076system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::2-3 0 0.00% 100.00% # number of executed instructions with N destination register operands 1077system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N destination register operands 1078system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1079system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::max_value 1 # number of executed instructions with N destination register operands 1080system.cpu1.CUs0.wavefronts24.dst_reg_operand_dist::total 34 # number of executed instructions with N destination register operands 1081system.cpu1.CUs0.wavefronts25.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1082system.cpu1.CUs0.wavefronts25.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1083system.cpu1.CUs0.wavefronts25.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1084system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1085system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1086system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1087system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1088system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1089system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1090system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1091system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1092system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1093system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1094system.cpu1.CUs0.wavefronts25.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1095system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1096system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1097system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1098system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1099system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1100system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1101system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1102system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1103system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1104system.cpu1.CUs0.wavefronts25.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1105system.cpu1.CUs0.wavefronts26.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1106system.cpu1.CUs0.wavefronts26.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1107system.cpu1.CUs0.wavefronts26.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1108system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1109system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1110system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1111system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1112system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1113system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1114system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1115system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1116system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1117system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1118system.cpu1.CUs0.wavefronts26.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1119system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1120system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1121system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1122system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1123system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1124system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1125system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1126system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1127system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1128system.cpu1.CUs0.wavefronts26.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1129system.cpu1.CUs0.wavefronts27.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1130system.cpu1.CUs0.wavefronts27.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1131system.cpu1.CUs0.wavefronts27.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1132system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1133system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1134system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1135system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1136system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1137system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1138system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1139system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1140system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1141system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1142system.cpu1.CUs0.wavefronts27.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1143system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1144system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1145system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1146system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1147system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1148system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1149system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1150system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1151system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1152system.cpu1.CUs0.wavefronts27.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1153system.cpu1.CUs0.wavefronts28.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1154system.cpu1.CUs0.wavefronts28.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1155system.cpu1.CUs0.wavefronts28.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1156system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1157system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1158system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1159system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1160system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1161system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1162system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1163system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1164system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1165system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1166system.cpu1.CUs0.wavefronts28.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1167system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1168system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1169system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1170system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1171system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1172system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1173system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1174system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1175system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1176system.cpu1.CUs0.wavefronts28.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1177system.cpu1.CUs0.wavefronts29.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1178system.cpu1.CUs0.wavefronts29.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1179system.cpu1.CUs0.wavefronts29.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1180system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1181system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1182system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1183system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1184system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1185system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1186system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1187system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1188system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1189system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1190system.cpu1.CUs0.wavefronts29.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1191system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1192system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1193system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1194system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1195system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1196system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1197system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1198system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1199system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1200system.cpu1.CUs0.wavefronts29.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1201system.cpu1.CUs0.wavefronts30.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1202system.cpu1.CUs0.wavefronts30.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1203system.cpu1.CUs0.wavefronts30.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1204system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1205system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1206system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1207system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1208system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1209system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1210system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1211system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1212system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1213system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1214system.cpu1.CUs0.wavefronts30.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1215system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1216system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1217system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1218system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1219system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1220system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1221system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1222system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1223system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1224system.cpu1.CUs0.wavefronts30.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1225system.cpu1.CUs0.wavefronts31.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1226system.cpu1.CUs0.wavefronts31.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1227system.cpu1.CUs0.wavefronts31.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1228system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1229system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1230system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1231system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1232system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1233system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1234system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1235system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1236system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1237system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1238system.cpu1.CUs0.wavefronts31.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1239system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1240system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1241system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1242system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1243system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1244system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1245system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1246system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1247system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1248system.cpu1.CUs0.wavefronts31.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1249system.cpu1.CUs0.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 1250system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::samples 35 # For each instruction fetch request recieved record how many instructions you got from it 1251system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::mean 11.257143 # For each instruction fetch request recieved record how many instructions you got from it 1252system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::stdev 5.595917 # For each instruction fetch request recieved record how many instructions you got from it 1253system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::underflows 0 0.00% 0.00% # For each instruction fetch request recieved record how many instructions you got from it 1254system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::1 0 0.00% 0.00% # For each instruction fetch request recieved record how many instructions you got from it 1255system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::2 4 11.43% 11.43% # For each instruction fetch request recieved record how many instructions you got from it 1256system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::3 4 11.43% 22.86% # For each instruction fetch request recieved record how many instructions you got from it 1257system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::4 1 2.86% 25.71% # For each instruction fetch request recieved record how many instructions you got from it 1258system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::5 0 0.00% 25.71% # For each instruction fetch request recieved record how many instructions you got from it 1259system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::6 0 0.00% 25.71% # For each instruction fetch request recieved record how many instructions you got from it 1260system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::7 0 0.00% 25.71% # For each instruction fetch request recieved record how many instructions you got from it 1261system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::8 0 0.00% 25.71% # For each instruction fetch request recieved record how many instructions you got from it 1262system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::9 0 0.00% 25.71% # For each instruction fetch request recieved record how many instructions you got from it 1263system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::10 4 11.43% 37.14% # For each instruction fetch request recieved record how many instructions you got from it 1264system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::11 4 11.43% 48.57% # For each instruction fetch request recieved record how many instructions you got from it 1265system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::12 0 0.00% 48.57% # For each instruction fetch request recieved record how many instructions you got from it 1266system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::13 0 0.00% 48.57% # For each instruction fetch request recieved record how many instructions you got from it 1267system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::14 1 2.86% 51.43% # For each instruction fetch request recieved record how many instructions you got from it 1268system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::15 0 0.00% 51.43% # For each instruction fetch request recieved record how many instructions you got from it 1269system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::16 17 48.57% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1270system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::17 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1271system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::18 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1272system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::19 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1273system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::20 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1274system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::21 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1275system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::22 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1276system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::23 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1277system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::24 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1278system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::25 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1279system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::26 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1280system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::27 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1281system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::28 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1282system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::29 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1283system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::30 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1284system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::31 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1285system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::32 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1286system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::overflows 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 1287system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::min_value 2 # For each instruction fetch request recieved record how many instructions you got from it 1288system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::max_value 16 # For each instruction fetch request recieved record how many instructions you got from it 1289system.cpu1.CUs0.FetchStage.inst_fetch_instr_returned::total 35 # For each instruction fetch request recieved record how many instructions you got from it 1290system.cpu1.CUs0.ExecStage.num_cycles_with_no_issue 2741 # number of cycles the CU issues nothing 1291system.cpu1.CUs0.ExecStage.num_cycles_with_instr_issued 99 # number of cycles the CU issued at least one instruction 1292system.cpu1.CUs0.ExecStage.num_cycles_with_instrtype_issue::ALU0 30 # Number of cycles at least one instruction of specific type issued 1293system.cpu1.CUs0.ExecStage.num_cycles_with_instrtype_issue::ALU1 29 # Number of cycles at least one instruction of specific type issued 1294system.cpu1.CUs0.ExecStage.num_cycles_with_instrtype_issue::ALU2 29 # Number of cycles at least one instruction of specific type issued 1295system.cpu1.CUs0.ExecStage.num_cycles_with_instrtype_issue::ALU3 29 # Number of cycles at least one instruction of specific type issued 1296system.cpu1.CUs0.ExecStage.num_cycles_with_instrtype_issue::GM 18 # Number of cycles at least one instruction of specific type issued 1297system.cpu1.CUs0.ExecStage.num_cycles_with_instrtype_issue::LM 6 # Number of cycles at least one instruction of specific type issued 1298system.cpu1.CUs0.ExecStage.num_cycles_with_instr_type_no_issue::ALU0 625 # Number of cycles no instruction of specific type issued 1299system.cpu1.CUs0.ExecStage.num_cycles_with_instr_type_no_issue::ALU1 340 # Number of cycles no instruction of specific type issued 1300system.cpu1.CUs0.ExecStage.num_cycles_with_instr_type_no_issue::ALU2 338 # Number of cycles no instruction of specific type issued 1301system.cpu1.CUs0.ExecStage.num_cycles_with_instr_type_no_issue::ALU3 335 # Number of cycles no instruction of specific type issued 1302system.cpu1.CUs0.ExecStage.num_cycles_with_instr_type_no_issue::GM 404 # Number of cycles no instruction of specific type issued 1303system.cpu1.CUs0.ExecStage.num_cycles_with_instr_type_no_issue::LM 22 # Number of cycles no instruction of specific type issued 1304system.cpu1.CUs0.ExecStage.spc::samples 2840 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1305system.cpu1.CUs0.ExecStage.spc::mean 0.049648 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1306system.cpu1.CUs0.ExecStage.spc::stdev 0.277106 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1307system.cpu1.CUs0.ExecStage.spc::underflows 0 0.00% 0.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1308system.cpu1.CUs0.ExecStage.spc::0 2741 96.51% 96.51% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1309system.cpu1.CUs0.ExecStage.spc::1 57 2.01% 98.52% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1310system.cpu1.CUs0.ExecStage.spc::2 42 1.48% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1311system.cpu1.CUs0.ExecStage.spc::3 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1312system.cpu1.CUs0.ExecStage.spc::4 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1313system.cpu1.CUs0.ExecStage.spc::5 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1314system.cpu1.CUs0.ExecStage.spc::6 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1315system.cpu1.CUs0.ExecStage.spc::overflows 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1316system.cpu1.CUs0.ExecStage.spc::min_value 0 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1317system.cpu1.CUs0.ExecStage.spc::max_value 2 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1318system.cpu1.CUs0.ExecStage.spc::total 2840 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 1319system.cpu1.CUs0.ExecStage.num_transitions_active_to_idle 90 # number of CU transitions from active to idle 1320system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::samples 90 # duration of idle periods in cycles 1321system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::mean 29.322222 # duration of idle periods in cycles 1322system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::stdev 145.995831 # duration of idle periods in cycles 1323system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::underflows 0 0.00% 0.00% # duration of idle periods in cycles 1324system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::0-4 76 84.44% 84.44% # duration of idle periods in cycles 1325system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::5-9 7 7.78% 92.22% # duration of idle periods in cycles 1326system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::10-14 0 0.00% 92.22% # duration of idle periods in cycles 1327system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::15-19 0 0.00% 92.22% # duration of idle periods in cycles 1328system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::20-24 0 0.00% 92.22% # duration of idle periods in cycles 1329system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::25-29 1 1.11% 93.33% # duration of idle periods in cycles 1330system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::30-34 0 0.00% 93.33% # duration of idle periods in cycles 1331system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::35-39 0 0.00% 93.33% # duration of idle periods in cycles 1332system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::40-44 0 0.00% 93.33% # duration of idle periods in cycles 1333system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::45-49 0 0.00% 93.33% # duration of idle periods in cycles 1334system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::50-54 0 0.00% 93.33% # duration of idle periods in cycles 1335system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::55-59 0 0.00% 93.33% # duration of idle periods in cycles 1336system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::60-64 0 0.00% 93.33% # duration of idle periods in cycles 1337system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::65-69 0 0.00% 93.33% # duration of idle periods in cycles 1338system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::70-74 0 0.00% 93.33% # duration of idle periods in cycles 1339system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::75 0 0.00% 93.33% # duration of idle periods in cycles 1340system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::overflows 6 6.67% 100.00% # duration of idle periods in cycles 1341system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::min_value 1 # duration of idle periods in cycles 1342system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::max_value 1291 # duration of idle periods in cycles 1343system.cpu1.CUs0.ExecStage.idle_duration_in_cycles::total 90 # duration of idle periods in cycles 1344system.cpu1.CUs0.GlobalMemPipeline.load_vrf_bank_conflict_cycles 0 # total number of cycles GM data are delayed before updating the VRF 1345system.cpu1.CUs0.LocalMemPipeline.load_vrf_bank_conflict_cycles 0 # total number of cycles LDS data are delayed before updating the VRF 1346system.cpu1.CUs0.valu_insts 68 # Number of vector ALU insts issued. 1347system.cpu1.CUs0.valu_insts_per_wf 17 # The avg. number of vector ALU insts issued per-wavefront. 1348system.cpu1.CUs0.salu_insts 0 # Number of scalar ALU insts issued. 1349system.cpu1.CUs0.salu_insts_per_wf 0 # The avg. number of scalar ALU insts issued per-wavefront. 1350system.cpu1.CUs0.inst_cycles_valu 68 # Number of cycles needed to execute VALU insts. 1351system.cpu1.CUs0.inst_cycles_salu 0 # Number of cycles needed to execute SALU insts. 1352system.cpu1.CUs0.thread_cycles_valu 3076 # Number of thread cycles used to execute vector ALU ops. Similar to instCyclesVALU but multiplied by the number of active threads. 1353system.cpu1.CUs0.valu_utilization 70.680147 # Percentage of active vector ALU threads in a wave. 1354system.cpu1.CUs0.lds_no_flat_insts 6 # Number of LDS insts issued, not including FLAT accesses that resolve to LDS. 1355system.cpu1.CUs0.lds_no_flat_insts_per_wf 1.500000 # The avg. number of LDS insts (not including FLAT accesses that resolve to LDS) per-wavefront. 1356system.cpu1.CUs0.flat_vmem_insts 0 # The number of FLAT insts that resolve to vmem issued. 1357system.cpu1.CUs0.flat_vmem_insts_per_wf 0 # The average number of FLAT insts that resolve to vmem issued per-wavefront. 1358system.cpu1.CUs0.flat_lds_insts 0 # The number of FLAT insts that resolve to LDS issued. 1359system.cpu1.CUs0.flat_lds_insts_per_wf 0 # The average number of FLAT insts that resolve to LDS issued per-wavefront. 1360system.cpu1.CUs0.vector_mem_writes 8 # Number of vector mem write insts (excluding FLAT insts). 1361system.cpu1.CUs0.vector_mem_writes_per_wf 2 # The average number of vector mem write insts (excluding FLAT insts) per-wavefront. 1362system.cpu1.CUs0.vector_mem_reads 29 # Number of vector mem read insts (excluding FLAT insts). 1363system.cpu1.CUs0.vector_mem_reads_per_wf 7.250000 # The avg. number of vector mem read insts (excluding FLAT insts) per-wavefront. 1364system.cpu1.CUs0.scalar_mem_writes 0 # Number of scalar mem write insts. 1365system.cpu1.CUs0.scalar_mem_writes_per_wf 0 # The average number of scalar mem write insts per-wavefront. 1366system.cpu1.CUs0.scalar_mem_reads 0 # Number of scalar mem read insts. 1367system.cpu1.CUs0.scalar_mem_reads_per_wf 0 # The average number of scalar mem read insts per-wavefront. 1368system.cpu1.CUs0.tlb_requests 769 # number of uncoalesced requests 1369system.cpu1.CUs0.tlb_cycles -454892896000 # total number of cycles for all uncoalesced requests 1370system.cpu1.CUs0.avg_translation_latency -591538226.267880 # Avg. translation latency for data translations 1371system.cpu1.CUs0.TLB_hits_distribution::page_table 769 # TLB hits distribution (0 for page table, x for Lx-TLB 1372system.cpu1.CUs0.TLB_hits_distribution::L1_TLB 0 # TLB hits distribution (0 for page table, x for Lx-TLB 1373system.cpu1.CUs0.TLB_hits_distribution::L2_TLB 0 # TLB hits distribution (0 for page table, x for Lx-TLB 1374system.cpu1.CUs0.TLB_hits_distribution::L3_TLB 0 # TLB hits distribution (0 for page table, x for Lx-TLB 1375system.cpu1.CUs0.lds_bank_access_cnt 54 # Total number of LDS bank accesses 1376system.cpu1.CUs0.lds_bank_conflicts::samples 6 # Number of bank conflicts per LDS memory packet 1377system.cpu1.CUs0.lds_bank_conflicts::mean 8 # Number of bank conflicts per LDS memory packet 1378system.cpu1.CUs0.lds_bank_conflicts::stdev 6.196773 # Number of bank conflicts per LDS memory packet 1379system.cpu1.CUs0.lds_bank_conflicts::underflows 0 0.00% 0.00% # Number of bank conflicts per LDS memory packet 1380system.cpu1.CUs0.lds_bank_conflicts::0-1 2 33.33% 33.33% # Number of bank conflicts per LDS memory packet 1381system.cpu1.CUs0.lds_bank_conflicts::2-3 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 1382system.cpu1.CUs0.lds_bank_conflicts::4-5 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 1383system.cpu1.CUs0.lds_bank_conflicts::6-7 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 1384system.cpu1.CUs0.lds_bank_conflicts::8-9 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 1385system.cpu1.CUs0.lds_bank_conflicts::10-11 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 1386system.cpu1.CUs0.lds_bank_conflicts::12-13 4 66.67% 100.00% # Number of bank conflicts per LDS memory packet 1387system.cpu1.CUs0.lds_bank_conflicts::14-15 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1388system.cpu1.CUs0.lds_bank_conflicts::16-17 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1389system.cpu1.CUs0.lds_bank_conflicts::18-19 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1390system.cpu1.CUs0.lds_bank_conflicts::20-21 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1391system.cpu1.CUs0.lds_bank_conflicts::22-23 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1392system.cpu1.CUs0.lds_bank_conflicts::24-25 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1393system.cpu1.CUs0.lds_bank_conflicts::26-27 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1394system.cpu1.CUs0.lds_bank_conflicts::28-29 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1395system.cpu1.CUs0.lds_bank_conflicts::30-31 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1396system.cpu1.CUs0.lds_bank_conflicts::32-33 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1397system.cpu1.CUs0.lds_bank_conflicts::34-35 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1398system.cpu1.CUs0.lds_bank_conflicts::36-37 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1399system.cpu1.CUs0.lds_bank_conflicts::38-39 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1400system.cpu1.CUs0.lds_bank_conflicts::40-41 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1401system.cpu1.CUs0.lds_bank_conflicts::42-43 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1402system.cpu1.CUs0.lds_bank_conflicts::44-45 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1403system.cpu1.CUs0.lds_bank_conflicts::46-47 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1404system.cpu1.CUs0.lds_bank_conflicts::48-49 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1405system.cpu1.CUs0.lds_bank_conflicts::50-51 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1406system.cpu1.CUs0.lds_bank_conflicts::52-53 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1407system.cpu1.CUs0.lds_bank_conflicts::54-55 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1408system.cpu1.CUs0.lds_bank_conflicts::56-57 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1409system.cpu1.CUs0.lds_bank_conflicts::58-59 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1410system.cpu1.CUs0.lds_bank_conflicts::60-61 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1411system.cpu1.CUs0.lds_bank_conflicts::62-63 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1412system.cpu1.CUs0.lds_bank_conflicts::64 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1413system.cpu1.CUs0.lds_bank_conflicts::overflows 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 1414system.cpu1.CUs0.lds_bank_conflicts::min_value 0 # Number of bank conflicts per LDS memory packet 1415system.cpu1.CUs0.lds_bank_conflicts::max_value 12 # Number of bank conflicts per LDS memory packet 1416system.cpu1.CUs0.lds_bank_conflicts::total 6 # Number of bank conflicts per LDS memory packet 1417system.cpu1.CUs0.page_divergence_dist::samples 17 # pages touched per wf (over all mem. instr.) 1418system.cpu1.CUs0.page_divergence_dist::mean 1 # pages touched per wf (over all mem. instr.) 1419system.cpu1.CUs0.page_divergence_dist::stdev 0 # pages touched per wf (over all mem. instr.) 1420system.cpu1.CUs0.page_divergence_dist::underflows 0 0.00% 0.00% # pages touched per wf (over all mem. instr.) 1421system.cpu1.CUs0.page_divergence_dist::1-4 17 100.00% 100.00% # pages touched per wf (over all mem. instr.) 1422system.cpu1.CUs0.page_divergence_dist::5-8 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1423system.cpu1.CUs0.page_divergence_dist::9-12 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1424system.cpu1.CUs0.page_divergence_dist::13-16 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1425system.cpu1.CUs0.page_divergence_dist::17-20 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1426system.cpu1.CUs0.page_divergence_dist::21-24 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1427system.cpu1.CUs0.page_divergence_dist::25-28 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1428system.cpu1.CUs0.page_divergence_dist::29-32 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1429system.cpu1.CUs0.page_divergence_dist::33-36 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1430system.cpu1.CUs0.page_divergence_dist::37-40 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1431system.cpu1.CUs0.page_divergence_dist::41-44 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1432system.cpu1.CUs0.page_divergence_dist::45-48 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1433system.cpu1.CUs0.page_divergence_dist::49-52 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1434system.cpu1.CUs0.page_divergence_dist::53-56 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1435system.cpu1.CUs0.page_divergence_dist::57-60 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1436system.cpu1.CUs0.page_divergence_dist::61-64 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1437system.cpu1.CUs0.page_divergence_dist::overflows 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 1438system.cpu1.CUs0.page_divergence_dist::min_value 1 # pages touched per wf (over all mem. instr.) 1439system.cpu1.CUs0.page_divergence_dist::max_value 1 # pages touched per wf (over all mem. instr.) 1440system.cpu1.CUs0.page_divergence_dist::total 17 # pages touched per wf (over all mem. instr.) 1441system.cpu1.CUs0.global_mem_instr_cnt 17 # dynamic global memory instructions count 1442system.cpu1.CUs0.local_mem_instr_cnt 6 # dynamic local memory intruction count 1443system.cpu1.CUs0.wg_blocked_due_lds_alloc 0 # Workgroup blocked due to LDS capacity 1444system.cpu1.CUs0.num_instr_executed 141 # number of instructions executed 1445system.cpu1.CUs0.inst_exec_rate::samples 141 # Instruction Execution Rate: Number of executed vector instructions per cycle 1446system.cpu1.CUs0.inst_exec_rate::mean 71.028369 # Instruction Execution Rate: Number of executed vector instructions per cycle 1447system.cpu1.CUs0.inst_exec_rate::stdev 225.061514 # Instruction Execution Rate: Number of executed vector instructions per cycle 1448system.cpu1.CUs0.inst_exec_rate::underflows 0 0.00% 0.00% # Instruction Execution Rate: Number of executed vector instructions per cycle 1449system.cpu1.CUs0.inst_exec_rate::0-1 0 0.00% 0.00% # Instruction Execution Rate: Number of executed vector instructions per cycle 1450system.cpu1.CUs0.inst_exec_rate::2-3 12 8.51% 8.51% # Instruction Execution Rate: Number of executed vector instructions per cycle 1451system.cpu1.CUs0.inst_exec_rate::4-5 61 43.26% 51.77% # Instruction Execution Rate: Number of executed vector instructions per cycle 1452system.cpu1.CUs0.inst_exec_rate::6-7 32 22.70% 74.47% # Instruction Execution Rate: Number of executed vector instructions per cycle 1453system.cpu1.CUs0.inst_exec_rate::8-9 3 2.13% 76.60% # Instruction Execution Rate: Number of executed vector instructions per cycle 1454system.cpu1.CUs0.inst_exec_rate::10 3 2.13% 78.72% # Instruction Execution Rate: Number of executed vector instructions per cycle 1455system.cpu1.CUs0.inst_exec_rate::overflows 30 21.28% 100.00% # Instruction Execution Rate: Number of executed vector instructions per cycle 1456system.cpu1.CUs0.inst_exec_rate::min_value 2 # Instruction Execution Rate: Number of executed vector instructions per cycle 1457system.cpu1.CUs0.inst_exec_rate::max_value 1297 # Instruction Execution Rate: Number of executed vector instructions per cycle 1458system.cpu1.CUs0.inst_exec_rate::total 141 # Instruction Execution Rate: Number of executed vector instructions per cycle 1459system.cpu1.CUs0.num_vec_ops_executed 6769 # number of vec ops executed (e.g. WF size/inst) 1460system.cpu1.CUs0.num_total_cycles 2840 # number of cycles the CU ran for 1461system.cpu1.CUs0.vpc 2.383451 # Vector Operations per cycle (this CU only) 1462system.cpu1.CUs0.ipc 0.049648 # Instructions per cycle (this CU only) 1463system.cpu1.CUs0.warp_execution_dist::samples 141 # number of lanes active per instruction (oval all instructions) 1464system.cpu1.CUs0.warp_execution_dist::mean 48.007092 # number of lanes active per instruction (oval all instructions) 1465system.cpu1.CUs0.warp_execution_dist::stdev 23.719942 # number of lanes active per instruction (oval all instructions) 1466system.cpu1.CUs0.warp_execution_dist::underflows 0 0.00% 0.00% # number of lanes active per instruction (oval all instructions) 1467system.cpu1.CUs0.warp_execution_dist::1-4 5 3.55% 3.55% # number of lanes active per instruction (oval all instructions) 1468system.cpu1.CUs0.warp_execution_dist::5-8 0 0.00% 3.55% # number of lanes active per instruction (oval all instructions) 1469system.cpu1.CUs0.warp_execution_dist::9-12 0 0.00% 3.55% # number of lanes active per instruction (oval all instructions) 1470system.cpu1.CUs0.warp_execution_dist::13-16 36 25.53% 29.08% # number of lanes active per instruction (oval all instructions) 1471system.cpu1.CUs0.warp_execution_dist::17-20 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 1472system.cpu1.CUs0.warp_execution_dist::21-24 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 1473system.cpu1.CUs0.warp_execution_dist::25-28 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 1474system.cpu1.CUs0.warp_execution_dist::29-32 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 1475system.cpu1.CUs0.warp_execution_dist::33-36 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 1476system.cpu1.CUs0.warp_execution_dist::37-40 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 1477system.cpu1.CUs0.warp_execution_dist::41-44 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 1478system.cpu1.CUs0.warp_execution_dist::45-48 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 1479system.cpu1.CUs0.warp_execution_dist::49-52 8 5.67% 34.75% # number of lanes active per instruction (oval all instructions) 1480system.cpu1.CUs0.warp_execution_dist::53-56 0 0.00% 34.75% # number of lanes active per instruction (oval all instructions) 1481system.cpu1.CUs0.warp_execution_dist::57-60 0 0.00% 34.75% # number of lanes active per instruction (oval all instructions) 1482system.cpu1.CUs0.warp_execution_dist::61-64 92 65.25% 100.00% # number of lanes active per instruction (oval all instructions) 1483system.cpu1.CUs0.warp_execution_dist::overflows 0 0.00% 100.00% # number of lanes active per instruction (oval all instructions) 1484system.cpu1.CUs0.warp_execution_dist::min_value 1 # number of lanes active per instruction (oval all instructions) 1485system.cpu1.CUs0.warp_execution_dist::max_value 64 # number of lanes active per instruction (oval all instructions) 1486system.cpu1.CUs0.warp_execution_dist::total 141 # number of lanes active per instruction (oval all instructions) 1487system.cpu1.CUs0.gmem_lanes_execution_dist::samples 18 # number of active lanes per global memory instruction 1488system.cpu1.CUs0.gmem_lanes_execution_dist::mean 37.833333 # number of active lanes per global memory instruction 1489system.cpu1.CUs0.gmem_lanes_execution_dist::stdev 27.064737 # number of active lanes per global memory instruction 1490system.cpu1.CUs0.gmem_lanes_execution_dist::underflows 0 0.00% 0.00% # number of active lanes per global memory instruction 1491system.cpu1.CUs0.gmem_lanes_execution_dist::1-4 1 5.56% 5.56% # number of active lanes per global memory instruction 1492system.cpu1.CUs0.gmem_lanes_execution_dist::5-8 0 0.00% 5.56% # number of active lanes per global memory instruction 1493system.cpu1.CUs0.gmem_lanes_execution_dist::9-12 0 0.00% 5.56% # number of active lanes per global memory instruction 1494system.cpu1.CUs0.gmem_lanes_execution_dist::13-16 8 44.44% 50.00% # number of active lanes per global memory instruction 1495system.cpu1.CUs0.gmem_lanes_execution_dist::17-20 0 0.00% 50.00% # number of active lanes per global memory instruction 1496system.cpu1.CUs0.gmem_lanes_execution_dist::21-24 0 0.00% 50.00% # number of active lanes per global memory instruction 1497system.cpu1.CUs0.gmem_lanes_execution_dist::25-28 0 0.00% 50.00% # number of active lanes per global memory instruction 1498system.cpu1.CUs0.gmem_lanes_execution_dist::29-32 0 0.00% 50.00% # number of active lanes per global memory instruction 1499system.cpu1.CUs0.gmem_lanes_execution_dist::33-36 0 0.00% 50.00% # number of active lanes per global memory instruction 1500system.cpu1.CUs0.gmem_lanes_execution_dist::37-40 0 0.00% 50.00% # number of active lanes per global memory instruction 1501system.cpu1.CUs0.gmem_lanes_execution_dist::41-44 0 0.00% 50.00% # number of active lanes per global memory instruction 1502system.cpu1.CUs0.gmem_lanes_execution_dist::45-48 0 0.00% 50.00% # number of active lanes per global memory instruction 1503system.cpu1.CUs0.gmem_lanes_execution_dist::49-52 0 0.00% 50.00% # number of active lanes per global memory instruction 1504system.cpu1.CUs0.gmem_lanes_execution_dist::53-56 0 0.00% 50.00% # number of active lanes per global memory instruction 1505system.cpu1.CUs0.gmem_lanes_execution_dist::57-60 0 0.00% 50.00% # number of active lanes per global memory instruction 1506system.cpu1.CUs0.gmem_lanes_execution_dist::61-64 9 50.00% 100.00% # number of active lanes per global memory instruction 1507system.cpu1.CUs0.gmem_lanes_execution_dist::overflows 0 0.00% 100.00% # number of active lanes per global memory instruction 1508system.cpu1.CUs0.gmem_lanes_execution_dist::min_value 1 # number of active lanes per global memory instruction 1509system.cpu1.CUs0.gmem_lanes_execution_dist::max_value 64 # number of active lanes per global memory instruction 1510system.cpu1.CUs0.gmem_lanes_execution_dist::total 18 # number of active lanes per global memory instruction 1511system.cpu1.CUs0.lmem_lanes_execution_dist::samples 6 # number of active lanes per local memory instruction 1512system.cpu1.CUs0.lmem_lanes_execution_dist::mean 19.500000 # number of active lanes per local memory instruction 1513system.cpu1.CUs0.lmem_lanes_execution_dist::stdev 22.322634 # number of active lanes per local memory instruction 1514system.cpu1.CUs0.lmem_lanes_execution_dist::underflows 0 0.00% 0.00% # number of active lanes per local memory instruction 1515system.cpu1.CUs0.lmem_lanes_execution_dist::1-4 1 16.67% 16.67% # number of active lanes per local memory instruction 1516system.cpu1.CUs0.lmem_lanes_execution_dist::5-8 0 0.00% 16.67% # number of active lanes per local memory instruction 1517system.cpu1.CUs0.lmem_lanes_execution_dist::9-12 0 0.00% 16.67% # number of active lanes per local memory instruction 1518system.cpu1.CUs0.lmem_lanes_execution_dist::13-16 4 66.67% 83.33% # number of active lanes per local memory instruction 1519system.cpu1.CUs0.lmem_lanes_execution_dist::17-20 0 0.00% 83.33% # number of active lanes per local memory instruction 1520system.cpu1.CUs0.lmem_lanes_execution_dist::21-24 0 0.00% 83.33% # number of active lanes per local memory instruction 1521system.cpu1.CUs0.lmem_lanes_execution_dist::25-28 0 0.00% 83.33% # number of active lanes per local memory instruction 1522system.cpu1.CUs0.lmem_lanes_execution_dist::29-32 0 0.00% 83.33% # number of active lanes per local memory instruction 1523system.cpu1.CUs0.lmem_lanes_execution_dist::33-36 0 0.00% 83.33% # number of active lanes per local memory instruction 1524system.cpu1.CUs0.lmem_lanes_execution_dist::37-40 0 0.00% 83.33% # number of active lanes per local memory instruction 1525system.cpu1.CUs0.lmem_lanes_execution_dist::41-44 0 0.00% 83.33% # number of active lanes per local memory instruction 1526system.cpu1.CUs0.lmem_lanes_execution_dist::45-48 0 0.00% 83.33% # number of active lanes per local memory instruction 1527system.cpu1.CUs0.lmem_lanes_execution_dist::49-52 0 0.00% 83.33% # number of active lanes per local memory instruction 1528system.cpu1.CUs0.lmem_lanes_execution_dist::53-56 0 0.00% 83.33% # number of active lanes per local memory instruction 1529system.cpu1.CUs0.lmem_lanes_execution_dist::57-60 0 0.00% 83.33% # number of active lanes per local memory instruction 1530system.cpu1.CUs0.lmem_lanes_execution_dist::61-64 1 16.67% 100.00% # number of active lanes per local memory instruction 1531system.cpu1.CUs0.lmem_lanes_execution_dist::overflows 0 0.00% 100.00% # number of active lanes per local memory instruction 1532system.cpu1.CUs0.lmem_lanes_execution_dist::min_value 1 # number of active lanes per local memory instruction 1533system.cpu1.CUs0.lmem_lanes_execution_dist::max_value 64 # number of active lanes per local memory instruction 1534system.cpu1.CUs0.lmem_lanes_execution_dist::total 6 # number of active lanes per local memory instruction 1535system.cpu1.CUs0.num_alu_insts_executed 118 # Number of dynamic non-GM memory insts executed 1536system.cpu1.CUs0.times_wg_blocked_due_vgpr_alloc 0 # Number of times WGs are blocked due to VGPR allocation per SIMD 1537system.cpu1.CUs0.num_CAS_ops 0 # number of compare and swap operations 1538system.cpu1.CUs0.num_failed_CAS_ops 0 # number of compare and swap operations that failed 1539system.cpu1.CUs0.num_completed_wfs 4 # number of completed wavefronts 1540system.cpu1.CUs1.localDataStore.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 1541system.cpu1.CUs1.wavefronts00.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1542system.cpu1.CUs1.wavefronts00.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1543system.cpu1.CUs1.wavefronts00.timesBlockedDueRAWDependencies 406 # number of times the wf's instructions are blocked due to RAW dependencies 1544system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::samples 39 # number of executed instructions with N source register operands 1545system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::mean 0.794872 # number of executed instructions with N source register operands 1546system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::stdev 0.863880 # number of executed instructions with N source register operands 1547system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N source register operands 1548system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::0-1 28 71.79% 71.79% # number of executed instructions with N source register operands 1549system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::2-3 11 28.21% 100.00% # number of executed instructions with N source register operands 1550system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::4 0 0.00% 100.00% # number of executed instructions with N source register operands 1551system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N source register operands 1552system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1553system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::max_value 2 # number of executed instructions with N source register operands 1554system.cpu1.CUs1.wavefronts00.src_reg_operand_dist::total 39 # number of executed instructions with N source register operands 1555system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::samples 39 # number of executed instructions with N destination register operands 1556system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::mean 0.589744 # number of executed instructions with N destination register operands 1557system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::stdev 0.498310 # number of executed instructions with N destination register operands 1558system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N destination register operands 1559system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::0-1 39 100.00% 100.00% # number of executed instructions with N destination register operands 1560system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::2-3 0 0.00% 100.00% # number of executed instructions with N destination register operands 1561system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N destination register operands 1562system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1563system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::max_value 1 # number of executed instructions with N destination register operands 1564system.cpu1.CUs1.wavefronts00.dst_reg_operand_dist::total 39 # number of executed instructions with N destination register operands 1565system.cpu1.CUs1.wavefronts01.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1566system.cpu1.CUs1.wavefronts01.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1567system.cpu1.CUs1.wavefronts01.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1568system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1569system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1570system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1571system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1572system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1573system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1574system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1575system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1576system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1577system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1578system.cpu1.CUs1.wavefronts01.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1579system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1580system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1581system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1582system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1583system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1584system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1585system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1586system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1587system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1588system.cpu1.CUs1.wavefronts01.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1589system.cpu1.CUs1.wavefronts02.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1590system.cpu1.CUs1.wavefronts02.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1591system.cpu1.CUs1.wavefronts02.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1592system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1593system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1594system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1595system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1596system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1597system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1598system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1599system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1600system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1601system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1602system.cpu1.CUs1.wavefronts02.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1603system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1604system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1605system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1606system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1607system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1608system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1609system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1610system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1611system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1612system.cpu1.CUs1.wavefronts02.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1613system.cpu1.CUs1.wavefronts03.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1614system.cpu1.CUs1.wavefronts03.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1615system.cpu1.CUs1.wavefronts03.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1616system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1617system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1618system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1619system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1620system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1621system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1622system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1623system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1624system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1625system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1626system.cpu1.CUs1.wavefronts03.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1627system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1628system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1629system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1630system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1631system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1632system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1633system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1634system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1635system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1636system.cpu1.CUs1.wavefronts03.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1637system.cpu1.CUs1.wavefronts04.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1638system.cpu1.CUs1.wavefronts04.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1639system.cpu1.CUs1.wavefronts04.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1640system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1641system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1642system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1643system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1644system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1645system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1646system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1647system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1648system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1649system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1650system.cpu1.CUs1.wavefronts04.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1651system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1652system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1653system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1654system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1655system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1656system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1657system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1658system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1659system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1660system.cpu1.CUs1.wavefronts04.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1661system.cpu1.CUs1.wavefronts05.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1662system.cpu1.CUs1.wavefronts05.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1663system.cpu1.CUs1.wavefronts05.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1664system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1665system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1666system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1667system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1668system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1669system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1670system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1671system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1672system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1673system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1674system.cpu1.CUs1.wavefronts05.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1675system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1676system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1677system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1678system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1679system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1680system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1681system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1682system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1683system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1684system.cpu1.CUs1.wavefronts05.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1685system.cpu1.CUs1.wavefronts06.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1686system.cpu1.CUs1.wavefronts06.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1687system.cpu1.CUs1.wavefronts06.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1688system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1689system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1690system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1691system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1692system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1693system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1694system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1695system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1696system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1697system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1698system.cpu1.CUs1.wavefronts06.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1699system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1700system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1701system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1702system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1703system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1704system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1705system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1706system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1707system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1708system.cpu1.CUs1.wavefronts06.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1709system.cpu1.CUs1.wavefronts07.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1710system.cpu1.CUs1.wavefronts07.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1711system.cpu1.CUs1.wavefronts07.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1712system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1713system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1714system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1715system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1716system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1717system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1718system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1719system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1720system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1721system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1722system.cpu1.CUs1.wavefronts07.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1723system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1724system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1725system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1726system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1727system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1728system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1729system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1730system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1731system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1732system.cpu1.CUs1.wavefronts07.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1733system.cpu1.CUs1.wavefronts08.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1734system.cpu1.CUs1.wavefronts08.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1735system.cpu1.CUs1.wavefronts08.timesBlockedDueRAWDependencies 381 # number of times the wf's instructions are blocked due to RAW dependencies 1736system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::samples 34 # number of executed instructions with N source register operands 1737system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::mean 0.852941 # number of executed instructions with N source register operands 1738system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::stdev 0.857493 # number of executed instructions with N source register operands 1739system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N source register operands 1740system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::0-1 24 70.59% 70.59% # number of executed instructions with N source register operands 1741system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::2-3 10 29.41% 100.00% # number of executed instructions with N source register operands 1742system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::4 0 0.00% 100.00% # number of executed instructions with N source register operands 1743system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N source register operands 1744system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1745system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::max_value 2 # number of executed instructions with N source register operands 1746system.cpu1.CUs1.wavefronts08.src_reg_operand_dist::total 34 # number of executed instructions with N source register operands 1747system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::samples 34 # number of executed instructions with N destination register operands 1748system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::mean 0.617647 # number of executed instructions with N destination register operands 1749system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::stdev 0.493270 # number of executed instructions with N destination register operands 1750system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N destination register operands 1751system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::0-1 34 100.00% 100.00% # number of executed instructions with N destination register operands 1752system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::2-3 0 0.00% 100.00% # number of executed instructions with N destination register operands 1753system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N destination register operands 1754system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1755system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::max_value 1 # number of executed instructions with N destination register operands 1756system.cpu1.CUs1.wavefronts08.dst_reg_operand_dist::total 34 # number of executed instructions with N destination register operands 1757system.cpu1.CUs1.wavefronts09.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1758system.cpu1.CUs1.wavefronts09.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1759system.cpu1.CUs1.wavefronts09.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1760system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1761system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1762system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1763system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1764system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1765system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1766system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1767system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1768system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1769system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1770system.cpu1.CUs1.wavefronts09.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1771system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1772system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1773system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1774system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1775system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1776system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1777system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1778system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1779system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1780system.cpu1.CUs1.wavefronts09.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1781system.cpu1.CUs1.wavefronts10.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1782system.cpu1.CUs1.wavefronts10.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1783system.cpu1.CUs1.wavefronts10.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1784system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1785system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1786system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1787system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1788system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1789system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1790system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1791system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1792system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1793system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1794system.cpu1.CUs1.wavefronts10.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1795system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1796system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1797system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1798system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1799system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1800system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1801system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1802system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1803system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1804system.cpu1.CUs1.wavefronts10.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1805system.cpu1.CUs1.wavefronts11.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1806system.cpu1.CUs1.wavefronts11.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1807system.cpu1.CUs1.wavefronts11.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1808system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1809system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1810system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1811system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1812system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1813system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1814system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1815system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1816system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1817system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1818system.cpu1.CUs1.wavefronts11.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1819system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1820system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1821system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1822system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1823system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1824system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1825system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1826system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1827system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1828system.cpu1.CUs1.wavefronts11.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1829system.cpu1.CUs1.wavefronts12.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1830system.cpu1.CUs1.wavefronts12.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1831system.cpu1.CUs1.wavefronts12.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1832system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1833system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1834system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1835system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1836system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1837system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1838system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1839system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1840system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1841system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1842system.cpu1.CUs1.wavefronts12.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1843system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1844system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1845system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1846system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1847system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1848system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1849system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1850system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1851system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1852system.cpu1.CUs1.wavefronts12.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1853system.cpu1.CUs1.wavefronts13.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1854system.cpu1.CUs1.wavefronts13.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1855system.cpu1.CUs1.wavefronts13.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1856system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1857system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1858system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1859system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1860system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1861system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1862system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1863system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1864system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1865system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1866system.cpu1.CUs1.wavefronts13.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1867system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1868system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1869system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1870system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1871system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1872system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1873system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1874system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1875system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1876system.cpu1.CUs1.wavefronts13.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1877system.cpu1.CUs1.wavefronts14.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1878system.cpu1.CUs1.wavefronts14.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1879system.cpu1.CUs1.wavefronts14.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1880system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1881system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1882system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1883system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1884system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1885system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1886system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1887system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1888system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1889system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1890system.cpu1.CUs1.wavefronts14.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1891system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1892system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1893system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1894system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1895system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1896system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1897system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1898system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1899system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1900system.cpu1.CUs1.wavefronts14.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1901system.cpu1.CUs1.wavefronts15.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1902system.cpu1.CUs1.wavefronts15.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1903system.cpu1.CUs1.wavefronts15.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1904system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1905system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1906system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1907system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1908system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1909system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1910system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1911system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1912system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1913system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1914system.cpu1.CUs1.wavefronts15.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1915system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1916system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1917system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1918system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1919system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1920system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1921system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1922system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1923system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1924system.cpu1.CUs1.wavefronts15.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1925system.cpu1.CUs1.wavefronts16.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1926system.cpu1.CUs1.wavefronts16.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1927system.cpu1.CUs1.wavefronts16.timesBlockedDueRAWDependencies 372 # number of times the wf's instructions are blocked due to RAW dependencies 1928system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::samples 34 # number of executed instructions with N source register operands 1929system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::mean 0.852941 # number of executed instructions with N source register operands 1930system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::stdev 0.857493 # number of executed instructions with N source register operands 1931system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N source register operands 1932system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::0-1 24 70.59% 70.59% # number of executed instructions with N source register operands 1933system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::2-3 10 29.41% 100.00% # number of executed instructions with N source register operands 1934system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::4 0 0.00% 100.00% # number of executed instructions with N source register operands 1935system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N source register operands 1936system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1937system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::max_value 2 # number of executed instructions with N source register operands 1938system.cpu1.CUs1.wavefronts16.src_reg_operand_dist::total 34 # number of executed instructions with N source register operands 1939system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::samples 34 # number of executed instructions with N destination register operands 1940system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::mean 0.617647 # number of executed instructions with N destination register operands 1941system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::stdev 0.493270 # number of executed instructions with N destination register operands 1942system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N destination register operands 1943system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::0-1 34 100.00% 100.00% # number of executed instructions with N destination register operands 1944system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::2-3 0 0.00% 100.00% # number of executed instructions with N destination register operands 1945system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N destination register operands 1946system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1947system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::max_value 1 # number of executed instructions with N destination register operands 1948system.cpu1.CUs1.wavefronts16.dst_reg_operand_dist::total 34 # number of executed instructions with N destination register operands 1949system.cpu1.CUs1.wavefronts17.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1950system.cpu1.CUs1.wavefronts17.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1951system.cpu1.CUs1.wavefronts17.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1952system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1953system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1954system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1955system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1956system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1957system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1958system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1959system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1960system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1961system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1962system.cpu1.CUs1.wavefronts17.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1963system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1964system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1965system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1966system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1967system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1968system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1969system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1970system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1971system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1972system.cpu1.CUs1.wavefronts17.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1973system.cpu1.CUs1.wavefronts18.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1974system.cpu1.CUs1.wavefronts18.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1975system.cpu1.CUs1.wavefronts18.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 1976system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 1977system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 1978system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 1979system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 1980system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 1981system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 1982system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 1983system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 1984system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 1985system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 1986system.cpu1.CUs1.wavefronts18.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 1987system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 1988system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 1989system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 1990system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 1991system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 1992system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 1993system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 1994system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 1995system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 1996system.cpu1.CUs1.wavefronts18.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 1997system.cpu1.CUs1.wavefronts19.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 1998system.cpu1.CUs1.wavefronts19.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 1999system.cpu1.CUs1.wavefronts19.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2000system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2001system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2002system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2003system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2004system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2005system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2006system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2007system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2008system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2009system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2010system.cpu1.CUs1.wavefronts19.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2011system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2012system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2013system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2014system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2015system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2016system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2017system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2018system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2019system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2020system.cpu1.CUs1.wavefronts19.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2021system.cpu1.CUs1.wavefronts20.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2022system.cpu1.CUs1.wavefronts20.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2023system.cpu1.CUs1.wavefronts20.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2024system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2025system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2026system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2027system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2028system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2029system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2030system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2031system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2032system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2033system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2034system.cpu1.CUs1.wavefronts20.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2035system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2036system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2037system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2038system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2039system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2040system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2041system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2042system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2043system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2044system.cpu1.CUs1.wavefronts20.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2045system.cpu1.CUs1.wavefronts21.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2046system.cpu1.CUs1.wavefronts21.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2047system.cpu1.CUs1.wavefronts21.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2048system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2049system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2050system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2051system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2052system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2053system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2054system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2055system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2056system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2057system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2058system.cpu1.CUs1.wavefronts21.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2059system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2060system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2061system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2062system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2063system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2064system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2065system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2066system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2067system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2068system.cpu1.CUs1.wavefronts21.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2069system.cpu1.CUs1.wavefronts22.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2070system.cpu1.CUs1.wavefronts22.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2071system.cpu1.CUs1.wavefronts22.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2072system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2073system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2074system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2075system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2076system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2077system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2078system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2079system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2080system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2081system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2082system.cpu1.CUs1.wavefronts22.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2083system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2084system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2085system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2086system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2087system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2088system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2089system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2090system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2091system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2092system.cpu1.CUs1.wavefronts22.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2093system.cpu1.CUs1.wavefronts23.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2094system.cpu1.CUs1.wavefronts23.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2095system.cpu1.CUs1.wavefronts23.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2096system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2097system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2098system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2099system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2100system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2101system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2102system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2103system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2104system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2105system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2106system.cpu1.CUs1.wavefronts23.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2107system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2108system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2109system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2110system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2111system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2112system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2113system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2114system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2115system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2116system.cpu1.CUs1.wavefronts23.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2117system.cpu1.CUs1.wavefronts24.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2118system.cpu1.CUs1.wavefronts24.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2119system.cpu1.CUs1.wavefronts24.timesBlockedDueRAWDependencies 364 # number of times the wf's instructions are blocked due to RAW dependencies 2120system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::samples 34 # number of executed instructions with N source register operands 2121system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::mean 0.852941 # number of executed instructions with N source register operands 2122system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::stdev 0.857493 # number of executed instructions with N source register operands 2123system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N source register operands 2124system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::0-1 24 70.59% 70.59% # number of executed instructions with N source register operands 2125system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::2-3 10 29.41% 100.00% # number of executed instructions with N source register operands 2126system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::4 0 0.00% 100.00% # number of executed instructions with N source register operands 2127system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N source register operands 2128system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2129system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::max_value 2 # number of executed instructions with N source register operands 2130system.cpu1.CUs1.wavefronts24.src_reg_operand_dist::total 34 # number of executed instructions with N source register operands 2131system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::samples 34 # number of executed instructions with N destination register operands 2132system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::mean 0.617647 # number of executed instructions with N destination register operands 2133system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::stdev 0.493270 # number of executed instructions with N destination register operands 2134system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::underflows 0 0.00% 0.00% # number of executed instructions with N destination register operands 2135system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::0-1 34 100.00% 100.00% # number of executed instructions with N destination register operands 2136system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::2-3 0 0.00% 100.00% # number of executed instructions with N destination register operands 2137system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::overflows 0 0.00% 100.00% # number of executed instructions with N destination register operands 2138system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2139system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::max_value 1 # number of executed instructions with N destination register operands 2140system.cpu1.CUs1.wavefronts24.dst_reg_operand_dist::total 34 # number of executed instructions with N destination register operands 2141system.cpu1.CUs1.wavefronts25.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2142system.cpu1.CUs1.wavefronts25.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2143system.cpu1.CUs1.wavefronts25.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2144system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2145system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2146system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2147system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2148system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2149system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2150system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2151system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2152system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2153system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2154system.cpu1.CUs1.wavefronts25.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2155system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2156system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2157system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2158system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2159system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2160system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2161system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2162system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2163system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2164system.cpu1.CUs1.wavefronts25.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2165system.cpu1.CUs1.wavefronts26.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2166system.cpu1.CUs1.wavefronts26.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2167system.cpu1.CUs1.wavefronts26.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2168system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2169system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2170system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2171system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2172system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2173system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2174system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2175system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2176system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2177system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2178system.cpu1.CUs1.wavefronts26.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2179system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2180system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2181system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2182system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2183system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2184system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2185system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2186system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2187system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2188system.cpu1.CUs1.wavefronts26.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2189system.cpu1.CUs1.wavefronts27.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2190system.cpu1.CUs1.wavefronts27.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2191system.cpu1.CUs1.wavefronts27.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2192system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2193system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2194system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2195system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2196system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2197system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2198system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2199system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2200system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2201system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2202system.cpu1.CUs1.wavefronts27.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2203system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2204system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2205system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2206system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2207system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2208system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2209system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2210system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2211system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2212system.cpu1.CUs1.wavefronts27.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2213system.cpu1.CUs1.wavefronts28.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2214system.cpu1.CUs1.wavefronts28.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2215system.cpu1.CUs1.wavefronts28.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2216system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2217system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2218system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2219system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2220system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2221system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2222system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2223system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2224system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2225system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2226system.cpu1.CUs1.wavefronts28.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2227system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2228system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2229system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2230system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2231system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2232system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2233system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2234system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2235system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2236system.cpu1.CUs1.wavefronts28.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2237system.cpu1.CUs1.wavefronts29.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2238system.cpu1.CUs1.wavefronts29.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2239system.cpu1.CUs1.wavefronts29.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2240system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2241system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2242system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2243system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2244system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2245system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2246system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2247system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2248system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2249system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2250system.cpu1.CUs1.wavefronts29.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2251system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2252system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2253system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2254system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2255system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2256system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2257system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2258system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2259system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2260system.cpu1.CUs1.wavefronts29.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2261system.cpu1.CUs1.wavefronts30.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2262system.cpu1.CUs1.wavefronts30.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2263system.cpu1.CUs1.wavefronts30.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2264system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2265system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2266system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2267system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2268system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2269system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2270system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2271system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2272system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2273system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2274system.cpu1.CUs1.wavefronts30.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2275system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2276system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2277system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2278system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2279system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2280system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2281system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2282system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2283system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2284system.cpu1.CUs1.wavefronts30.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2285system.cpu1.CUs1.wavefronts31.timesBlockedDueVrfPortAvail 0 # number of times instructions are blocked due to VRF port availability 2286system.cpu1.CUs1.wavefronts31.timesBlockedDueWAXDependencies 0 # number of times the wf's instructions are blocked due to WAW or WAR dependencies 2287system.cpu1.CUs1.wavefronts31.timesBlockedDueRAWDependencies 0 # number of times the wf's instructions are blocked due to RAW dependencies 2288system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::samples 0 # number of executed instructions with N source register operands 2289system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::mean nan # number of executed instructions with N source register operands 2290system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::stdev nan # number of executed instructions with N source register operands 2291system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::underflows 0 # number of executed instructions with N source register operands 2292system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::0-1 0 # number of executed instructions with N source register operands 2293system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::2-3 0 # number of executed instructions with N source register operands 2294system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::4 0 # number of executed instructions with N source register operands 2295system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::overflows 0 # number of executed instructions with N source register operands 2296system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::min_value 0 # number of executed instructions with N source register operands 2297system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::max_value 0 # number of executed instructions with N source register operands 2298system.cpu1.CUs1.wavefronts31.src_reg_operand_dist::total 0 # number of executed instructions with N source register operands 2299system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::samples 0 # number of executed instructions with N destination register operands 2300system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::mean nan # number of executed instructions with N destination register operands 2301system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::stdev nan # number of executed instructions with N destination register operands 2302system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::underflows 0 # number of executed instructions with N destination register operands 2303system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::0-1 0 # number of executed instructions with N destination register operands 2304system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::2-3 0 # number of executed instructions with N destination register operands 2305system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::overflows 0 # number of executed instructions with N destination register operands 2306system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::min_value 0 # number of executed instructions with N destination register operands 2307system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::max_value 0 # number of executed instructions with N destination register operands 2308system.cpu1.CUs1.wavefronts31.dst_reg_operand_dist::total 0 # number of executed instructions with N destination register operands 2309system.cpu1.CUs1.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2310system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::samples 35 # For each instruction fetch request recieved record how many instructions you got from it 2311system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::mean 11.257143 # For each instruction fetch request recieved record how many instructions you got from it 2312system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::stdev 5.595917 # For each instruction fetch request recieved record how many instructions you got from it 2313system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::underflows 0 0.00% 0.00% # For each instruction fetch request recieved record how many instructions you got from it 2314system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::1 0 0.00% 0.00% # For each instruction fetch request recieved record how many instructions you got from it 2315system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::2 4 11.43% 11.43% # For each instruction fetch request recieved record how many instructions you got from it 2316system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::3 4 11.43% 22.86% # For each instruction fetch request recieved record how many instructions you got from it 2317system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::4 1 2.86% 25.71% # For each instruction fetch request recieved record how many instructions you got from it 2318system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::5 0 0.00% 25.71% # For each instruction fetch request recieved record how many instructions you got from it 2319system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::6 0 0.00% 25.71% # For each instruction fetch request recieved record how many instructions you got from it 2320system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::7 0 0.00% 25.71% # For each instruction fetch request recieved record how many instructions you got from it 2321system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::8 0 0.00% 25.71% # For each instruction fetch request recieved record how many instructions you got from it 2322system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::9 0 0.00% 25.71% # For each instruction fetch request recieved record how many instructions you got from it 2323system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::10 4 11.43% 37.14% # For each instruction fetch request recieved record how many instructions you got from it 2324system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::11 4 11.43% 48.57% # For each instruction fetch request recieved record how many instructions you got from it 2325system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::12 0 0.00% 48.57% # For each instruction fetch request recieved record how many instructions you got from it 2326system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::13 0 0.00% 48.57% # For each instruction fetch request recieved record how many instructions you got from it 2327system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::14 1 2.86% 51.43% # For each instruction fetch request recieved record how many instructions you got from it 2328system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::15 0 0.00% 51.43% # For each instruction fetch request recieved record how many instructions you got from it 2329system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::16 17 48.57% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2330system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::17 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2331system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::18 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2332system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::19 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2333system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::20 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2334system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::21 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2335system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::22 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2336system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::23 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2337system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::24 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2338system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::25 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2339system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::26 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2340system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::27 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2341system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::28 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2342system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::29 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2343system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::30 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2344system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::31 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2345system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::32 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2346system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::overflows 0 0.00% 100.00% # For each instruction fetch request recieved record how many instructions you got from it 2347system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::min_value 2 # For each instruction fetch request recieved record how many instructions you got from it 2348system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::max_value 16 # For each instruction fetch request recieved record how many instructions you got from it 2349system.cpu1.CUs1.FetchStage.inst_fetch_instr_returned::total 35 # For each instruction fetch request recieved record how many instructions you got from it 2350system.cpu1.CUs1.ExecStage.num_cycles_with_no_issue 2740 # number of cycles the CU issues nothing 2351system.cpu1.CUs1.ExecStage.num_cycles_with_instr_issued 100 # number of cycles the CU issued at least one instruction 2352system.cpu1.CUs1.ExecStage.num_cycles_with_instrtype_issue::ALU0 30 # Number of cycles at least one instruction of specific type issued 2353system.cpu1.CUs1.ExecStage.num_cycles_with_instrtype_issue::ALU1 29 # Number of cycles at least one instruction of specific type issued 2354system.cpu1.CUs1.ExecStage.num_cycles_with_instrtype_issue::ALU2 29 # Number of cycles at least one instruction of specific type issued 2355system.cpu1.CUs1.ExecStage.num_cycles_with_instrtype_issue::ALU3 29 # Number of cycles at least one instruction of specific type issued 2356system.cpu1.CUs1.ExecStage.num_cycles_with_instrtype_issue::GM 18 # Number of cycles at least one instruction of specific type issued 2357system.cpu1.CUs1.ExecStage.num_cycles_with_instrtype_issue::LM 6 # Number of cycles at least one instruction of specific type issued 2358system.cpu1.CUs1.ExecStage.num_cycles_with_instr_type_no_issue::ALU0 795 # Number of cycles no instruction of specific type issued 2359system.cpu1.CUs1.ExecStage.num_cycles_with_instr_type_no_issue::ALU1 437 # Number of cycles no instruction of specific type issued 2360system.cpu1.CUs1.ExecStage.num_cycles_with_instr_type_no_issue::ALU2 431 # Number of cycles no instruction of specific type issued 2361system.cpu1.CUs1.ExecStage.num_cycles_with_instr_type_no_issue::ALU3 422 # Number of cycles no instruction of specific type issued 2362system.cpu1.CUs1.ExecStage.num_cycles_with_instr_type_no_issue::GM 408 # Number of cycles no instruction of specific type issued 2363system.cpu1.CUs1.ExecStage.num_cycles_with_instr_type_no_issue::LM 22 # Number of cycles no instruction of specific type issued 2364system.cpu1.CUs1.ExecStage.spc::samples 2840 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2365system.cpu1.CUs1.ExecStage.spc::mean 0.049648 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2366system.cpu1.CUs1.ExecStage.spc::stdev 0.275831 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2367system.cpu1.CUs1.ExecStage.spc::underflows 0 0.00% 0.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2368system.cpu1.CUs1.ExecStage.spc::0 2740 96.48% 96.48% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2369system.cpu1.CUs1.ExecStage.spc::1 59 2.08% 98.56% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2370system.cpu1.CUs1.ExecStage.spc::2 41 1.44% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2371system.cpu1.CUs1.ExecStage.spc::3 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2372system.cpu1.CUs1.ExecStage.spc::4 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2373system.cpu1.CUs1.ExecStage.spc::5 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2374system.cpu1.CUs1.ExecStage.spc::6 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2375system.cpu1.CUs1.ExecStage.spc::overflows 0 0.00% 100.00% # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2376system.cpu1.CUs1.ExecStage.spc::min_value 0 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2377system.cpu1.CUs1.ExecStage.spc::max_value 2 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2378system.cpu1.CUs1.ExecStage.spc::total 2840 # Execution units active per cycle (Exec unit=SIMD,MemPipe) 2379system.cpu1.CUs1.ExecStage.num_transitions_active_to_idle 91 # number of CU transitions from active to idle 2380system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::samples 91 # duration of idle periods in cycles 2381system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::mean 30.010989 # duration of idle periods in cycles 2382system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::stdev 148.108031 # duration of idle periods in cycles 2383system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::underflows 0 0.00% 0.00% # duration of idle periods in cycles 2384system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::0-4 76 83.52% 83.52% # duration of idle periods in cycles 2385system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::5-9 8 8.79% 92.31% # duration of idle periods in cycles 2386system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::10-14 0 0.00% 92.31% # duration of idle periods in cycles 2387system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::15-19 0 0.00% 92.31% # duration of idle periods in cycles 2388system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::20-24 0 0.00% 92.31% # duration of idle periods in cycles 2389system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::25-29 1 1.10% 93.41% # duration of idle periods in cycles 2390system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::30-34 0 0.00% 93.41% # duration of idle periods in cycles 2391system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::35-39 0 0.00% 93.41% # duration of idle periods in cycles 2392system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::40-44 0 0.00% 93.41% # duration of idle periods in cycles 2393system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::45-49 0 0.00% 93.41% # duration of idle periods in cycles 2394system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::50-54 0 0.00% 93.41% # duration of idle periods in cycles 2395system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::55-59 0 0.00% 93.41% # duration of idle periods in cycles 2396system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::60-64 0 0.00% 93.41% # duration of idle periods in cycles 2397system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::65-69 0 0.00% 93.41% # duration of idle periods in cycles 2398system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::70-74 0 0.00% 93.41% # duration of idle periods in cycles 2399system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::75 0 0.00% 93.41% # duration of idle periods in cycles 2400system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::overflows 6 6.59% 100.00% # duration of idle periods in cycles 2401system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::min_value 1 # duration of idle periods in cycles 2402system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::max_value 1299 # duration of idle periods in cycles 2403system.cpu1.CUs1.ExecStage.idle_duration_in_cycles::total 91 # duration of idle periods in cycles 2404system.cpu1.CUs1.GlobalMemPipeline.load_vrf_bank_conflict_cycles 0 # total number of cycles GM data are delayed before updating the VRF 2405system.cpu1.CUs1.LocalMemPipeline.load_vrf_bank_conflict_cycles 0 # total number of cycles LDS data are delayed before updating the VRF 2406system.cpu1.CUs1.valu_insts 68 # Number of vector ALU insts issued. 2407system.cpu1.CUs1.valu_insts_per_wf 17 # The avg. number of vector ALU insts issued per-wavefront. 2408system.cpu1.CUs1.salu_insts 0 # Number of scalar ALU insts issued. 2409system.cpu1.CUs1.salu_insts_per_wf 0 # The avg. number of scalar ALU insts issued per-wavefront. 2410system.cpu1.CUs1.inst_cycles_valu 68 # Number of cycles needed to execute VALU insts. 2411system.cpu1.CUs1.inst_cycles_salu 0 # Number of cycles needed to execute SALU insts. 2412system.cpu1.CUs1.thread_cycles_valu 3071 # Number of thread cycles used to execute vector ALU ops. Similar to instCyclesVALU but multiplied by the number of active threads. 2413system.cpu1.CUs1.valu_utilization 70.565257 # Percentage of active vector ALU threads in a wave. 2414system.cpu1.CUs1.lds_no_flat_insts 6 # Number of LDS insts issued, not including FLAT accesses that resolve to LDS. 2415system.cpu1.CUs1.lds_no_flat_insts_per_wf 1.500000 # The avg. number of LDS insts (not including FLAT accesses that resolve to LDS) per-wavefront. 2416system.cpu1.CUs1.flat_vmem_insts 0 # The number of FLAT insts that resolve to vmem issued. 2417system.cpu1.CUs1.flat_vmem_insts_per_wf 0 # The average number of FLAT insts that resolve to vmem issued per-wavefront. 2418system.cpu1.CUs1.flat_lds_insts 0 # The number of FLAT insts that resolve to LDS issued. 2419system.cpu1.CUs1.flat_lds_insts_per_wf 0 # The average number of FLAT insts that resolve to LDS issued per-wavefront. 2420system.cpu1.CUs1.vector_mem_writes 8 # Number of vector mem write insts (excluding FLAT insts). 2421system.cpu1.CUs1.vector_mem_writes_per_wf 2 # The average number of vector mem write insts (excluding FLAT insts) per-wavefront. 2422system.cpu1.CUs1.vector_mem_reads 29 # Number of vector mem read insts (excluding FLAT insts). 2423system.cpu1.CUs1.vector_mem_reads_per_wf 7.250000 # The avg. number of vector mem read insts (excluding FLAT insts) per-wavefront. 2424system.cpu1.CUs1.scalar_mem_writes 0 # Number of scalar mem write insts. 2425system.cpu1.CUs1.scalar_mem_writes_per_wf 0 # The average number of scalar mem write insts per-wavefront. 2426system.cpu1.CUs1.scalar_mem_reads 0 # Number of scalar mem read insts. 2427system.cpu1.CUs1.scalar_mem_reads_per_wf 0 # The average number of scalar mem read insts per-wavefront. 2428system.cpu1.CUs1.tlb_requests 769 # number of uncoalesced requests 2429system.cpu1.CUs1.tlb_cycles -454919630000 # total number of cycles for all uncoalesced requests 2430system.cpu1.CUs1.avg_translation_latency -591572990.897269 # Avg. translation latency for data translations 2431system.cpu1.CUs1.TLB_hits_distribution::page_table 769 # TLB hits distribution (0 for page table, x for Lx-TLB 2432system.cpu1.CUs1.TLB_hits_distribution::L1_TLB 0 # TLB hits distribution (0 for page table, x for Lx-TLB 2433system.cpu1.CUs1.TLB_hits_distribution::L2_TLB 0 # TLB hits distribution (0 for page table, x for Lx-TLB 2434system.cpu1.CUs1.TLB_hits_distribution::L3_TLB 0 # TLB hits distribution (0 for page table, x for Lx-TLB 2435system.cpu1.CUs1.lds_bank_access_cnt 53 # Total number of LDS bank accesses 2436system.cpu1.CUs1.lds_bank_conflicts::samples 6 # Number of bank conflicts per LDS memory packet 2437system.cpu1.CUs1.lds_bank_conflicts::mean 7.833333 # Number of bank conflicts per LDS memory packet 2438system.cpu1.CUs1.lds_bank_conflicts::stdev 6.080022 # Number of bank conflicts per LDS memory packet 2439system.cpu1.CUs1.lds_bank_conflicts::underflows 0 0.00% 0.00% # Number of bank conflicts per LDS memory packet 2440system.cpu1.CUs1.lds_bank_conflicts::0-1 2 33.33% 33.33% # Number of bank conflicts per LDS memory packet 2441system.cpu1.CUs1.lds_bank_conflicts::2-3 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 2442system.cpu1.CUs1.lds_bank_conflicts::4-5 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 2443system.cpu1.CUs1.lds_bank_conflicts::6-7 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 2444system.cpu1.CUs1.lds_bank_conflicts::8-9 0 0.00% 33.33% # Number of bank conflicts per LDS memory packet 2445system.cpu1.CUs1.lds_bank_conflicts::10-11 1 16.67% 50.00% # Number of bank conflicts per LDS memory packet 2446system.cpu1.CUs1.lds_bank_conflicts::12-13 3 50.00% 100.00% # Number of bank conflicts per LDS memory packet 2447system.cpu1.CUs1.lds_bank_conflicts::14-15 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2448system.cpu1.CUs1.lds_bank_conflicts::16-17 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2449system.cpu1.CUs1.lds_bank_conflicts::18-19 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2450system.cpu1.CUs1.lds_bank_conflicts::20-21 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2451system.cpu1.CUs1.lds_bank_conflicts::22-23 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2452system.cpu1.CUs1.lds_bank_conflicts::24-25 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2453system.cpu1.CUs1.lds_bank_conflicts::26-27 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2454system.cpu1.CUs1.lds_bank_conflicts::28-29 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2455system.cpu1.CUs1.lds_bank_conflicts::30-31 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2456system.cpu1.CUs1.lds_bank_conflicts::32-33 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2457system.cpu1.CUs1.lds_bank_conflicts::34-35 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2458system.cpu1.CUs1.lds_bank_conflicts::36-37 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2459system.cpu1.CUs1.lds_bank_conflicts::38-39 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2460system.cpu1.CUs1.lds_bank_conflicts::40-41 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2461system.cpu1.CUs1.lds_bank_conflicts::42-43 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2462system.cpu1.CUs1.lds_bank_conflicts::44-45 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2463system.cpu1.CUs1.lds_bank_conflicts::46-47 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2464system.cpu1.CUs1.lds_bank_conflicts::48-49 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2465system.cpu1.CUs1.lds_bank_conflicts::50-51 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2466system.cpu1.CUs1.lds_bank_conflicts::52-53 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2467system.cpu1.CUs1.lds_bank_conflicts::54-55 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2468system.cpu1.CUs1.lds_bank_conflicts::56-57 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2469system.cpu1.CUs1.lds_bank_conflicts::58-59 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2470system.cpu1.CUs1.lds_bank_conflicts::60-61 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2471system.cpu1.CUs1.lds_bank_conflicts::62-63 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2472system.cpu1.CUs1.lds_bank_conflicts::64 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2473system.cpu1.CUs1.lds_bank_conflicts::overflows 0 0.00% 100.00% # Number of bank conflicts per LDS memory packet 2474system.cpu1.CUs1.lds_bank_conflicts::min_value 0 # Number of bank conflicts per LDS memory packet 2475system.cpu1.CUs1.lds_bank_conflicts::max_value 12 # Number of bank conflicts per LDS memory packet 2476system.cpu1.CUs1.lds_bank_conflicts::total 6 # Number of bank conflicts per LDS memory packet 2477system.cpu1.CUs1.page_divergence_dist::samples 17 # pages touched per wf (over all mem. instr.) 2478system.cpu1.CUs1.page_divergence_dist::mean 1 # pages touched per wf (over all mem. instr.) 2479system.cpu1.CUs1.page_divergence_dist::stdev 0 # pages touched per wf (over all mem. instr.) 2480system.cpu1.CUs1.page_divergence_dist::underflows 0 0.00% 0.00% # pages touched per wf (over all mem. instr.) 2481system.cpu1.CUs1.page_divergence_dist::1-4 17 100.00% 100.00% # pages touched per wf (over all mem. instr.) 2482system.cpu1.CUs1.page_divergence_dist::5-8 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2483system.cpu1.CUs1.page_divergence_dist::9-12 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2484system.cpu1.CUs1.page_divergence_dist::13-16 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2485system.cpu1.CUs1.page_divergence_dist::17-20 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2486system.cpu1.CUs1.page_divergence_dist::21-24 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2487system.cpu1.CUs1.page_divergence_dist::25-28 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2488system.cpu1.CUs1.page_divergence_dist::29-32 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2489system.cpu1.CUs1.page_divergence_dist::33-36 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2490system.cpu1.CUs1.page_divergence_dist::37-40 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2491system.cpu1.CUs1.page_divergence_dist::41-44 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2492system.cpu1.CUs1.page_divergence_dist::45-48 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2493system.cpu1.CUs1.page_divergence_dist::49-52 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2494system.cpu1.CUs1.page_divergence_dist::53-56 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2495system.cpu1.CUs1.page_divergence_dist::57-60 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2496system.cpu1.CUs1.page_divergence_dist::61-64 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2497system.cpu1.CUs1.page_divergence_dist::overflows 0 0.00% 100.00% # pages touched per wf (over all mem. instr.) 2498system.cpu1.CUs1.page_divergence_dist::min_value 1 # pages touched per wf (over all mem. instr.) 2499system.cpu1.CUs1.page_divergence_dist::max_value 1 # pages touched per wf (over all mem. instr.) 2500system.cpu1.CUs1.page_divergence_dist::total 17 # pages touched per wf (over all mem. instr.) 2501system.cpu1.CUs1.global_mem_instr_cnt 17 # dynamic global memory instructions count 2502system.cpu1.CUs1.local_mem_instr_cnt 6 # dynamic local memory intruction count 2503system.cpu1.CUs1.wg_blocked_due_lds_alloc 0 # Workgroup blocked due to LDS capacity 2504system.cpu1.CUs1.num_instr_executed 141 # number of instructions executed 2505system.cpu1.CUs1.inst_exec_rate::samples 141 # Instruction Execution Rate: Number of executed vector instructions per cycle 2506system.cpu1.CUs1.inst_exec_rate::mean 72.113475 # Instruction Execution Rate: Number of executed vector instructions per cycle 2507system.cpu1.CUs1.inst_exec_rate::stdev 228.065470 # Instruction Execution Rate: Number of executed vector instructions per cycle 2508system.cpu1.CUs1.inst_exec_rate::underflows 0 0.00% 0.00% # Instruction Execution Rate: Number of executed vector instructions per cycle 2509system.cpu1.CUs1.inst_exec_rate::0-1 0 0.00% 0.00% # Instruction Execution Rate: Number of executed vector instructions per cycle 2510system.cpu1.CUs1.inst_exec_rate::2-3 13 9.22% 9.22% # Instruction Execution Rate: Number of executed vector instructions per cycle 2511system.cpu1.CUs1.inst_exec_rate::4-5 60 42.55% 51.77% # Instruction Execution Rate: Number of executed vector instructions per cycle 2512system.cpu1.CUs1.inst_exec_rate::6-7 34 24.11% 75.89% # Instruction Execution Rate: Number of executed vector instructions per cycle 2513system.cpu1.CUs1.inst_exec_rate::8-9 3 2.13% 78.01% # Instruction Execution Rate: Number of executed vector instructions per cycle 2514system.cpu1.CUs1.inst_exec_rate::10 1 0.71% 78.72% # Instruction Execution Rate: Number of executed vector instructions per cycle 2515system.cpu1.CUs1.inst_exec_rate::overflows 30 21.28% 100.00% # Instruction Execution Rate: Number of executed vector instructions per cycle 2516system.cpu1.CUs1.inst_exec_rate::min_value 2 # Instruction Execution Rate: Number of executed vector instructions per cycle 2517system.cpu1.CUs1.inst_exec_rate::max_value 1305 # Instruction Execution Rate: Number of executed vector instructions per cycle 2518system.cpu1.CUs1.inst_exec_rate::total 141 # Instruction Execution Rate: Number of executed vector instructions per cycle 2519system.cpu1.CUs1.num_vec_ops_executed 6762 # number of vec ops executed (e.g. WF size/inst) 2520system.cpu1.CUs1.num_total_cycles 2840 # number of cycles the CU ran for 2521system.cpu1.CUs1.vpc 2.380986 # Vector Operations per cycle (this CU only) 2522system.cpu1.CUs1.ipc 0.049648 # Instructions per cycle (this CU only) 2523system.cpu1.CUs1.warp_execution_dist::samples 141 # number of lanes active per instruction (oval all instructions) 2524system.cpu1.CUs1.warp_execution_dist::mean 47.957447 # number of lanes active per instruction (oval all instructions) 2525system.cpu1.CUs1.warp_execution_dist::stdev 23.818022 # number of lanes active per instruction (oval all instructions) 2526system.cpu1.CUs1.warp_execution_dist::underflows 0 0.00% 0.00% # number of lanes active per instruction (oval all instructions) 2527system.cpu1.CUs1.warp_execution_dist::1-4 5 3.55% 3.55% # number of lanes active per instruction (oval all instructions) 2528system.cpu1.CUs1.warp_execution_dist::5-8 0 0.00% 3.55% # number of lanes active per instruction (oval all instructions) 2529system.cpu1.CUs1.warp_execution_dist::9-12 9 6.38% 9.93% # number of lanes active per instruction (oval all instructions) 2530system.cpu1.CUs1.warp_execution_dist::13-16 27 19.15% 29.08% # number of lanes active per instruction (oval all instructions) 2531system.cpu1.CUs1.warp_execution_dist::17-20 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 2532system.cpu1.CUs1.warp_execution_dist::21-24 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 2533system.cpu1.CUs1.warp_execution_dist::25-28 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 2534system.cpu1.CUs1.warp_execution_dist::29-32 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 2535system.cpu1.CUs1.warp_execution_dist::33-36 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 2536system.cpu1.CUs1.warp_execution_dist::37-40 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 2537system.cpu1.CUs1.warp_execution_dist::41-44 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 2538system.cpu1.CUs1.warp_execution_dist::45-48 0 0.00% 29.08% # number of lanes active per instruction (oval all instructions) 2539system.cpu1.CUs1.warp_execution_dist::49-52 8 5.67% 34.75% # number of lanes active per instruction (oval all instructions) 2540system.cpu1.CUs1.warp_execution_dist::53-56 0 0.00% 34.75% # number of lanes active per instruction (oval all instructions) 2541system.cpu1.CUs1.warp_execution_dist::57-60 0 0.00% 34.75% # number of lanes active per instruction (oval all instructions) 2542system.cpu1.CUs1.warp_execution_dist::61-64 92 65.25% 100.00% # number of lanes active per instruction (oval all instructions) 2543system.cpu1.CUs1.warp_execution_dist::overflows 0 0.00% 100.00% # number of lanes active per instruction (oval all instructions) 2544system.cpu1.CUs1.warp_execution_dist::min_value 1 # number of lanes active per instruction (oval all instructions) 2545system.cpu1.CUs1.warp_execution_dist::max_value 64 # number of lanes active per instruction (oval all instructions) 2546system.cpu1.CUs1.warp_execution_dist::total 141 # number of lanes active per instruction (oval all instructions) 2547system.cpu1.CUs1.gmem_lanes_execution_dist::samples 18 # number of active lanes per global memory instruction 2548system.cpu1.CUs1.gmem_lanes_execution_dist::mean 37.722222 # number of active lanes per global memory instruction 2549system.cpu1.CUs1.gmem_lanes_execution_dist::stdev 27.174394 # number of active lanes per global memory instruction 2550system.cpu1.CUs1.gmem_lanes_execution_dist::underflows 0 0.00% 0.00% # number of active lanes per global memory instruction 2551system.cpu1.CUs1.gmem_lanes_execution_dist::1-4 1 5.56% 5.56% # number of active lanes per global memory instruction 2552system.cpu1.CUs1.gmem_lanes_execution_dist::5-8 0 0.00% 5.56% # number of active lanes per global memory instruction 2553system.cpu1.CUs1.gmem_lanes_execution_dist::9-12 2 11.11% 16.67% # number of active lanes per global memory instruction 2554system.cpu1.CUs1.gmem_lanes_execution_dist::13-16 6 33.33% 50.00% # number of active lanes per global memory instruction 2555system.cpu1.CUs1.gmem_lanes_execution_dist::17-20 0 0.00% 50.00% # number of active lanes per global memory instruction 2556system.cpu1.CUs1.gmem_lanes_execution_dist::21-24 0 0.00% 50.00% # number of active lanes per global memory instruction 2557system.cpu1.CUs1.gmem_lanes_execution_dist::25-28 0 0.00% 50.00% # number of active lanes per global memory instruction 2558system.cpu1.CUs1.gmem_lanes_execution_dist::29-32 0 0.00% 50.00% # number of active lanes per global memory instruction 2559system.cpu1.CUs1.gmem_lanes_execution_dist::33-36 0 0.00% 50.00% # number of active lanes per global memory instruction 2560system.cpu1.CUs1.gmem_lanes_execution_dist::37-40 0 0.00% 50.00% # number of active lanes per global memory instruction 2561system.cpu1.CUs1.gmem_lanes_execution_dist::41-44 0 0.00% 50.00% # number of active lanes per global memory instruction 2562system.cpu1.CUs1.gmem_lanes_execution_dist::45-48 0 0.00% 50.00% # number of active lanes per global memory instruction 2563system.cpu1.CUs1.gmem_lanes_execution_dist::49-52 0 0.00% 50.00% # number of active lanes per global memory instruction 2564system.cpu1.CUs1.gmem_lanes_execution_dist::53-56 0 0.00% 50.00% # number of active lanes per global memory instruction 2565system.cpu1.CUs1.gmem_lanes_execution_dist::57-60 0 0.00% 50.00% # number of active lanes per global memory instruction 2566system.cpu1.CUs1.gmem_lanes_execution_dist::61-64 9 50.00% 100.00% # number of active lanes per global memory instruction 2567system.cpu1.CUs1.gmem_lanes_execution_dist::overflows 0 0.00% 100.00% # number of active lanes per global memory instruction 2568system.cpu1.CUs1.gmem_lanes_execution_dist::min_value 1 # number of active lanes per global memory instruction 2569system.cpu1.CUs1.gmem_lanes_execution_dist::max_value 64 # number of active lanes per global memory instruction 2570system.cpu1.CUs1.gmem_lanes_execution_dist::total 18 # number of active lanes per global memory instruction 2571system.cpu1.CUs1.lmem_lanes_execution_dist::samples 6 # number of active lanes per local memory instruction 2572system.cpu1.CUs1.lmem_lanes_execution_dist::mean 19.333333 # number of active lanes per local memory instruction 2573system.cpu1.CUs1.lmem_lanes_execution_dist::stdev 22.384518 # number of active lanes per local memory instruction 2574system.cpu1.CUs1.lmem_lanes_execution_dist::underflows 0 0.00% 0.00% # number of active lanes per local memory instruction 2575system.cpu1.CUs1.lmem_lanes_execution_dist::1-4 1 16.67% 16.67% # number of active lanes per local memory instruction 2576system.cpu1.CUs1.lmem_lanes_execution_dist::5-8 0 0.00% 16.67% # number of active lanes per local memory instruction 2577system.cpu1.CUs1.lmem_lanes_execution_dist::9-12 1 16.67% 33.33% # number of active lanes per local memory instruction 2578system.cpu1.CUs1.lmem_lanes_execution_dist::13-16 3 50.00% 83.33% # number of active lanes per local memory instruction 2579system.cpu1.CUs1.lmem_lanes_execution_dist::17-20 0 0.00% 83.33% # number of active lanes per local memory instruction 2580system.cpu1.CUs1.lmem_lanes_execution_dist::21-24 0 0.00% 83.33% # number of active lanes per local memory instruction 2581system.cpu1.CUs1.lmem_lanes_execution_dist::25-28 0 0.00% 83.33% # number of active lanes per local memory instruction 2582system.cpu1.CUs1.lmem_lanes_execution_dist::29-32 0 0.00% 83.33% # number of active lanes per local memory instruction 2583system.cpu1.CUs1.lmem_lanes_execution_dist::33-36 0 0.00% 83.33% # number of active lanes per local memory instruction 2584system.cpu1.CUs1.lmem_lanes_execution_dist::37-40 0 0.00% 83.33% # number of active lanes per local memory instruction 2585system.cpu1.CUs1.lmem_lanes_execution_dist::41-44 0 0.00% 83.33% # number of active lanes per local memory instruction 2586system.cpu1.CUs1.lmem_lanes_execution_dist::45-48 0 0.00% 83.33% # number of active lanes per local memory instruction 2587system.cpu1.CUs1.lmem_lanes_execution_dist::49-52 0 0.00% 83.33% # number of active lanes per local memory instruction 2588system.cpu1.CUs1.lmem_lanes_execution_dist::53-56 0 0.00% 83.33% # number of active lanes per local memory instruction 2589system.cpu1.CUs1.lmem_lanes_execution_dist::57-60 0 0.00% 83.33% # number of active lanes per local memory instruction 2590system.cpu1.CUs1.lmem_lanes_execution_dist::61-64 1 16.67% 100.00% # number of active lanes per local memory instruction 2591system.cpu1.CUs1.lmem_lanes_execution_dist::overflows 0 0.00% 100.00% # number of active lanes per local memory instruction 2592system.cpu1.CUs1.lmem_lanes_execution_dist::min_value 1 # number of active lanes per local memory instruction 2593system.cpu1.CUs1.lmem_lanes_execution_dist::max_value 64 # number of active lanes per local memory instruction 2594system.cpu1.CUs1.lmem_lanes_execution_dist::total 6 # number of active lanes per local memory instruction 2595system.cpu1.CUs1.num_alu_insts_executed 118 # Number of dynamic non-GM memory insts executed 2596system.cpu1.CUs1.times_wg_blocked_due_vgpr_alloc 0 # Number of times WGs are blocked due to VGPR allocation per SIMD 2597system.cpu1.CUs1.num_CAS_ops 0 # number of compare and swap operations 2598system.cpu1.CUs1.num_failed_CAS_ops 0 # number of compare and swap operations that failed 2599system.cpu1.CUs1.num_completed_wfs 4 # number of completed wavefronts 2600system.cpu1.CUs0.ldsBus.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2601system.cpu1.CUs1.ldsBus.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2602system.cpu2.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2603system.cpu2.num_kernel_launched 1 # number of kernel launched 2604system.dir_cntrl0.L3CacheMemory.demand_hits 0 # Number of cache demand hits 2605system.dir_cntrl0.L3CacheMemory.demand_misses 0 # Number of cache demand misses 2606system.dir_cntrl0.L3CacheMemory.demand_accesses 0 # Number of cache demand accesses 2607system.dir_cntrl0.L3CacheMemory.num_data_array_writes 1549 # number of data array writes 2608system.dir_cntrl0.L3CacheMemory.num_tag_array_reads 1549 # number of tag array reads 2609system.dir_cntrl0.L3CacheMemory.num_tag_array_writes 1549 # number of tag array writes 2610system.dir_cntrl0.probeToCore.avg_buf_msgs 0.069628 # Average number of messages in buffer 2611system.dir_cntrl0.probeToCore.avg_stall_time 29997.797448 # Average number of cycles messages are stalled in this MB 2612system.dir_cntrl0.requestFromCores.avg_buf_msgs 0.001160 # Average number of messages in buffer 2613system.dir_cntrl0.requestFromCores.avg_stall_time 17271.531260 # Average number of cycles messages are stalled in this MB 2614system.dir_cntrl0.responseFromCores.avg_buf_msgs 0.001160 # Average number of messages in buffer 2615system.dir_cntrl0.responseFromCores.avg_stall_time 121679.841776 # Average number of cycles messages are stalled in this MB 2616system.dir_cntrl0.responseFromMemory.avg_buf_msgs 0.003110 # Average number of messages in buffer 2617system.dir_cntrl0.responseFromMemory.avg_stall_time 999.889123 # Average number of cycles messages are stalled in this MB 2618system.dir_cntrl0.responseToCore.avg_buf_msgs 0.069628 # Average number of messages in buffer 2619system.dir_cntrl0.responseToCore.avg_stall_time 29990.830190 # Average number of cycles messages are stalled in this MB 2620system.dir_cntrl0.triggerQueue.avg_buf_msgs 0.002321 # Average number of messages in buffer 2621system.dir_cntrl0.triggerQueue.avg_stall_time 999.739290 # Average number of cycles messages are stalled in this MB 2622system.dir_cntrl0.unblockFromCores.avg_buf_msgs 0.001160 # Average number of messages in buffer 2623system.dir_cntrl0.unblockFromCores.avg_stall_time 17249.343916 # Average number of cycles messages are stalled in this MB 2624system.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2625system.dispatcher_coalescer.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2626system.dispatcher_coalescer.clk_domain.clock 1000 # Clock period in ticks 2627system.dispatcher_coalescer.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2628system.dispatcher_coalescer.uncoalesced_accesses 0 # Number of uncoalesced TLB accesses 2629system.dispatcher_coalescer.coalesced_accesses 0 # Number of coalesced TLB accesses 2630system.dispatcher_coalescer.queuing_cycles 0 # Number of cycles spent in queue 2631system.dispatcher_coalescer.local_queuing_cycles 0 # Number of cycles spent in queue for all incoming reqs 2632system.dispatcher_coalescer.local_latency nan # Avg. latency over all incoming pkts 2633system.dispatcher_tlb.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2634system.dispatcher_tlb.clk_domain.clock 1000 # Clock period in ticks 2635system.dispatcher_tlb.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2636system.dispatcher_tlb.local_TLB_accesses 0 # Number of TLB accesses 2637system.dispatcher_tlb.local_TLB_hits 0 # Number of TLB hits 2638system.dispatcher_tlb.local_TLB_misses 0 # Number of TLB misses 2639system.dispatcher_tlb.local_TLB_miss_rate nan # TLB miss rate 2640system.dispatcher_tlb.global_TLB_accesses 0 # Number of TLB accesses 2641system.dispatcher_tlb.global_TLB_hits 0 # Number of TLB hits 2642system.dispatcher_tlb.global_TLB_misses 0 # Number of TLB misses 2643system.dispatcher_tlb.global_TLB_miss_rate nan # TLB miss rate 2644system.dispatcher_tlb.access_cycles 0 # Cycles spent accessing this TLB level 2645system.dispatcher_tlb.page_table_cycles 0 # Cycles spent accessing the page table 2646system.dispatcher_tlb.unique_pages 0 # Number of unique pages touched 2647system.dispatcher_tlb.local_cycles 0 # Number of cycles spent in queue for all incoming reqs 2648system.dispatcher_tlb.local_latency nan # Avg. latency over incoming coalesced reqs 2649system.dispatcher_tlb.avg_reuse_distance 0 # avg. reuse distance over all pages (in ticks) 2650system.l1_coalescer0.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2651system.l1_coalescer0.clk_domain.clock 1000 # Clock period in ticks 2652system.l1_coalescer0.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2653system.l1_coalescer0.uncoalesced_accesses 778 # Number of uncoalesced TLB accesses 2654system.l1_coalescer0.coalesced_accesses 0 # Number of coalesced TLB accesses 2655system.l1_coalescer0.queuing_cycles 0 # Number of cycles spent in queue 2656system.l1_coalescer0.local_queuing_cycles 0 # Number of cycles spent in queue for all incoming reqs 2657system.l1_coalescer0.local_latency 0 # Avg. latency over all incoming pkts 2658system.l1_coalescer1.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2659system.l1_coalescer1.clk_domain.clock 1000 # Clock period in ticks 2660system.l1_coalescer1.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2661system.l1_coalescer1.uncoalesced_accesses 769 # Number of uncoalesced TLB accesses 2662system.l1_coalescer1.coalesced_accesses 0 # Number of coalesced TLB accesses 2663system.l1_coalescer1.queuing_cycles 0 # Number of cycles spent in queue 2664system.l1_coalescer1.local_queuing_cycles 0 # Number of cycles spent in queue for all incoming reqs 2665system.l1_coalescer1.local_latency 0 # Avg. latency over all incoming pkts 2666system.l1_tlb0.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2667system.l1_tlb0.clk_domain.clock 1000 # Clock period in ticks 2668system.l1_tlb0.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2669system.l1_tlb0.local_TLB_accesses 778 # Number of TLB accesses 2670system.l1_tlb0.local_TLB_hits 774 # Number of TLB hits 2671system.l1_tlb0.local_TLB_misses 4 # Number of TLB misses 2672system.l1_tlb0.local_TLB_miss_rate 0.514139 # TLB miss rate 2673system.l1_tlb0.global_TLB_accesses 778 # Number of TLB accesses 2674system.l1_tlb0.global_TLB_hits 774 # Number of TLB hits 2675system.l1_tlb0.global_TLB_misses 4 # Number of TLB misses 2676system.l1_tlb0.global_TLB_miss_rate 0.514139 # TLB miss rate 2677system.l1_tlb0.access_cycles 0 # Cycles spent accessing this TLB level 2678system.l1_tlb0.page_table_cycles 0 # Cycles spent accessing the page table 2679system.l1_tlb0.unique_pages 4 # Number of unique pages touched 2680system.l1_tlb0.local_cycles 0 # Number of cycles spent in queue for all incoming reqs 2681system.l1_tlb0.local_latency 0 # Avg. latency over incoming coalesced reqs 2682system.l1_tlb0.avg_reuse_distance 0 # avg. reuse distance over all pages (in ticks) 2683system.l1_tlb1.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2684system.l1_tlb1.clk_domain.clock 1000 # Clock period in ticks 2685system.l1_tlb1.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2686system.l1_tlb1.local_TLB_accesses 769 # Number of TLB accesses 2687system.l1_tlb1.local_TLB_hits 766 # Number of TLB hits 2688system.l1_tlb1.local_TLB_misses 3 # Number of TLB misses 2689system.l1_tlb1.local_TLB_miss_rate 0.390117 # TLB miss rate 2690system.l1_tlb1.global_TLB_accesses 769 # Number of TLB accesses 2691system.l1_tlb1.global_TLB_hits 766 # Number of TLB hits 2692system.l1_tlb1.global_TLB_misses 3 # Number of TLB misses 2693system.l1_tlb1.global_TLB_miss_rate 0.390117 # TLB miss rate 2694system.l1_tlb1.access_cycles 0 # Cycles spent accessing this TLB level 2695system.l1_tlb1.page_table_cycles 0 # Cycles spent accessing the page table 2696system.l1_tlb1.unique_pages 3 # Number of unique pages touched 2697system.l1_tlb1.local_cycles 0 # Number of cycles spent in queue for all incoming reqs 2698system.l1_tlb1.local_latency 0 # Avg. latency over incoming coalesced reqs 2699system.l1_tlb1.avg_reuse_distance 0 # avg. reuse distance over all pages (in ticks) 2700system.l2_coalescer.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2701system.l2_coalescer.clk_domain.clock 1000 # Clock period in ticks 2702system.l2_coalescer.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2703system.l2_coalescer.uncoalesced_accesses 8 # Number of uncoalesced TLB accesses 2704system.l2_coalescer.coalesced_accesses 1 # Number of coalesced TLB accesses 2705system.l2_coalescer.queuing_cycles 8000 # Number of cycles spent in queue 2706system.l2_coalescer.local_queuing_cycles 1000 # Number of cycles spent in queue for all incoming reqs 2707system.l2_coalescer.local_latency 125 # Avg. latency over all incoming pkts 2708system.l2_tlb.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2709system.l2_tlb.clk_domain.clock 1000 # Clock period in ticks 2710system.l2_tlb.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2711system.l2_tlb.local_TLB_accesses 8 # Number of TLB accesses 2712system.l2_tlb.local_TLB_hits 3 # Number of TLB hits 2713system.l2_tlb.local_TLB_misses 5 # Number of TLB misses 2714system.l2_tlb.local_TLB_miss_rate 62.500000 # TLB miss rate 2715system.l2_tlb.global_TLB_accesses 15 # Number of TLB accesses 2716system.l2_tlb.global_TLB_hits 3 # Number of TLB hits 2717system.l2_tlb.global_TLB_misses 12 # Number of TLB misses 2718system.l2_tlb.global_TLB_miss_rate 80 # TLB miss rate 2719system.l2_tlb.access_cycles 552008 # Cycles spent accessing this TLB level 2720system.l2_tlb.page_table_cycles 0 # Cycles spent accessing the page table 2721system.l2_tlb.unique_pages 5 # Number of unique pages touched 2722system.l2_tlb.local_cycles 69001 # Number of cycles spent in queue for all incoming reqs 2723system.l2_tlb.local_latency 8625.125000 # Avg. latency over incoming coalesced reqs 2724system.l2_tlb.avg_reuse_distance 0 # avg. reuse distance over all pages (in ticks) 2725system.l3_coalescer.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2726system.l3_coalescer.clk_domain.clock 1000 # Clock period in ticks 2727system.l3_coalescer.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2728system.l3_coalescer.uncoalesced_accesses 5 # Number of uncoalesced TLB accesses 2729system.l3_coalescer.coalesced_accesses 1 # Number of coalesced TLB accesses 2730system.l3_coalescer.queuing_cycles 8000 # Number of cycles spent in queue 2731system.l3_coalescer.local_queuing_cycles 1000 # Number of cycles spent in queue for all incoming reqs 2732system.l3_coalescer.local_latency 200 # Avg. latency over all incoming pkts 2733system.l3_tlb.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 2734system.l3_tlb.clk_domain.clock 1000 # Clock period in ticks 2735system.l3_tlb.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2736system.l3_tlb.local_TLB_accesses 5 # Number of TLB accesses 2737system.l3_tlb.local_TLB_hits 0 # Number of TLB hits 2738system.l3_tlb.local_TLB_misses 5 # Number of TLB misses 2739system.l3_tlb.local_TLB_miss_rate 100 # TLB miss rate 2740system.l3_tlb.global_TLB_accesses 12 # Number of TLB accesses 2741system.l3_tlb.global_TLB_hits 0 # Number of TLB hits 2742system.l3_tlb.global_TLB_misses 12 # Number of TLB misses 2743system.l3_tlb.global_TLB_miss_rate 100 # TLB miss rate 2744system.l3_tlb.access_cycles 1200000 # Cycles spent accessing this TLB level 2745system.l3_tlb.page_table_cycles 6000000 # Cycles spent accessing the page table 2746system.l3_tlb.unique_pages 5 # Number of unique pages touched 2747system.l3_tlb.local_cycles 150000 # Number of cycles spent in queue for all incoming reqs 2748system.l3_tlb.local_latency 30000 # Avg. latency over incoming coalesced reqs 2749system.l3_tlb.avg_reuse_distance 0 # avg. reuse distance over all pages (in ticks) 2750system.piobus.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2751system.piobus.trans_dist::WriteReq 94 # Transaction distribution 2752system.piobus.trans_dist::WriteResp 94 # Transaction distribution 2753system.piobus.pkt_count_system.cp_cntrl0.sequencer.mem-master-port::system.cpu2.pio 188 # Packet count per connected master and slave (bytes) 2754system.piobus.pkt_count::total 188 # Packet count per connected master and slave (bytes) 2755system.piobus.pkt_size_system.cp_cntrl0.sequencer.mem-master-port::system.cpu2.pio 748 # Cumulative packet size per connected master and slave (bytes) 2756system.piobus.pkt_size::total 748 # Cumulative packet size per connected master and slave (bytes) 2757system.piobus.reqLayer0.occupancy 188000 # Layer occupancy (ticks) 2758system.piobus.reqLayer0.utilization 0.0 # Layer utilization (%) 2759system.piobus.respLayer0.occupancy 94000 # Layer occupancy (ticks) 2760system.piobus.respLayer0.utilization 0.0 # Layer utilization (%) 2761system.ruby.network.ext_links0.int_node.port_buffers00.avg_buf_msgs 0.001160 # Average number of messages in buffer 2762system.ruby.network.ext_links0.int_node.port_buffers00.avg_stall_time 16771.557856 # Average number of cycles messages are stalled in this MB 2763system.ruby.network.ext_links0.int_node.port_buffers02.avg_buf_msgs 0.001160 # Average number of messages in buffer 2764system.ruby.network.ext_links0.int_node.port_buffers02.avg_stall_time 121180.062406 # Average number of cycles messages are stalled in this MB 2765system.ruby.network.ext_links0.int_node.port_buffers04.avg_buf_msgs 0.001160 # Average number of messages in buffer 2766system.ruby.network.ext_links0.int_node.port_buffers04.avg_stall_time 16749.523342 # Average number of cycles messages are stalled in this MB 2767system.ruby.network.ext_links0.int_node.port_buffers05.avg_buf_msgs 0.000010 # Average number of messages in buffer 2768system.ruby.network.ext_links0.int_node.port_buffers05.avg_stall_time 3493.705161 # Average number of cycles messages are stalled in this MB 2769system.ruby.network.ext_links0.int_node.port_buffers07.avg_buf_msgs 0.001150 # Average number of messages in buffer 2770system.ruby.network.ext_links0.int_node.port_buffers07.avg_stall_time 30490.654510 # Average number of cycles messages are stalled in this MB 2771system.ruby.network.ext_links0.int_node.port_buffers15.avg_buf_msgs 0.001150 # Average number of messages in buffer 2772system.ruby.network.ext_links0.int_node.port_buffers15.avg_stall_time 30497.737889 # Average number of cycles messages are stalled in this MB 2773system.ruby.network.ext_links0.int_node.port_buffers17.avg_buf_msgs 0.000010 # Average number of messages in buffer 2774system.ruby.network.ext_links0.int_node.port_buffers17.avg_stall_time 3490.277719 # Average number of cycles messages are stalled in this MB 2775system.ruby.network.ext_links0.int_node.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2776system.ruby.network.ext_links0.int_node.percent_links_utilized 0.007895 2777system.ruby.network.ext_links0.int_node.msg_count.Control::0 1549 2778system.ruby.network.ext_links0.int_node.msg_count.Request_Control::0 1549 2779system.ruby.network.ext_links0.int_node.msg_count.Response_Data::2 1561 2780system.ruby.network.ext_links0.int_node.msg_count.Response_Control::2 1537 2781system.ruby.network.ext_links0.int_node.msg_count.Unblock_Control::4 1549 2782system.ruby.network.ext_links0.int_node.msg_bytes.Control::0 12392 2783system.ruby.network.ext_links0.int_node.msg_bytes.Request_Control::0 12392 2784system.ruby.network.ext_links0.int_node.msg_bytes.Response_Data::2 112392 2785system.ruby.network.ext_links0.int_node.msg_bytes.Response_Control::2 12296 2786system.ruby.network.ext_links0.int_node.msg_bytes.Unblock_Control::4 12392 2787system.ruby.network.ext_links1.int_node.port_buffers00.avg_buf_msgs 0.000010 # Average number of messages in buffer 2788system.ruby.network.ext_links1.int_node.port_buffers00.avg_stall_time 3608.205673 # Average number of cycles messages are stalled in this MB 2789system.ruby.network.ext_links1.int_node.port_buffers02.avg_buf_msgs 0.001150 # Average number of messages in buffer 2790system.ruby.network.ext_links1.int_node.port_buffers02.avg_stall_time 31490.300903 # Average number of cycles messages are stalled in this MB 2791system.ruby.network.ext_links1.int_node.port_buffers03.avg_buf_msgs 0.001150 # Average number of messages in buffer 2792system.ruby.network.ext_links1.int_node.port_buffers03.avg_stall_time 15499.593577 # Average number of cycles messages are stalled in this MB 2793system.ruby.network.ext_links1.int_node.port_buffers05.avg_buf_msgs 0.000010 # Average number of messages in buffer 2794system.ruby.network.ext_links1.int_node.port_buffers05.avg_stall_time 1775.094697 # Average number of cycles messages are stalled in this MB 2795system.ruby.network.ext_links1.int_node.port_buffers07.avg_buf_msgs 0.001150 # Average number of messages in buffer 2796system.ruby.network.ext_links1.int_node.port_buffers07.avg_stall_time 15494.855841 # Average number of cycles messages are stalled in this MB 2797system.ruby.network.ext_links1.int_node.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2798system.ruby.network.ext_links1.int_node.percent_links_utilized 0.009908 2799system.ruby.network.ext_links1.int_node.msg_count.Control::0 14 2800system.ruby.network.ext_links1.int_node.msg_count.Request_Control::0 1535 2801system.ruby.network.ext_links1.int_node.msg_count.Response_Data::2 1537 2802system.ruby.network.ext_links1.int_node.msg_count.Response_Control::2 12 2803system.ruby.network.ext_links1.int_node.msg_count.Unblock_Control::4 1535 2804system.ruby.network.ext_links1.int_node.msg_bytes.Control::0 112 2805system.ruby.network.ext_links1.int_node.msg_bytes.Request_Control::0 12280 2806system.ruby.network.ext_links1.int_node.msg_bytes.Response_Data::2 110664 2807system.ruby.network.ext_links1.int_node.msg_bytes.Response_Control::2 96 2808system.ruby.network.ext_links1.int_node.msg_bytes.Unblock_Control::4 12280 2809system.tcp_cntrl0.L1cache.demand_hits 0 # Number of cache demand hits 2810system.tcp_cntrl0.L1cache.demand_misses 0 # Number of cache demand misses 2811system.tcp_cntrl0.L1cache.demand_accesses 0 # Number of cache demand accesses 2812system.tcp_cntrl0.L1cache.num_data_array_reads 8 # number of data array reads 2813system.tcp_cntrl0.L1cache.num_data_array_writes 11 # number of data array writes 2814system.tcp_cntrl0.L1cache.num_tag_array_reads 26 # number of tag array reads 2815system.tcp_cntrl0.L1cache.num_tag_array_writes 18 # number of tag array writes 2816system.tcp_cntrl0.L1cache.num_data_array_stalls 6 # number of stalls caused by data array 2817system.tcp_cntrl0.coalescer.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2818system.tcp_cntrl0.coalescer.gpu_tcp_ld_hits 2 # loads that hit in the TCP 2819system.tcp_cntrl0.coalescer.gpu_tcp_ld_transfers 0 # TCP to TCP load transfers 2820system.tcp_cntrl0.coalescer.gpu_tcc_ld_hits 0 # loads that hit in the TCC 2821system.tcp_cntrl0.coalescer.gpu_ld_misses 2 # loads that miss in the GPU 2822system.tcp_cntrl0.coalescer.gpu_tcp_st_hits 4 # stores that hit in the TCP 2823system.tcp_cntrl0.coalescer.gpu_tcp_st_transfers 0 # TCP to TCP store transfers 2824system.tcp_cntrl0.coalescer.gpu_tcc_st_hits 0 # stores that hit in the TCC 2825system.tcp_cntrl0.coalescer.gpu_st_misses 5 # stores that miss in the GPU 2826system.tcp_cntrl0.coalescer.cp_tcp_ld_hits 0 # loads that hit in the TCP 2827system.tcp_cntrl0.coalescer.cp_tcp_ld_transfers 0 # TCP to TCP load transfers 2828system.tcp_cntrl0.coalescer.cp_tcc_ld_hits 0 # loads that hit in the TCC 2829system.tcp_cntrl0.coalescer.cp_ld_misses 0 # loads that miss in the GPU 2830system.tcp_cntrl0.coalescer.cp_tcp_st_hits 0 # stores that hit in the TCP 2831system.tcp_cntrl0.coalescer.cp_tcp_st_transfers 0 # TCP to TCP store transfers 2832system.tcp_cntrl0.coalescer.cp_tcc_st_hits 0 # stores that hit in the TCC 2833system.tcp_cntrl0.coalescer.cp_st_misses 0 # stores that miss in the GPU 2834system.tcp_cntrl0.mandatoryQueue.avg_buf_msgs 0.000018 # Average number of messages in buffer 2835system.tcp_cntrl0.mandatoryQueue.avg_stall_time 0.500256 # Average number of cycles messages are stalled in this MB 2836system.tcp_cntrl0.probeToTCP.avg_buf_msgs 0.000006 # Average number of messages in buffer 2837system.tcp_cntrl0.probeToTCP.avg_stall_time 680.485319 # Average number of cycles messages are stalled in this MB 2838system.tcp_cntrl0.requestFromTCP.avg_buf_msgs 0.000430 # Average number of messages in buffer 2839system.tcp_cntrl0.requestFromTCP.avg_stall_time 4552.451142 # Average number of cycles messages are stalled in this MB 2840system.tcp_cntrl0.responseFromTCP.avg_buf_msgs 0.000479 # Average number of messages in buffer 2841system.tcp_cntrl0.responseFromTCP.avg_stall_time 4534.171455 # Average number of cycles messages are stalled in this MB 2842system.tcp_cntrl0.responseToTCP.avg_buf_msgs 0.000005 # Average number of messages in buffer 2843system.tcp_cntrl0.responseToTCP.avg_stall_time 226.969283 # Average number of cycles messages are stalled in this MB 2844system.tcp_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2845system.tcp_cntrl0.unblockFromCore.avg_buf_msgs 0.000420 # Average number of messages in buffer 2846system.tcp_cntrl0.unblockFromCore.avg_stall_time 4536.988325 # Average number of cycles messages are stalled in this MB 2847system.tcp_cntrl0.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2848system.ruby.network.ext_links2.int_node.port_buffers01.avg_buf_msgs 0.000006 # Average number of messages in buffer 2849system.ruby.network.ext_links2.int_node.port_buffers01.avg_stall_time 623.782329 # Average number of cycles messages are stalled in this MB 2850system.ruby.network.ext_links2.int_node.port_buffers03.avg_buf_msgs 0.000005 # Average number of messages in buffer 2851system.ruby.network.ext_links2.int_node.port_buffers03.avg_stall_time 170.228086 # Average number of cycles messages are stalled in this MB 2852system.ruby.network.ext_links2.int_node.port_buffers05.avg_buf_msgs 0.000004 # Average number of messages in buffer 2853system.ruby.network.ext_links2.int_node.port_buffers05.avg_stall_time 555.902511 # Average number of cycles messages are stalled in this MB 2854system.ruby.network.ext_links2.int_node.port_buffers07.avg_buf_msgs 0.000005 # Average number of messages in buffer 2855system.ruby.network.ext_links2.int_node.port_buffers07.avg_stall_time 170.023563 # Average number of cycles messages are stalled in this MB 2856system.ruby.network.ext_links2.int_node.port_buffers12.avg_buf_msgs 0.001150 # Average number of messages in buffer 2857system.ruby.network.ext_links2.int_node.port_buffers12.avg_stall_time 31497.616524 # Average number of cycles messages are stalled in this MB 2858system.ruby.network.ext_links2.int_node.port_buffers13.avg_buf_msgs 0.000013 # Average number of messages in buffer 2859system.ruby.network.ext_links2.int_node.port_buffers13.avg_stall_time 4687.243604 # Average number of cycles messages are stalled in this MB 2860system.ruby.network.ext_links2.int_node.port_buffers14.avg_buf_msgs 0.000010 # Average number of messages in buffer 2861system.ruby.network.ext_links2.int_node.port_buffers14.avg_stall_time 3604.665857 # Average number of cycles messages are stalled in this MB 2862system.ruby.network.ext_links2.int_node.port_buffers15.avg_buf_msgs 0.000010 # Average number of messages in buffer 2863system.ruby.network.ext_links2.int_node.port_buffers15.avg_stall_time 4590.818257 # Average number of cycles messages are stalled in this MB 2864system.ruby.network.ext_links2.int_node.port_buffers17.avg_buf_msgs 0.000013 # Average number of messages in buffer 2865system.ruby.network.ext_links2.int_node.port_buffers17.avg_stall_time 4671.127513 # Average number of cycles messages are stalled in this MB 2866system.ruby.network.ext_links2.int_node.port_buffers21.avg_buf_msgs 0.000002 # Average number of messages in buffer 2867system.ruby.network.ext_links2.int_node.port_buffers21.avg_stall_time 171.646260 # Average number of cycles messages are stalled in this MB 2868system.ruby.network.ext_links2.int_node.port_buffers22.avg_buf_msgs 0.000010 # Average number of messages in buffer 2869system.ruby.network.ext_links2.int_node.port_buffers22.avg_stall_time 13808.776657 # Average number of cycles messages are stalled in this MB 2870system.ruby.network.ext_links2.int_node.port_buffers24.avg_buf_msgs 0.001150 # Average number of messages in buffer 2871system.ruby.network.ext_links2.int_node.port_buffers24.avg_stall_time 120469.035784 # Average number of cycles messages are stalled in this MB 2872system.ruby.network.ext_links2.int_node.port_buffers26.avg_buf_msgs 0.000010 # Average number of messages in buffer 2873system.ruby.network.ext_links2.int_node.port_buffers26.avg_stall_time 13752.445255 # Average number of cycles messages are stalled in this MB 2874system.ruby.network.ext_links2.int_node.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2875system.ruby.network.ext_links2.int_node.percent_links_utilized 0.000708 2876system.ruby.network.ext_links2.int_node.msg_count.Control::0 1535 2877system.ruby.network.ext_links2.int_node.msg_count.Control::1 14 2878system.ruby.network.ext_links2.int_node.msg_count.Request_Control::0 14 2879system.ruby.network.ext_links2.int_node.msg_count.Request_Control::1 17 2880system.ruby.network.ext_links2.int_node.msg_count.Response_Data::2 24 2881system.ruby.network.ext_links2.int_node.msg_count.Response_Data::3 31 2882system.ruby.network.ext_links2.int_node.msg_count.Response_Control::2 1525 2883system.ruby.network.ext_links2.int_node.msg_count.Unblock_Control::4 14 2884system.ruby.network.ext_links2.int_node.msg_count.Unblock_Control::5 17 2885system.ruby.network.ext_links2.int_node.msg_bytes.Control::0 12280 2886system.ruby.network.ext_links2.int_node.msg_bytes.Control::1 112 2887system.ruby.network.ext_links2.int_node.msg_bytes.Request_Control::0 112 2888system.ruby.network.ext_links2.int_node.msg_bytes.Request_Control::1 136 2889system.ruby.network.ext_links2.int_node.msg_bytes.Response_Data::2 1728 2890system.ruby.network.ext_links2.int_node.msg_bytes.Response_Data::3 2232 2891system.ruby.network.ext_links2.int_node.msg_bytes.Response_Control::2 12200 2892system.ruby.network.ext_links2.int_node.msg_bytes.Unblock_Control::4 112 2893system.ruby.network.ext_links2.int_node.msg_bytes.Unblock_Control::5 136 2894system.tcp_cntrl1.L1cache.demand_hits 0 # Number of cache demand hits 2895system.tcp_cntrl1.L1cache.demand_misses 0 # Number of cache demand misses 2896system.tcp_cntrl1.L1cache.demand_accesses 0 # Number of cache demand accesses 2897system.tcp_cntrl1.L1cache.num_data_array_reads 8 # number of data array reads 2898system.tcp_cntrl1.L1cache.num_data_array_writes 11 # number of data array writes 2899system.tcp_cntrl1.L1cache.num_tag_array_reads 25 # number of tag array reads 2900system.tcp_cntrl1.L1cache.num_tag_array_writes 18 # number of tag array writes 2901system.tcp_cntrl1.L1cache.num_tag_array_stalls 2 # number of stalls caused by tag array 2902system.tcp_cntrl1.L1cache.num_data_array_stalls 6 # number of stalls caused by data array 2903system.tcp_cntrl1.coalescer.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2904system.tcp_cntrl1.coalescer.gpu_tcp_ld_hits 3 # loads that hit in the TCP 2905system.tcp_cntrl1.coalescer.gpu_tcp_ld_transfers 2 # TCP to TCP load transfers 2906system.tcp_cntrl1.coalescer.gpu_tcc_ld_hits 0 # loads that hit in the TCC 2907system.tcp_cntrl1.coalescer.gpu_ld_misses 0 # loads that miss in the GPU 2908system.tcp_cntrl1.coalescer.gpu_tcp_st_hits 4 # stores that hit in the TCP 2909system.tcp_cntrl1.coalescer.gpu_tcp_st_transfers 1 # TCP to TCP store transfers 2910system.tcp_cntrl1.coalescer.gpu_tcc_st_hits 0 # stores that hit in the TCC 2911system.tcp_cntrl1.coalescer.gpu_st_misses 4 # stores that miss in the GPU 2912system.tcp_cntrl1.coalescer.cp_tcp_ld_hits 0 # loads that hit in the TCP 2913system.tcp_cntrl1.coalescer.cp_tcp_ld_transfers 0 # TCP to TCP load transfers 2914system.tcp_cntrl1.coalescer.cp_tcc_ld_hits 0 # loads that hit in the TCC 2915system.tcp_cntrl1.coalescer.cp_ld_misses 0 # loads that miss in the GPU 2916system.tcp_cntrl1.coalescer.cp_tcp_st_hits 0 # stores that hit in the TCP 2917system.tcp_cntrl1.coalescer.cp_tcp_st_transfers 0 # TCP to TCP store transfers 2918system.tcp_cntrl1.coalescer.cp_tcc_st_hits 0 # stores that hit in the TCC 2919system.tcp_cntrl1.coalescer.cp_st_misses 0 # stores that miss in the GPU 2920system.tcp_cntrl1.mandatoryQueue.avg_buf_msgs 0.000024 # Average number of messages in buffer 2921system.tcp_cntrl1.mandatoryQueue.avg_stall_time 0.662049 # Average number of cycles messages are stalled in this MB 2922system.tcp_cntrl1.probeToTCP.avg_buf_msgs 0.000004 # Average number of messages in buffer 2923system.tcp_cntrl1.probeToTCP.avg_stall_time 606.434608 # Average number of cycles messages are stalled in this MB 2924system.tcp_cntrl1.requestFromTCP.avg_buf_msgs 0.000430 # Average number of messages in buffer 2925system.tcp_cntrl1.requestFromTCP.avg_stall_time 4551.971675 # Average number of cycles messages are stalled in this MB 2926system.tcp_cntrl1.responseFromTCP.avg_buf_msgs 0.000360 # Average number of messages in buffer 2927system.tcp_cntrl1.responseFromTCP.avg_stall_time 4040.500048 # Average number of cycles messages are stalled in this MB 2928system.tcp_cntrl1.responseToTCP.avg_buf_msgs 0.000005 # Average number of messages in buffer 2929system.tcp_cntrl1.responseToTCP.avg_stall_time 226.696586 # Average number of cycles messages are stalled in this MB 2930system.tcp_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2931system.tcp_cntrl1.unblockFromCore.avg_buf_msgs 0.000420 # Average number of messages in buffer 2932system.tcp_cntrl1.unblockFromCore.avg_stall_time 4531.534386 # Average number of cycles messages are stalled in this MB 2933system.tcp_cntrl1.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2934system.sqc_cntrl0.L1cache.demand_hits 0 # Number of cache demand hits 2935system.sqc_cntrl0.L1cache.demand_misses 0 # Number of cache demand misses 2936system.sqc_cntrl0.L1cache.demand_accesses 0 # Number of cache demand accesses 2937system.sqc_cntrl0.L1cache.num_data_array_reads 70 # number of data array reads 2938system.sqc_cntrl0.L1cache.num_data_array_writes 3 # number of data array writes 2939system.sqc_cntrl0.L1cache.num_tag_array_reads 70 # number of tag array reads 2940system.sqc_cntrl0.L1cache.num_tag_array_writes 3 # number of tag array writes 2941system.sqc_cntrl0.L1cache.num_data_array_stalls 28 # number of stalls caused by data array 2942system.sqc_cntrl0.mandatoryQueue.avg_buf_msgs 0.000147 # Average number of messages in buffer 2943system.sqc_cntrl0.mandatoryQueue.avg_stall_time 115.508892 # Average number of cycles messages are stalled in this MB 2944system.sqc_cntrl0.requestFromSQC.avg_buf_msgs 0.000360 # Average number of messages in buffer 2945system.sqc_cntrl0.requestFromSQC.avg_stall_time 9182.216368 # Average number of cycles messages are stalled in this MB 2946system.sqc_cntrl0.responseToSQC.avg_buf_msgs 0.000002 # Average number of messages in buffer 2947system.sqc_cntrl0.responseToSQC.avg_stall_time 228.860182 # Average number of cycles messages are stalled in this MB 2948system.sqc_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2949system.sqc_cntrl0.sequencer.load_waiting_on_load 75 # Number of times a load aliased with a pending load 2950system.sqc_cntrl0.unblockFromCore.avg_buf_msgs 0.000360 # Average number of messages in buffer 2951system.sqc_cntrl0.unblockFromCore.avg_stall_time 9144.817927 # Average number of cycles messages are stalled in this MB 2952system.sqc_cntrl0.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2953system.tcc_cntrl0.L2cache.demand_hits 0 # Number of cache demand hits 2954system.tcc_cntrl0.L2cache.demand_misses 0 # Number of cache demand misses 2955system.tcc_cntrl0.L2cache.demand_accesses 0 # Number of cache demand accesses 2956system.tcc_cntrl0.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2957system.tccdir_cntrl0.directory.demand_hits 0 # Number of cache demand hits 2958system.tccdir_cntrl0.directory.demand_misses 0 # Number of cache demand misses 2959system.tccdir_cntrl0.directory.demand_accesses 0 # Number of cache demand accesses 2960system.tccdir_cntrl0.directory.num_tag_array_reads 1552 # number of tag array reads 2961system.tccdir_cntrl0.directory.num_tag_array_writes 25 # number of tag array writes 2962system.tccdir_cntrl0.probeFromNB.avg_buf_msgs 0.001150 # Average number of messages in buffer 2963system.tccdir_cntrl0.probeFromNB.avg_stall_time 31997.554717 # Average number of cycles messages are stalled in this MB 2964system.tccdir_cntrl0.probeToCore.avg_buf_msgs 0.000097 # Average number of messages in buffer 2965system.tccdir_cntrl0.probeToCore.avg_stall_time 567.078591 # Average number of cycles messages are stalled in this MB 2966system.tccdir_cntrl0.requestFromTCP.avg_buf_msgs 0.001122 # Average number of messages in buffer 2967system.tccdir_cntrl0.requestFromTCP.avg_stall_time 31695.077969 # Average number of cycles messages are stalled in this MB 2968system.tccdir_cntrl0.requestToNB.avg_buf_msgs 0.002517 # Average number of messages in buffer 2969system.tccdir_cntrl0.requestToNB.avg_stall_time 13751.568729 # Average number of cycles messages are stalled in this MB 2970system.tccdir_cntrl0.responseFromNB.avg_buf_msgs 0.000010 # Average number of messages in buffer 2971system.tccdir_cntrl0.responseFromNB.avg_stall_time 3661.858802 # Average number of cycles messages are stalled in this MB 2972system.tccdir_cntrl0.responseFromTCP.avg_buf_msgs 0.000010 # Average number of messages in buffer 2973system.tccdir_cntrl0.responseFromTCP.avg_stall_time 4647.464310 # Average number of cycles messages are stalled in this MB 2974system.tccdir_cntrl0.responseToCore.avg_buf_msgs 0.000025 # Average number of messages in buffer 2975system.tccdir_cntrl0.responseToCore.avg_stall_time 114.431589 # Average number of cycles messages are stalled in this MB 2976system.tccdir_cntrl0.responseToNB.avg_buf_msgs 0.275993 # Average number of messages in buffer 2977system.tccdir_cntrl0.responseToNB.avg_stall_time 119969.254166 # Average number of cycles messages are stalled in this MB 2978system.tccdir_cntrl0.triggerQueue.avg_buf_msgs 0.000019 # Average number of messages in buffer 2979system.tccdir_cntrl0.triggerQueue.avg_stall_time 113.351290 # Average number of cycles messages are stalled in this MB 2980system.tccdir_cntrl0.unblockFromTCP.avg_buf_msgs 0.000013 # Average number of messages in buffer 2981system.tccdir_cntrl0.unblockFromTCP.avg_stall_time 4728.251535 # Average number of cycles messages are stalled in this MB 2982system.tccdir_cntrl0.unblockToNB.avg_buf_msgs 0.002517 # Average number of messages in buffer 2983system.tccdir_cntrl0.unblockToNB.avg_stall_time 13695.471067 # Average number of cycles messages are stalled in this MB 2984system.tccdir_cntrl0.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 2985system.ruby.network.int_link_buffers00.avg_buf_msgs 0.000010 # Average number of messages in buffer 2986system.ruby.network.int_link_buffers00.avg_stall_time 3550.955792 # Average number of cycles messages are stalled in this MB 2987system.ruby.network.int_link_buffers02.avg_buf_msgs 0.001150 # Average number of messages in buffer 2988system.ruby.network.int_link_buffers02.avg_stall_time 30990.478081 # Average number of cycles messages are stalled in this MB 2989system.ruby.network.int_link_buffers10.avg_buf_msgs 0.001150 # Average number of messages in buffer 2990system.ruby.network.int_link_buffers10.avg_stall_time 30997.677581 # Average number of cycles messages are stalled in this MB 2991system.ruby.network.int_link_buffers12.avg_buf_msgs 0.000010 # Average number of messages in buffer 2992system.ruby.network.int_link_buffers12.avg_stall_time 3547.472163 # Average number of cycles messages are stalled in this MB 2993system.ruby.network.int_link_buffers20.avg_buf_msgs 0.001150 # Average number of messages in buffer 2994system.ruby.network.int_link_buffers20.avg_stall_time 15999.568480 # Average number of cycles messages are stalled in this MB 2995system.ruby.network.int_link_buffers22.avg_buf_msgs 0.000010 # Average number of messages in buffer 2996system.ruby.network.int_link_buffers22.avg_stall_time 1832.343829 # Average number of cycles messages are stalled in this MB 2997system.ruby.network.int_link_buffers24.avg_buf_msgs 0.001150 # Average number of messages in buffer 2998system.ruby.network.int_link_buffers24.avg_stall_time 15994.677914 # Average number of cycles messages are stalled in this MB 2999system.ruby.network.int_link_buffers30.avg_buf_msgs 0.000010 # Average number of messages in buffer 3000system.ruby.network.int_link_buffers30.avg_stall_time 13865.983836 # Average number of cycles messages are stalled in this MB 3001system.ruby.network.int_link_buffers32.avg_buf_msgs 0.001150 # Average number of messages in buffer 3002system.ruby.network.int_link_buffers32.avg_stall_time 120968.816653 # Average number of cycles messages are stalled in this MB 3003system.ruby.network.int_link_buffers34.avg_buf_msgs 0.000010 # Average number of messages in buffer 3004system.ruby.network.int_link_buffers34.avg_stall_time 13809.418694 # Average number of cycles messages are stalled in this MB 3005system.ruby.network.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 3006system.ruby.network.msg_count.Control 3112 3007system.ruby.network.msg_count.Request_Control 3115 3008system.ruby.network.msg_count.Response_Data 3153 3009system.ruby.network.msg_count.Response_Control 3074 3010system.ruby.network.msg_count.Unblock_Control 3115 3011system.ruby.network.msg_byte.Control 24896 3012system.ruby.network.msg_byte.Request_Control 24920 3013system.ruby.network.msg_byte.Response_Data 227016 3014system.ruby.network.msg_byte.Response_Control 24592 3015system.ruby.network.msg_byte.Unblock_Control 24920 3016system.sqc_coalescer.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 3017system.sqc_coalescer.clk_domain.clock 1000 # Clock period in ticks 3018system.sqc_coalescer.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 3019system.sqc_coalescer.uncoalesced_accesses 70 # Number of uncoalesced TLB accesses 3020system.sqc_coalescer.coalesced_accesses 50 # Number of coalesced TLB accesses 3021system.sqc_coalescer.queuing_cycles 100000 # Number of cycles spent in queue 3022system.sqc_coalescer.local_queuing_cycles 100000 # Number of cycles spent in queue for all incoming reqs 3023system.sqc_coalescer.local_latency 1428.571429 # Avg. latency over all incoming pkts 3024system.sqc_tlb.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 3025system.sqc_tlb.clk_domain.clock 1000 # Clock period in ticks 3026system.sqc_tlb.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 3027system.sqc_tlb.local_TLB_accesses 50 # Number of TLB accesses 3028system.sqc_tlb.local_TLB_hits 49 # Number of TLB hits 3029system.sqc_tlb.local_TLB_misses 1 # Number of TLB misses 3030system.sqc_tlb.local_TLB_miss_rate 2 # TLB miss rate 3031system.sqc_tlb.global_TLB_accesses 70 # Number of TLB accesses 3032system.sqc_tlb.global_TLB_hits 62 # Number of TLB hits 3033system.sqc_tlb.global_TLB_misses 8 # Number of TLB misses 3034system.sqc_tlb.global_TLB_miss_rate 11.428571 # TLB miss rate 3035system.sqc_tlb.access_cycles 70008 # Cycles spent accessing this TLB level 3036system.sqc_tlb.page_table_cycles 0 # Cycles spent accessing the page table 3037system.sqc_tlb.unique_pages 1 # Number of unique pages touched 3038system.sqc_tlb.local_cycles 50001 # Number of cycles spent in queue for all incoming reqs 3039system.sqc_tlb.local_latency 1000.020000 # Avg. latency over incoming coalesced reqs 3040system.sqc_tlb.avg_reuse_distance 0 # avg. reuse distance over all pages (in ticks) 3041system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED 667407500 # Cumulative time (in ticks) in various power states 3042system.ruby.network.ext_links0.int_node.throttle0.link_utilization 0.005552 3043system.ruby.network.ext_links0.int_node.throttle0.msg_count.Request_Control::0 1549 3044system.ruby.network.ext_links0.int_node.throttle0.msg_count.Response_Data::2 12 3045system.ruby.network.ext_links0.int_node.throttle0.msg_count.Response_Control::2 1537 3046system.ruby.network.ext_links0.int_node.throttle0.msg_count.Unblock_Control::4 1549 3047system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Request_Control::0 12392 3048system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Response_Data::2 864 3049system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Response_Control::2 12296 3050system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Unblock_Control::4 12392 3051system.ruby.network.ext_links0.int_node.throttle1.link_utilization 0.016188 3052system.ruby.network.ext_links0.int_node.throttle1.msg_count.Control::0 14 3053system.ruby.network.ext_links0.int_node.throttle1.msg_count.Response_Data::2 1535 3054system.ruby.network.ext_links0.int_node.throttle1.msg_bytes.Control::0 112 3055system.ruby.network.ext_links0.int_node.throttle1.msg_bytes.Response_Data::2 110520 3056system.ruby.network.ext_links0.int_node.throttle2.link_utilization 0.001944 3057system.ruby.network.ext_links0.int_node.throttle2.msg_count.Control::0 1535 3058system.ruby.network.ext_links0.int_node.throttle2.msg_count.Response_Data::2 14 3059system.ruby.network.ext_links0.int_node.throttle2.msg_bytes.Control::0 12280 3060system.ruby.network.ext_links0.int_node.throttle2.msg_bytes.Response_Data::2 1008 3061system.ruby.network.ext_links1.int_node.throttle0.link_utilization 0.016188 3062system.ruby.network.ext_links1.int_node.throttle0.msg_count.Control::0 14 3063system.ruby.network.ext_links1.int_node.throttle0.msg_count.Response_Data::2 1535 3064system.ruby.network.ext_links1.int_node.throttle0.msg_bytes.Control::0 112 3065system.ruby.network.ext_links1.int_node.throttle0.msg_bytes.Response_Data::2 110520 3066system.ruby.network.ext_links1.int_node.throttle1.link_utilization 0.003629 3067system.ruby.network.ext_links1.int_node.throttle1.msg_count.Request_Control::0 1535 3068system.ruby.network.ext_links1.int_node.throttle1.msg_count.Response_Data::2 2 3069system.ruby.network.ext_links1.int_node.throttle1.msg_count.Response_Control::2 12 3070system.ruby.network.ext_links1.int_node.throttle1.msg_count.Unblock_Control::4 1535 3071system.ruby.network.ext_links1.int_node.throttle1.msg_bytes.Request_Control::0 12280 3072system.ruby.network.ext_links1.int_node.throttle1.msg_bytes.Response_Data::2 144 3073system.ruby.network.ext_links1.int_node.throttle1.msg_bytes.Response_Control::2 96 3074system.ruby.network.ext_links1.int_node.throttle1.msg_bytes.Unblock_Control::4 12280 3075system.ruby.network.ext_links2.int_node.throttle0.link_utilization 0.000083 3076system.ruby.network.ext_links2.int_node.throttle0.msg_count.Control::1 8 3077system.ruby.network.ext_links2.int_node.throttle0.msg_count.Response_Data::3 7 3078system.ruby.network.ext_links2.int_node.throttle0.msg_bytes.Control::1 64 3079system.ruby.network.ext_links2.int_node.throttle0.msg_bytes.Response_Data::3 504 3080system.ruby.network.ext_links2.int_node.throttle1.link_utilization 0.000081 3081system.ruby.network.ext_links2.int_node.throttle1.msg_count.Control::1 6 3082system.ruby.network.ext_links2.int_node.throttle1.msg_count.Response_Data::3 7 3083system.ruby.network.ext_links2.int_node.throttle1.msg_bytes.Control::1 48 3084system.ruby.network.ext_links2.int_node.throttle1.msg_bytes.Response_Data::3 504 3085system.ruby.network.ext_links2.int_node.throttle2.link_utilization 0 3086system.ruby.network.ext_links2.int_node.throttle3.link_utilization 0.002132 3087system.ruby.network.ext_links2.int_node.throttle3.msg_count.Control::0 1535 3088system.ruby.network.ext_links2.int_node.throttle3.msg_count.Request_Control::1 17 3089system.ruby.network.ext_links2.int_node.throttle3.msg_count.Response_Data::2 14 3090system.ruby.network.ext_links2.int_node.throttle3.msg_count.Response_Data::3 14 3091system.ruby.network.ext_links2.int_node.throttle3.msg_count.Unblock_Control::5 17 3092system.ruby.network.ext_links2.int_node.throttle3.msg_bytes.Control::0 12280 3093system.ruby.network.ext_links2.int_node.throttle3.msg_bytes.Request_Control::1 136 3094system.ruby.network.ext_links2.int_node.throttle3.msg_bytes.Response_Data::2 1008 3095system.ruby.network.ext_links2.int_node.throttle3.msg_bytes.Response_Data::3 1008 3096system.ruby.network.ext_links2.int_node.throttle3.msg_bytes.Unblock_Control::5 136 3097system.ruby.network.ext_links2.int_node.throttle4.link_utilization 0.000032 3098system.ruby.network.ext_links2.int_node.throttle4.msg_count.Response_Data::3 3 3099system.ruby.network.ext_links2.int_node.throttle4.msg_bytes.Response_Data::3 216 3100system.ruby.network.ext_links2.int_node.throttle5.link_utilization 0.001923 3101system.ruby.network.ext_links2.int_node.throttle5.msg_count.Request_Control::0 14 3102system.ruby.network.ext_links2.int_node.throttle5.msg_count.Response_Data::2 10 3103system.ruby.network.ext_links2.int_node.throttle5.msg_count.Response_Control::2 1525 3104system.ruby.network.ext_links2.int_node.throttle5.msg_count.Unblock_Control::4 14 3105system.ruby.network.ext_links2.int_node.throttle5.msg_bytes.Request_Control::0 112 3106system.ruby.network.ext_links2.int_node.throttle5.msg_bytes.Response_Data::2 720 3107system.ruby.network.ext_links2.int_node.throttle5.msg_bytes.Response_Control::2 12200 3108system.ruby.network.ext_links2.int_node.throttle5.msg_bytes.Unblock_Control::4 112 3109system.ruby.CorePair_Controller.C0_Load_L1miss 180 0.00% 0.00% 3110system.ruby.CorePair_Controller.C0_Load_L1hit 16155 0.00% 0.00% 3111system.ruby.CorePair_Controller.Ifetch0_L1hit 86007 0.00% 0.00% 3112system.ruby.CorePair_Controller.Ifetch0_L1miss 1088 0.00% 0.00% 3113system.ruby.CorePair_Controller.C0_Store_L1miss 325 0.00% 0.00% 3114system.ruby.CorePair_Controller.C0_Store_L1hit 10448 0.00% 0.00% 3115system.ruby.CorePair_Controller.NB_AckS 1043 0.00% 0.00% 3116system.ruby.CorePair_Controller.NB_AckM 326 0.00% 0.00% 3117system.ruby.CorePair_Controller.NB_AckE 166 0.00% 0.00% 3118system.ruby.CorePair_Controller.L1I_Repl 589 0.00% 0.00% 3119system.ruby.CorePair_Controller.L1D0_Repl 24 0.00% 0.00% 3120system.ruby.CorePair_Controller.L2_to_L1D0 5 0.00% 0.00% 3121system.ruby.CorePair_Controller.L2_to_L1I 54 0.00% 0.00% 3122system.ruby.CorePair_Controller.PrbInvData 9 0.00% 0.00% 3123system.ruby.CorePair_Controller.PrbShrData 5 0.00% 0.00% 3124system.ruby.CorePair_Controller.I.C0_Load_L1miss 175 0.00% 0.00% 3125system.ruby.CorePair_Controller.I.Ifetch0_L1miss 1034 0.00% 0.00% 3126system.ruby.CorePair_Controller.I.C0_Store_L1miss 325 0.00% 0.00% 3127system.ruby.CorePair_Controller.I.PrbInvData 8 0.00% 0.00% 3128system.ruby.CorePair_Controller.I.PrbShrData 3 0.00% 0.00% 3129system.ruby.CorePair_Controller.S.C0_Load_L1hit 635 0.00% 0.00% 3130system.ruby.CorePair_Controller.S.Ifetch0_L1hit 86007 0.00% 0.00% 3131system.ruby.CorePair_Controller.S.Ifetch0_L1miss 54 0.00% 0.00% 3132system.ruby.CorePair_Controller.S.L1I_Repl 589 0.00% 0.00% 3133system.ruby.CorePair_Controller.E0.C0_Load_L1miss 2 0.00% 0.00% 3134system.ruby.CorePair_Controller.E0.C0_Load_L1hit 2721 0.00% 0.00% 3135system.ruby.CorePair_Controller.E0.C0_Store_L1hit 46 0.00% 0.00% 3136system.ruby.CorePair_Controller.E0.L1D0_Repl 16 0.00% 0.00% 3137system.ruby.CorePair_Controller.E0.PrbShrData 1 0.00% 0.00% 3138system.ruby.CorePair_Controller.O.C0_Load_L1hit 3 0.00% 0.00% 3139system.ruby.CorePair_Controller.O.C0_Store_L1hit 1 0.00% 0.00% 3140system.ruby.CorePair_Controller.M0.C0_Load_L1miss 3 0.00% 0.00% 3141system.ruby.CorePair_Controller.M0.C0_Load_L1hit 12796 0.00% 0.00% 3142system.ruby.CorePair_Controller.M0.C0_Store_L1hit 10401 0.00% 0.00% 3143system.ruby.CorePair_Controller.M0.L1D0_Repl 8 0.00% 0.00% 3144system.ruby.CorePair_Controller.M0.PrbInvData 1 0.00% 0.00% 3145system.ruby.CorePair_Controller.M0.PrbShrData 1 0.00% 0.00% 3146system.ruby.CorePair_Controller.I_M0.NB_AckM 325 0.00% 0.00% 3147system.ruby.CorePair_Controller.I_E0S.NB_AckS 9 0.00% 0.00% 3148system.ruby.CorePair_Controller.I_E0S.NB_AckE 166 0.00% 0.00% 3149system.ruby.CorePair_Controller.Si_F0.L2_to_L1I 54 0.00% 0.00% 3150system.ruby.CorePair_Controller.O_M0.NB_AckM 1 0.00% 0.00% 3151system.ruby.CorePair_Controller.S0.NB_AckS 1034 0.00% 0.00% 3152system.ruby.CorePair_Controller.E0_F.L2_to_L1D0 2 0.00% 0.00% 3153system.ruby.CorePair_Controller.M0_F.L2_to_L1D0 3 0.00% 0.00% 3154system.ruby.Directory_Controller.RdBlkS 1037 0.00% 0.00% 3155system.ruby.Directory_Controller.RdBlkM 335 0.00% 0.00% 3156system.ruby.Directory_Controller.RdBlk 177 0.00% 0.00% 3157system.ruby.Directory_Controller.CPUPrbResp 1549 0.00% 0.00% 3158system.ruby.Directory_Controller.ProbeAcksComplete 1549 0.00% 0.00% 3159system.ruby.Directory_Controller.MemData 1549 0.00% 0.00% 3160system.ruby.Directory_Controller.CoreUnblock 1549 0.00% 0.00% 3161system.ruby.Directory_Controller.U.RdBlkS 1037 0.00% 0.00% 3162system.ruby.Directory_Controller.U.RdBlkM 335 0.00% 0.00% 3163system.ruby.Directory_Controller.U.RdBlk 177 0.00% 0.00% 3164system.ruby.Directory_Controller.BS_M.MemData 35 0.00% 0.00% 3165system.ruby.Directory_Controller.BM_M.MemData 18 0.00% 0.00% 3166system.ruby.Directory_Controller.B_M.MemData 11 0.00% 0.00% 3167system.ruby.Directory_Controller.BS_PM.CPUPrbResp 35 0.00% 0.00% 3168system.ruby.Directory_Controller.BS_PM.ProbeAcksComplete 35 0.00% 0.00% 3169system.ruby.Directory_Controller.BS_PM.MemData 1002 0.00% 0.00% 3170system.ruby.Directory_Controller.BM_PM.CPUPrbResp 18 0.00% 0.00% 3171system.ruby.Directory_Controller.BM_PM.ProbeAcksComplete 18 0.00% 0.00% 3172system.ruby.Directory_Controller.BM_PM.MemData 317 0.00% 0.00% 3173system.ruby.Directory_Controller.B_PM.CPUPrbResp 11 0.00% 0.00% 3174system.ruby.Directory_Controller.B_PM.ProbeAcksComplete 11 0.00% 0.00% 3175system.ruby.Directory_Controller.B_PM.MemData 166 0.00% 0.00% 3176system.ruby.Directory_Controller.BS_Pm.CPUPrbResp 1002 0.00% 0.00% 3177system.ruby.Directory_Controller.BS_Pm.ProbeAcksComplete 1002 0.00% 0.00% 3178system.ruby.Directory_Controller.BM_Pm.CPUPrbResp 317 0.00% 0.00% 3179system.ruby.Directory_Controller.BM_Pm.ProbeAcksComplete 317 0.00% 0.00% 3180system.ruby.Directory_Controller.B_Pm.CPUPrbResp 166 0.00% 0.00% 3181system.ruby.Directory_Controller.B_Pm.ProbeAcksComplete 166 0.00% 0.00% 3182system.ruby.Directory_Controller.B.CoreUnblock 1549 0.00% 0.00% 3183system.ruby.LD.latency_hist_seqr::bucket_size 64 3184system.ruby.LD.latency_hist_seqr::max_bucket 639 3185system.ruby.LD.latency_hist_seqr::samples 16335 3186system.ruby.LD.latency_hist_seqr::mean 4.314539 3187system.ruby.LD.latency_hist_seqr::gmean 2.104196 3188system.ruby.LD.latency_hist_seqr::stdev 22.794494 3189system.ruby.LD.latency_hist_seqr \| 16160 98.93% 98.93% \| 0 0.00% 98.93% \| 0 0.00% 98.93% \| 166 1.02% 99.94% \| 6 0.04% 99.98% \| 1 0.01% 99.99% \| 0 0.00% 99.99% \| 0 0.00% 99.99% \| 0 0.00% 99.99% \| 2 0.01% 100.00% 3190system.ruby.LD.latency_hist_seqr::total 16335 3191system.ruby.LD.latency_hist_coalsr::bucket_size 64 3192system.ruby.LD.latency_hist_coalsr::max_bucket 639 3193system.ruby.LD.latency_hist_coalsr::samples 9 3194system.ruby.LD.latency_hist_coalsr::mean 133.666667 3195system.ruby.LD.latency_hist_coalsr::gmean 19.860866 3196system.ruby.LD.latency_hist_coalsr::stdev 158.801763 3197system.ruby.LD.latency_hist_coalsr \| 5 55.56% 55.56% \| 0 0.00% 55.56% \| 0 0.00% 55.56% \| 1 11.11% 66.67% \| 1 11.11% 77.78% \| 2 22.22% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3198system.ruby.LD.latency_hist_coalsr::total 9 3199system.ruby.LD.hit_latency_hist_seqr::bucket_size 64 3200system.ruby.LD.hit_latency_hist_seqr::max_bucket 639 3201system.ruby.LD.hit_latency_hist_seqr::samples 175 3202system.ruby.LD.hit_latency_hist_seqr::mean 217.531429 3203system.ruby.LD.hit_latency_hist_seqr::gmean 214.409561 3204system.ruby.LD.hit_latency_hist_seqr::stdev 50.482703 3205system.ruby.LD.hit_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 166 94.86% 94.86% \| 6 3.43% 98.29% \| 1 0.57% 98.86% \| 0 0.00% 98.86% \| 0 0.00% 98.86% \| 0 0.00% 98.86% \| 2 1.14% 100.00% 3206system.ruby.LD.hit_latency_hist_seqr::total 175 3207system.ruby.LD.miss_latency_hist_seqr::bucket_size 4 3208system.ruby.LD.miss_latency_hist_seqr::max_bucket 39 3209system.ruby.LD.miss_latency_hist_seqr::samples 16160 3210system.ruby.LD.miss_latency_hist_seqr::mean 2.005569 3211system.ruby.LD.miss_latency_hist_seqr::gmean 2.001425 3212system.ruby.LD.miss_latency_hist_seqr::stdev 0.316580 3213system.ruby.LD.miss_latency_hist_seqr \| 16155 99.97% 99.97% \| 0 0.00% 99.97% \| 0 0.00% 99.97% \| 0 0.00% 99.97% \| 0 0.00% 99.97% \| 5 0.03% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3214system.ruby.LD.miss_latency_hist_seqr::total 16160 3215system.ruby.LD.miss_latency_hist_coalsr::bucket_size 64 3216system.ruby.LD.miss_latency_hist_coalsr::max_bucket 639 3217system.ruby.LD.miss_latency_hist_coalsr::samples 9 3218system.ruby.LD.miss_latency_hist_coalsr::mean 133.666667 3219system.ruby.LD.miss_latency_hist_coalsr::gmean 19.860866 3220system.ruby.LD.miss_latency_hist_coalsr::stdev 158.801763 3221system.ruby.LD.miss_latency_hist_coalsr \| 5 55.56% 55.56% \| 0 0.00% 55.56% \| 0 0.00% 55.56% \| 1 11.11% 66.67% \| 1 11.11% 77.78% \| 2 22.22% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3222system.ruby.LD.miss_latency_hist_coalsr::total 9 3223system.ruby.ST.latency_hist_seqr::bucket_size 64 3224system.ruby.ST.latency_hist_seqr::max_bucket 639 3225system.ruby.ST.latency_hist_seqr::samples 10412 3226system.ruby.ST.latency_hist_seqr::mean 8.469939 3227system.ruby.ST.latency_hist_seqr::gmean 2.309412 3228system.ruby.ST.latency_hist_seqr::stdev 36.833690 3229system.ruby.ST.latency_hist_seqr \| 10090 96.91% 96.91% \| 0 0.00% 96.91% \| 0 0.00% 96.91% \| 314 3.02% 99.92% \| 1 0.01% 99.93% \| 5 0.05% 99.98% \| 0 0.00% 99.98% \| 0 0.00% 99.98% \| 0 0.00% 99.98% \| 2 0.02% 100.00% 3230system.ruby.ST.latency_hist_seqr::total 10412 3231system.ruby.ST.latency_hist_coalsr::bucket_size 64 3232system.ruby.ST.latency_hist_coalsr::max_bucket 639 3233system.ruby.ST.latency_hist_coalsr::samples 16 3234system.ruby.ST.latency_hist_coalsr::mean 184.500000 3235system.ruby.ST.latency_hist_coalsr::gmean 27.004823 3236system.ruby.ST.latency_hist_coalsr::stdev 190.921974 3237system.ruby.ST.latency_hist_coalsr \| 8 50.00% 50.00% \| 0 0.00% 50.00% \| 0 0.00% 50.00% \| 0 0.00% 50.00% \| 0 0.00% 50.00% \| 4 25.00% 75.00% \| 4 25.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3238system.ruby.ST.latency_hist_coalsr::total 16 3239system.ruby.ST.hit_latency_hist_seqr::bucket_size 64 3240system.ruby.ST.hit_latency_hist_seqr::max_bucket 639 3241system.ruby.ST.hit_latency_hist_seqr::samples 322 3242system.ruby.ST.hit_latency_hist_seqr::mean 211.208075 3243system.ruby.ST.hit_latency_hist_seqr::gmean 209.444324 3244system.ruby.ST.hit_latency_hist_seqr::stdev 38.157121 3245system.ruby.ST.hit_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 314 97.52% 97.52% \| 1 0.31% 97.83% \| 5 1.55% 99.38% \| 0 0.00% 99.38% \| 0 0.00% 99.38% \| 0 0.00% 99.38% \| 2 0.62% 100.00% 3246system.ruby.ST.hit_latency_hist_seqr::total 322 3247system.ruby.ST.miss_latency_hist_seqr::bucket_size 1 3248system.ruby.ST.miss_latency_hist_seqr::max_bucket 9 3249system.ruby.ST.miss_latency_hist_seqr::samples 10090 3250system.ruby.ST.miss_latency_hist_seqr::mean 2 3251system.ruby.ST.miss_latency_hist_seqr::gmean 2.000000 3252system.ruby.ST.miss_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 10090 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3253system.ruby.ST.miss_latency_hist_seqr::total 10090 3254system.ruby.ST.miss_latency_hist_coalsr::bucket_size 64 3255system.ruby.ST.miss_latency_hist_coalsr::max_bucket 639 3256system.ruby.ST.miss_latency_hist_coalsr::samples 16 3257system.ruby.ST.miss_latency_hist_coalsr::mean 184.500000 3258system.ruby.ST.miss_latency_hist_coalsr::gmean 27.004823 3259system.ruby.ST.miss_latency_hist_coalsr::stdev 190.921974 3260system.ruby.ST.miss_latency_hist_coalsr \| 8 50.00% 50.00% \| 0 0.00% 50.00% \| 0 0.00% 50.00% \| 0 0.00% 50.00% \| 0 0.00% 50.00% \| 4 25.00% 75.00% \| 4 25.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3261system.ruby.ST.miss_latency_hist_coalsr::total 16 3262system.ruby.ATOMIC.latency_hist_coalsr::bucket_size 64 3263system.ruby.ATOMIC.latency_hist_coalsr::max_bucket 639 3264system.ruby.ATOMIC.latency_hist_coalsr::samples 2 3265system.ruby.ATOMIC.latency_hist_coalsr::mean 295.500000 3266system.ruby.ATOMIC.latency_hist_coalsr::gmean 293.237105 3267system.ruby.ATOMIC.latency_hist_coalsr::stdev 51.618795 3268system.ruby.ATOMIC.latency_hist_coalsr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 1 50.00% 50.00% \| 1 50.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3269system.ruby.ATOMIC.latency_hist_coalsr::total 2 3270system.ruby.ATOMIC.miss_latency_hist_coalsr::bucket_size 64 3271system.ruby.ATOMIC.miss_latency_hist_coalsr::max_bucket 639 3272system.ruby.ATOMIC.miss_latency_hist_coalsr::samples 2 3273system.ruby.ATOMIC.miss_latency_hist_coalsr::mean 295.500000 3274system.ruby.ATOMIC.miss_latency_hist_coalsr::gmean 293.237105 3275system.ruby.ATOMIC.miss_latency_hist_coalsr::stdev 51.618795 3276system.ruby.ATOMIC.miss_latency_hist_coalsr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 1 50.00% 50.00% \| 1 50.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3277system.ruby.ATOMIC.miss_latency_hist_coalsr::total 2 3278system.ruby.IFETCH.latency_hist_seqr::bucket_size 64 3279system.ruby.IFETCH.latency_hist_seqr::max_bucket 639 3280system.ruby.IFETCH.latency_hist_seqr::samples 87095 3281system.ruby.IFETCH.latency_hist_seqr::mean 4.485148 3282system.ruby.IFETCH.latency_hist_seqr::gmean 2.116532 3283system.ruby.IFETCH.latency_hist_seqr::stdev 22.815865 3284system.ruby.IFETCH.latency_hist_seqr \| 86061 98.81% 98.81% \| 0 0.00% 98.81% \| 0 0.00% 98.81% \| 1006 1.16% 99.97% \| 11 0.01% 99.98% \| 12 0.01% 99.99% \| 2 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 3 0.00% 100.00% 3285system.ruby.IFETCH.latency_hist_seqr::total 87095 3286system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size 64 3287system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket 639 3288system.ruby.IFETCH.hit_latency_hist_seqr::samples 1034 3289system.ruby.IFETCH.hit_latency_hist_seqr::mean 210.386847 3290system.ruby.IFETCH.hit_latency_hist_seqr::gmean 209.145816 3291system.ruby.IFETCH.hit_latency_hist_seqr::stdev 30.434753 3292system.ruby.IFETCH.hit_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 1006 97.29% 97.29% \| 11 1.06% 98.36% \| 12 1.16% 99.52% \| 2 0.19% 99.71% \| 0 0.00% 99.71% \| 0 0.00% 99.71% \| 3 0.29% 100.00% 3293system.ruby.IFETCH.hit_latency_hist_seqr::total 1034 3294system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size 4 3295system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket 39 3296system.ruby.IFETCH.miss_latency_hist_seqr::samples 86061 3297system.ruby.IFETCH.miss_latency_hist_seqr::mean 2.011294 3298system.ruby.IFETCH.miss_latency_hist_seqr::gmean 2.002892 3299system.ruby.IFETCH.miss_latency_hist_seqr::stdev 0.450747 3300system.ruby.IFETCH.miss_latency_hist_seqr \| 86007 99.94% 99.94% \| 0 0.00% 99.94% \| 0 0.00% 99.94% \| 0 0.00% 99.94% \| 0 0.00% 99.94% \| 54 0.06% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3301system.ruby.IFETCH.miss_latency_hist_seqr::total 86061 3302system.ruby.RMW_Read.latency_hist_seqr::bucket_size 32 3303system.ruby.RMW_Read.latency_hist_seqr::max_bucket 319 3304system.ruby.RMW_Read.latency_hist_seqr::samples 341 3305system.ruby.RMW_Read.latency_hist_seqr::mean 4.392962 3306system.ruby.RMW_Read.latency_hist_seqr::gmean 2.111743 3307system.ruby.RMW_Read.latency_hist_seqr::stdev 21.996747 3308system.ruby.RMW_Read.latency_hist_seqr \| 337 98.83% 98.83% \| 0 0.00% 98.83% \| 0 0.00% 98.83% \| 0 0.00% 98.83% \| 0 0.00% 98.83% \| 0 0.00% 98.83% \| 4 1.17% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3309system.ruby.RMW_Read.latency_hist_seqr::total 341 3310system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size 32 3311system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket 319 3312system.ruby.RMW_Read.hit_latency_hist_seqr::samples 4 3313system.ruby.RMW_Read.hit_latency_hist_seqr::mean 206 3314system.ruby.RMW_Read.hit_latency_hist_seqr::gmean 206.000000 3315system.ruby.RMW_Read.hit_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 4 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3316system.ruby.RMW_Read.hit_latency_hist_seqr::total 4 3317system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size 1 3318system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket 9 3319system.ruby.RMW_Read.miss_latency_hist_seqr::samples 337 3320system.ruby.RMW_Read.miss_latency_hist_seqr::mean 2 3321system.ruby.RMW_Read.miss_latency_hist_seqr::gmean 2.000000 3322system.ruby.RMW_Read.miss_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 337 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3323system.ruby.RMW_Read.miss_latency_hist_seqr::total 337 3324system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size 1 3325system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket 9 3326system.ruby.Locked_RMW_Read.latency_hist_seqr::samples 10 3327system.ruby.Locked_RMW_Read.latency_hist_seqr::mean 2 3328system.ruby.Locked_RMW_Read.latency_hist_seqr::gmean 2 3329system.ruby.Locked_RMW_Read.latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 10 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3330system.ruby.Locked_RMW_Read.latency_hist_seqr::total 10 3331system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size 1 3332system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket 9 3333system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples 10 3334system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::mean 2 3335system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::gmean 2 3336system.ruby.Locked_RMW_Read.miss_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 10 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3337system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total 10 3338system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size 1 3339system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket 9 3340system.ruby.Locked_RMW_Write.latency_hist_seqr::samples 10 3341system.ruby.Locked_RMW_Write.latency_hist_seqr::mean 2 3342system.ruby.Locked_RMW_Write.latency_hist_seqr::gmean 2 3343system.ruby.Locked_RMW_Write.latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 10 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3344system.ruby.Locked_RMW_Write.latency_hist_seqr::total 10 3345system.ruby.Locked_RMW_Write.miss_latency_hist_seqr::bucket_size 1 3346system.ruby.Locked_RMW_Write.miss_latency_hist_seqr::max_bucket 9 3347system.ruby.Locked_RMW_Write.miss_latency_hist_seqr::samples 10 3348system.ruby.Locked_RMW_Write.miss_latency_hist_seqr::mean 2 3349system.ruby.Locked_RMW_Write.miss_latency_hist_seqr::gmean 2 3350system.ruby.Locked_RMW_Write.miss_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 10 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3351system.ruby.Locked_RMW_Write.miss_latency_hist_seqr::total 10 3352system.ruby.L1Cache.miss_mach_latency_hist_seqr::bucket_size 1 3353system.ruby.L1Cache.miss_mach_latency_hist_seqr::max_bucket 9 3354system.ruby.L1Cache.miss_mach_latency_hist_seqr::samples 112609 3355system.ruby.L1Cache.miss_mach_latency_hist_seqr::mean 2 3356system.ruby.L1Cache.miss_mach_latency_hist_seqr::gmean 2.000000 3357system.ruby.L1Cache.miss_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 112609 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3358system.ruby.L1Cache.miss_mach_latency_hist_seqr::total 112609 3359system.ruby.L2Cache.miss_mach_latency_hist_seqr::bucket_size 4 3360system.ruby.L2Cache.miss_mach_latency_hist_seqr::max_bucket 39 3361system.ruby.L2Cache.miss_mach_latency_hist_seqr::samples 59 3362system.ruby.L2Cache.miss_mach_latency_hist_seqr::mean 20 3363system.ruby.L2Cache.miss_mach_latency_hist_seqr::gmean 20.000000 3364system.ruby.L2Cache.miss_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 59 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3365system.ruby.L2Cache.miss_mach_latency_hist_seqr::total 59 3366system.ruby.Directory.hit_mach_latency_hist_seqr::bucket_size 64 3367system.ruby.Directory.hit_mach_latency_hist_seqr::max_bucket 639 3368system.ruby.Directory.hit_mach_latency_hist_seqr::samples 1535 3369system.ruby.Directory.hit_mach_latency_hist_seqr::mean 211.362215 3370system.ruby.Directory.hit_mach_latency_hist_seqr::gmean 209.793806 3371system.ruby.Directory.hit_mach_latency_hist_seqr::stdev 34.965177 3372system.ruby.Directory.hit_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 1490 97.07% 97.07% \| 18 1.17% 98.24% \| 18 1.17% 99.41% \| 2 0.13% 99.54% \| 0 0.00% 99.54% \| 0 0.00% 99.54% \| 7 0.46% 100.00% 3373system.ruby.Directory.hit_mach_latency_hist_seqr::total 1535 3374system.ruby.L1Cache_wCC.miss_mach_latency_hist_coalsr::bucket_size 64 3375system.ruby.L1Cache_wCC.miss_mach_latency_hist_coalsr::max_bucket 639 3376system.ruby.L1Cache_wCC.miss_mach_latency_hist_coalsr::samples 3 3377system.ruby.L1Cache_wCC.miss_mach_latency_hist_coalsr::mean 338.666667 3378system.ruby.L1Cache_wCC.miss_mach_latency_hist_coalsr::gmean 338.633640 3379system.ruby.L1Cache_wCC.miss_mach_latency_hist_coalsr::stdev 5.773503 3380system.ruby.L1Cache_wCC.miss_mach_latency_hist_coalsr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 3 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3381system.ruby.L1Cache_wCC.miss_mach_latency_hist_coalsr::total 3 3382system.ruby.TCP.miss_mach_latency_hist_coalsr::bucket_size 1 3383system.ruby.TCP.miss_mach_latency_hist_coalsr::max_bucket 9 3384system.ruby.TCP.miss_mach_latency_hist_coalsr::samples 13 3385system.ruby.TCP.miss_mach_latency_hist_coalsr::mean 2.153846 3386system.ruby.TCP.miss_mach_latency_hist_coalsr::gmean 2.109532 3387system.ruby.TCP.miss_mach_latency_hist_coalsr::stdev 0.554700 3388system.ruby.TCP.miss_mach_latency_hist_coalsr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 12 92.31% 92.31% \| 0 0.00% 92.31% \| 1 7.69% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3389system.ruby.TCP.miss_mach_latency_hist_coalsr::total 13 3390system.ruby.TCCdir.miss_mach_latency_hist_coalsr::bucket_size 64 3391system.ruby.TCCdir.miss_mach_latency_hist_coalsr::max_bucket 639 3392system.ruby.TCCdir.miss_mach_latency_hist_coalsr::samples 11 3393system.ruby.TCCdir.miss_mach_latency_hist_coalsr::mean 336.545455 3394system.ruby.TCCdir.miss_mach_latency_hist_coalsr::gmean 330.845159 3395system.ruby.TCCdir.miss_mach_latency_hist_coalsr::stdev 64.151950 3396system.ruby.TCCdir.miss_mach_latency_hist_coalsr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 1 9.09% 9.09% \| 2 18.18% 27.27% \| 4 36.36% 63.64% \| 4 36.36% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3397system.ruby.TCCdir.miss_mach_latency_hist_coalsr::total 11 3398system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size 1 3399system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket 9 3400system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::samples 16155 3401system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::mean 2 3402system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::gmean 2.000000 3403system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 16155 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3404system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::total 16155 3405system.ruby.LD.L2Cache.miss_type_mach_latency_hist_seqr::bucket_size 4 3406system.ruby.LD.L2Cache.miss_type_mach_latency_hist_seqr::max_bucket 39 3407system.ruby.LD.L2Cache.miss_type_mach_latency_hist_seqr::samples 5 3408system.ruby.LD.L2Cache.miss_type_mach_latency_hist_seqr::mean 20 3409system.ruby.LD.L2Cache.miss_type_mach_latency_hist_seqr::gmean 20.000000 3410system.ruby.LD.L2Cache.miss_type_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 5 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3411system.ruby.LD.L2Cache.miss_type_mach_latency_hist_seqr::total 5 3412system.ruby.LD.Directory.hit_type_mach_latency_hist_seqr::bucket_size 64 3413system.ruby.LD.Directory.hit_type_mach_latency_hist_seqr::max_bucket 639 3414system.ruby.LD.Directory.hit_type_mach_latency_hist_seqr::samples 175 3415system.ruby.LD.Directory.hit_type_mach_latency_hist_seqr::mean 217.531429 3416system.ruby.LD.Directory.hit_type_mach_latency_hist_seqr::gmean 214.409561 3417system.ruby.LD.Directory.hit_type_mach_latency_hist_seqr::stdev 50.482703 3418system.ruby.LD.Directory.hit_type_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 166 94.86% 94.86% \| 6 3.43% 98.29% \| 1 0.57% 98.86% \| 0 0.00% 98.86% \| 0 0.00% 98.86% \| 0 0.00% 98.86% \| 2 1.14% 100.00% 3419system.ruby.LD.Directory.hit_type_mach_latency_hist_seqr::total 175 3420system.ruby.LD.L1Cache_wCC.miss_type_mach_latency_hist_coalsr::bucket_size 64 3421system.ruby.LD.L1Cache_wCC.miss_type_mach_latency_hist_coalsr::max_bucket 639 3422system.ruby.LD.L1Cache_wCC.miss_type_mach_latency_hist_coalsr::samples 2 3423system.ruby.LD.L1Cache_wCC.miss_type_mach_latency_hist_coalsr::mean 342 3424system.ruby.LD.L1Cache_wCC.miss_type_mach_latency_hist_coalsr::gmean 342.000000 3425system.ruby.LD.L1Cache_wCC.miss_type_mach_latency_hist_coalsr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 2 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3426system.ruby.LD.L1Cache_wCC.miss_type_mach_latency_hist_coalsr::total 2 3427system.ruby.LD.TCP.miss_type_mach_latency_hist_coalsr::bucket_size 1 3428system.ruby.LD.TCP.miss_type_mach_latency_hist_coalsr::max_bucket 9 3429system.ruby.LD.TCP.miss_type_mach_latency_hist_coalsr::samples 5 3430system.ruby.LD.TCP.miss_type_mach_latency_hist_coalsr::mean 2.400000 3431system.ruby.LD.TCP.miss_type_mach_latency_hist_coalsr::gmean 2.297397 3432system.ruby.LD.TCP.miss_type_mach_latency_hist_coalsr::stdev 0.894427 3433system.ruby.LD.TCP.miss_type_mach_latency_hist_coalsr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 4 80.00% 80.00% \| 0 0.00% 80.00% \| 1 20.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3434system.ruby.LD.TCP.miss_type_mach_latency_hist_coalsr::total 5 3435system.ruby.LD.TCCdir.miss_type_mach_latency_hist_coalsr::bucket_size 32 3436system.ruby.LD.TCCdir.miss_type_mach_latency_hist_coalsr::max_bucket 319 3437system.ruby.LD.TCCdir.miss_type_mach_latency_hist_coalsr::samples 2 3438system.ruby.LD.TCCdir.miss_type_mach_latency_hist_coalsr::mean 253.500000 3439system.ruby.LD.TCCdir.miss_type_mach_latency_hist_coalsr::gmean 253.440328 3440system.ruby.LD.TCCdir.miss_type_mach_latency_hist_coalsr::stdev 7.778175 3441system.ruby.LD.TCCdir.miss_type_mach_latency_hist_coalsr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 1 50.00% 50.00% \| 1 50.00% 100.00% \| 0 0.00% 100.00% 3442system.ruby.LD.TCCdir.miss_type_mach_latency_hist_coalsr::total 2 3443system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size 1 3444system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket 9 3445system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::samples 10090 3446system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::mean 2 3447system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::gmean 2.000000 3448system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 10090 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3449system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::total 10090 3450system.ruby.ST.Directory.hit_type_mach_latency_hist_seqr::bucket_size 64 3451system.ruby.ST.Directory.hit_type_mach_latency_hist_seqr::max_bucket 639 3452system.ruby.ST.Directory.hit_type_mach_latency_hist_seqr::samples 322 3453system.ruby.ST.Directory.hit_type_mach_latency_hist_seqr::mean 211.208075 3454system.ruby.ST.Directory.hit_type_mach_latency_hist_seqr::gmean 209.444324 3455system.ruby.ST.Directory.hit_type_mach_latency_hist_seqr::stdev 38.157121 3456system.ruby.ST.Directory.hit_type_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 314 97.52% 97.52% \| 1 0.31% 97.83% \| 5 1.55% 99.38% \| 0 0.00% 99.38% \| 0 0.00% 99.38% \| 0 0.00% 99.38% \| 2 0.62% 100.00% 3457system.ruby.ST.Directory.hit_type_mach_latency_hist_seqr::total 322 3458system.ruby.ST.TCP.miss_type_mach_latency_hist_coalsr::bucket_size 1 3459system.ruby.ST.TCP.miss_type_mach_latency_hist_coalsr::max_bucket 9 3460system.ruby.ST.TCP.miss_type_mach_latency_hist_coalsr::samples 8 3461system.ruby.ST.TCP.miss_type_mach_latency_hist_coalsr::mean 2 3462system.ruby.ST.TCP.miss_type_mach_latency_hist_coalsr::gmean 2 3463system.ruby.ST.TCP.miss_type_mach_latency_hist_coalsr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 8 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3464system.ruby.ST.TCP.miss_type_mach_latency_hist_coalsr::total 8 3465system.ruby.ST.TCCdir.miss_type_mach_latency_hist_coalsr::bucket_size 64 3466system.ruby.ST.TCCdir.miss_type_mach_latency_hist_coalsr::max_bucket 639 3467system.ruby.ST.TCCdir.miss_type_mach_latency_hist_coalsr::samples 8 3468system.ruby.ST.TCCdir.miss_type_mach_latency_hist_coalsr::mean 367 3469system.ruby.ST.TCCdir.miss_type_mach_latency_hist_coalsr::gmean 364.630235 3470system.ruby.ST.TCCdir.miss_type_mach_latency_hist_coalsr::stdev 44.510031 3471system.ruby.ST.TCCdir.miss_type_mach_latency_hist_coalsr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 4 50.00% 50.00% \| 4 50.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3472system.ruby.ST.TCCdir.miss_type_mach_latency_hist_coalsr::total 8 3473system.ruby.ATOMIC.L1Cache_wCC.miss_type_mach_latency_hist_coalsr::bucket_size 64 3474system.ruby.ATOMIC.L1Cache_wCC.miss_type_mach_latency_hist_coalsr::max_bucket 639 3475system.ruby.ATOMIC.L1Cache_wCC.miss_type_mach_latency_hist_coalsr::samples 1 3476system.ruby.ATOMIC.L1Cache_wCC.miss_type_mach_latency_hist_coalsr::mean 332 3477system.ruby.ATOMIC.L1Cache_wCC.miss_type_mach_latency_hist_coalsr::gmean 332.000000 3478system.ruby.ATOMIC.L1Cache_wCC.miss_type_mach_latency_hist_coalsr::stdev nan 3479system.ruby.ATOMIC.L1Cache_wCC.miss_type_mach_latency_hist_coalsr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 1 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3480system.ruby.ATOMIC.L1Cache_wCC.miss_type_mach_latency_hist_coalsr::total 1 3481system.ruby.ATOMIC.TCCdir.miss_type_mach_latency_hist_coalsr::bucket_size 32 3482system.ruby.ATOMIC.TCCdir.miss_type_mach_latency_hist_coalsr::max_bucket 319 3483system.ruby.ATOMIC.TCCdir.miss_type_mach_latency_hist_coalsr::samples 1 3484system.ruby.ATOMIC.TCCdir.miss_type_mach_latency_hist_coalsr::mean 259 3485system.ruby.ATOMIC.TCCdir.miss_type_mach_latency_hist_coalsr::gmean 259.000000 3486system.ruby.ATOMIC.TCCdir.miss_type_mach_latency_hist_coalsr::stdev nan 3487system.ruby.ATOMIC.TCCdir.miss_type_mach_latency_hist_coalsr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 1 100.00% 100.00% \| 0 0.00% 100.00% 3488system.ruby.ATOMIC.TCCdir.miss_type_mach_latency_hist_coalsr::total 1 3489system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size 1 3490system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket 9 3491system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist_seqr::samples 86007 3492system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist_seqr::mean 2 3493system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist_seqr::gmean 2.000000 3494system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 86007 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3495system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist_seqr::total 86007 3496system.ruby.IFETCH.L2Cache.miss_type_mach_latency_hist_seqr::bucket_size 4 3497system.ruby.IFETCH.L2Cache.miss_type_mach_latency_hist_seqr::max_bucket 39 3498system.ruby.IFETCH.L2Cache.miss_type_mach_latency_hist_seqr::samples 54 3499system.ruby.IFETCH.L2Cache.miss_type_mach_latency_hist_seqr::mean 20 3500system.ruby.IFETCH.L2Cache.miss_type_mach_latency_hist_seqr::gmean 20.000000 3501system.ruby.IFETCH.L2Cache.miss_type_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 54 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3502system.ruby.IFETCH.L2Cache.miss_type_mach_latency_hist_seqr::total 54 3503system.ruby.IFETCH.Directory.hit_type_mach_latency_hist_seqr::bucket_size 64 3504system.ruby.IFETCH.Directory.hit_type_mach_latency_hist_seqr::max_bucket 639 3505system.ruby.IFETCH.Directory.hit_type_mach_latency_hist_seqr::samples 1034 3506system.ruby.IFETCH.Directory.hit_type_mach_latency_hist_seqr::mean 210.386847 3507system.ruby.IFETCH.Directory.hit_type_mach_latency_hist_seqr::gmean 209.145816 3508system.ruby.IFETCH.Directory.hit_type_mach_latency_hist_seqr::stdev 30.434753 3509system.ruby.IFETCH.Directory.hit_type_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 1006 97.29% 97.29% \| 11 1.06% 98.36% \| 12 1.16% 99.52% \| 2 0.19% 99.71% \| 0 0.00% 99.71% \| 0 0.00% 99.71% \| 3 0.29% 100.00% 3510system.ruby.IFETCH.Directory.hit_type_mach_latency_hist_seqr::total 1034 3511system.ruby.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size 1 3512system.ruby.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket 9 3513system.ruby.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::samples 337 3514system.ruby.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::mean 2 3515system.ruby.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::gmean 2.000000 3516system.ruby.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 337 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3517system.ruby.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::total 337 3518system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist_seqr::bucket_size 32 3519system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist_seqr::max_bucket 319 3520system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist_seqr::samples 4 3521system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist_seqr::mean 206 3522system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist_seqr::gmean 206.000000 3523system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 4 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3524system.ruby.RMW_Read.Directory.hit_type_mach_latency_hist_seqr::total 4 3525system.ruby.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size 1 3526system.ruby.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket 9 3527system.ruby.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::samples 10 3528system.ruby.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::mean 2 3529system.ruby.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::gmean 2 3530system.ruby.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 10 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3531system.ruby.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::total 10 3532system.ruby.Locked_RMW_Write.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size 1 3533system.ruby.Locked_RMW_Write.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket 9 3534system.ruby.Locked_RMW_Write.L1Cache.miss_type_mach_latency_hist_seqr::samples 10 3535system.ruby.Locked_RMW_Write.L1Cache.miss_type_mach_latency_hist_seqr::mean 2 3536system.ruby.Locked_RMW_Write.L1Cache.miss_type_mach_latency_hist_seqr::gmean 2 3537system.ruby.Locked_RMW_Write.L1Cache.miss_type_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 10 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 3538system.ruby.Locked_RMW_Write.L1Cache.miss_type_mach_latency_hist_seqr::total 10 3539system.ruby.SQC_Controller.Fetch 70 0.00% 0.00% 3540system.ruby.SQC_Controller.TCC_AckS 3 0.00% 0.00% 3541system.ruby.SQC_Controller.I.Fetch 3 0.00% 0.00% 3542system.ruby.SQC_Controller.S.Fetch 67 0.00% 0.00% 3543system.ruby.SQC_Controller.I_S.TCC_AckS 3 0.00% 0.00% 3544system.ruby.TCCdir_Controller.RdBlk 54 0.00% 0.00% 3545system.ruby.TCCdir_Controller.RdBlkM 34 0.00% 0.00% 3546system.ruby.TCCdir_Controller.RdBlkS 3 0.00% 0.00% 3547system.ruby.TCCdir_Controller.CPUPrbResp 14 0.00% 0.00% 3548system.ruby.TCCdir_Controller.ProbeAcksComplete 13 0.00% 0.00% 3549system.ruby.TCCdir_Controller.CoreUnblock 15 0.00% 0.00% 3550system.ruby.TCCdir_Controller.LastCoreUnblock 2 0.00% 0.00% 3551system.ruby.TCCdir_Controller.NB_AckS 5 0.00% 0.00% 3552system.ruby.TCCdir_Controller.NB_AckM 9 0.00% 0.00% 3553system.ruby.TCCdir_Controller.PrbInvData 326 0.00% 0.00% 3554system.ruby.TCCdir_Controller.PrbShrData 1209 0.00% 0.00% 3555system.ruby.TCCdir_Controller.I.RdBlk 2 0.00% 0.00% 3556system.ruby.TCCdir_Controller.I.RdBlkM 9 0.00% 0.00% 3557system.ruby.TCCdir_Controller.I.RdBlkS 3 0.00% 0.00% 3558system.ruby.TCCdir_Controller.I.PrbInvData 325 0.00% 0.00% 3559system.ruby.TCCdir_Controller.I.PrbShrData 1200 0.00% 0.00% 3560system.ruby.TCCdir_Controller.S.RdBlk 2 0.00% 0.00% 3561system.ruby.TCCdir_Controller.S.PrbInvData 1 0.00% 0.00% 3562system.ruby.TCCdir_Controller.M.RdBlkM 1 0.00% 0.00% 3563system.ruby.TCCdir_Controller.M.PrbShrData 9 0.00% 0.00% 3564system.ruby.TCCdir_Controller.CP_I.CPUPrbResp 2 0.00% 0.00% 3565system.ruby.TCCdir_Controller.CP_I.ProbeAcksComplete 1 0.00% 0.00% 3566system.ruby.TCCdir_Controller.CP_O.CPUPrbResp 9 0.00% 0.00% 3567system.ruby.TCCdir_Controller.CP_O.ProbeAcksComplete 9 0.00% 0.00% 3568system.ruby.TCCdir_Controller.I_M.RdBlkM 20 0.00% 0.00% 3569system.ruby.TCCdir_Controller.I_M.NB_AckM 9 0.00% 0.00% 3570system.ruby.TCCdir_Controller.I_ES.RdBlk 41 0.00% 0.00% 3571system.ruby.TCCdir_Controller.I_ES.NB_AckS 2 0.00% 0.00% 3572system.ruby.TCCdir_Controller.I_S.NB_AckS 3 0.00% 0.00% 3573system.ruby.TCCdir_Controller.BBS_S.CPUPrbResp 2 0.00% 0.00% 3574system.ruby.TCCdir_Controller.BBS_S.ProbeAcksComplete 2 0.00% 0.00% 3575system.ruby.TCCdir_Controller.BBM_M.CPUPrbResp 1 0.00% 0.00% 3576system.ruby.TCCdir_Controller.BBM_M.ProbeAcksComplete 1 0.00% 0.00% 3577system.ruby.TCCdir_Controller.BB_M.CoreUnblock 1 0.00% 0.00% 3578system.ruby.TCCdir_Controller.BB_S.LastCoreUnblock 2 0.00% 0.00% 3579system.ruby.TCCdir_Controller.BBB_S.RdBlk 9 0.00% 0.00% 3580system.ruby.TCCdir_Controller.BBB_S.CoreUnblock 5 0.00% 0.00% 3581system.ruby.TCCdir_Controller.BBB_M.RdBlkM 4 0.00% 0.00% 3582system.ruby.TCCdir_Controller.BBB_M.CoreUnblock 9 0.00% 0.00% 3583system.ruby.TCP_Controller.Load \| 4 44.44% 44.44% \| 5 55.56% 100.00% 3584system.ruby.TCP_Controller.Load::total 9 3585system.ruby.TCP_Controller.Store \| 9 50.00% 50.00% \| 9 50.00% 100.00% 3586system.ruby.TCP_Controller.Store::total 18 3587system.ruby.TCP_Controller.TCC_AckS \| 2 50.00% 50.00% \| 2 50.00% 100.00% 3588system.ruby.TCP_Controller.TCC_AckS::total 4 3589system.ruby.TCP_Controller.TCC_AckM \| 5 50.00% 50.00% \| 5 50.00% 100.00% 3590system.ruby.TCP_Controller.TCC_AckM::total 10 3591system.ruby.TCP_Controller.PrbInvData \| 2 66.67% 66.67% \| 1 33.33% 100.00% 3592system.ruby.TCP_Controller.PrbInvData::total 3 3593system.ruby.TCP_Controller.PrbShrData \| 6 54.55% 54.55% \| 5 45.45% 100.00% 3594system.ruby.TCP_Controller.PrbShrData::total 11 3595system.ruby.TCP_Controller.I.Load \| 2 50.00% 50.00% \| 2 50.00% 100.00% 3596system.ruby.TCP_Controller.I.Load::total 4 3597system.ruby.TCP_Controller.I.Store \| 5 50.00% 50.00% \| 5 50.00% 100.00% 3598system.ruby.TCP_Controller.I.Store::total 10 3599system.ruby.TCP_Controller.S.Load \| 2 40.00% 40.00% \| 3 60.00% 100.00% 3600system.ruby.TCP_Controller.S.Load::total 5 3601system.ruby.TCP_Controller.S.PrbInvData \| 1 50.00% 50.00% \| 1 50.00% 100.00% 3602system.ruby.TCP_Controller.S.PrbInvData::total 2 3603system.ruby.TCP_Controller.S.PrbShrData \| 2 100.00% 100.00% \| 0 0.00% 100.00% 3604system.ruby.TCP_Controller.S.PrbShrData::total 2 3605system.ruby.TCP_Controller.M.Store \| 4 50.00% 50.00% \| 4 50.00% 100.00% 3606system.ruby.TCP_Controller.M.Store::total 8 3607system.ruby.TCP_Controller.M.PrbInvData \| 1 100.00% 100.00% \| 0 0.00% 100.00% 3608system.ruby.TCP_Controller.M.PrbInvData::total 1 3609system.ruby.TCP_Controller.M.PrbShrData \| 4 44.44% 44.44% \| 5 55.56% 100.00% 3610system.ruby.TCP_Controller.M.PrbShrData::total 9 3611system.ruby.TCP_Controller.I_M.TCC_AckM \| 5 50.00% 50.00% \| 5 50.00% 100.00% 3612system.ruby.TCP_Controller.I_M.TCC_AckM::total 10 3613system.ruby.TCP_Controller.I_ES.TCC_AckS \| 2 50.00% 50.00% \| 2 50.00% 100.00% 3614system.ruby.TCP_Controller.I_ES.TCC_AckS::total 4 3615 3616---------- End Simulation Statistics ----------