Cross Reference: /gem5/tests/quick/se/03.learning-gem5/ref/mips/linux/learning-gem5-p1-two-level/stats.txt

Deleted Added

sdiff udiff text old ( 11106:878dd30741c4 ) new ( 11138:a611a23c8cc2 )

full compact

stats.txt (11106:878dd30741c4)	stats.txt (11138:a611a23c8cc2)
1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 0.000059 # Number of seconds simulated 4sim_ticks 58892000 # Number of ticks simulated 5final_tick 58892000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000000 # Frequency of simulated ticks	1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 0.000059 # Number of seconds simulated 4sim_ticks 58892000 # Number of ticks simulated 5final_tick 58892000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000000 # Frequency of simulated ticks
7host_inst_rate 807198 # Simulator instruction rate (inst/s) 8host_op_rate 805914 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 8425106508 # Simulator tick rate (ticks/s) 10host_mem_usage 672980 # Number of bytes of host memory used	7host_inst_rate 489554 # Simulator instruction rate (inst/s) 8host_op_rate 489001 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 5114816745 # Simulator tick rate (ticks/s) 10host_mem_usage 679136 # Number of bytes of host memory used
11host_seconds 0.01 # Real time elapsed on the host 12sim_insts 5624 # Number of instructions simulated 13sim_ops 5624 # Number of ops (including micro ops) simulated 14system.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 15system.clk_domain.clock 1000 # Clock period in ticks 16system.mem_ctrl.bytes_read::cpu.inst 18752 # Number of bytes read from this memory 17system.mem_ctrl.bytes_read::cpu.data 8768 # Number of bytes read from this memory 18system.mem_ctrl.bytes_read::total 27520 # Number of bytes read from this memory 19system.mem_ctrl.bytes_inst_read::cpu.inst 18752 # Number of instructions bytes read from this memory 20system.mem_ctrl.bytes_inst_read::total 18752 # Number of instructions bytes read from this memory 21system.mem_ctrl.num_reads::cpu.inst 293 # Number of read requests responded to by this memory 22system.mem_ctrl.num_reads::cpu.data 137 # Number of read requests responded to by this memory 23system.mem_ctrl.num_reads::total 430 # Number of read requests responded to by this memory 24system.mem_ctrl.bw_read::cpu.inst 318413367 # Total read bandwidth from this memory (bytes/s) 25system.mem_ctrl.bw_read::cpu.data 148882701 # Total read bandwidth from this memory (bytes/s) 26system.mem_ctrl.bw_read::total 467296067 # Total read bandwidth from this memory (bytes/s) 27system.mem_ctrl.bw_inst_read::cpu.inst 318413367 # Instruction read bandwidth from this memory (bytes/s) 28system.mem_ctrl.bw_inst_read::total 318413367 # Instruction read bandwidth from this memory (bytes/s) 29system.mem_ctrl.bw_total::cpu.inst 318413367 # Total bandwidth to/from this memory (bytes/s) 30system.mem_ctrl.bw_total::cpu.data 148882701 # Total bandwidth to/from this memory (bytes/s) 31system.mem_ctrl.bw_total::total 467296067 # Total bandwidth to/from this memory (bytes/s) 32system.mem_ctrl.readReqs 430 # Number of read requests accepted 33system.mem_ctrl.writeReqs 0 # Number of write requests accepted 34system.mem_ctrl.readBursts 430 # Number of DRAM read bursts, including those serviced by the write queue 35system.mem_ctrl.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue 36system.mem_ctrl.bytesReadDRAM 27520 # Total number of bytes read from DRAM 37system.mem_ctrl.bytesReadWrQ 0 # Total number of bytes read from write queue 38system.mem_ctrl.bytesWritten 0 # Total number of bytes written to DRAM 39system.mem_ctrl.bytesReadSys 27520 # Total read bytes from the system interface side 40system.mem_ctrl.bytesWrittenSys 0 # Total written bytes from the system interface side 41system.mem_ctrl.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue 42system.mem_ctrl.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one 43system.mem_ctrl.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 44system.mem_ctrl.perBankRdBursts::0 25 # Per bank write bursts 45system.mem_ctrl.perBankRdBursts::1 0 # Per bank write bursts 46system.mem_ctrl.perBankRdBursts::2 0 # Per bank write bursts 47system.mem_ctrl.perBankRdBursts::3 0 # Per bank write bursts 48system.mem_ctrl.perBankRdBursts::4 6 # Per bank write bursts 49system.mem_ctrl.perBankRdBursts::5 3 # Per bank write bursts 50system.mem_ctrl.perBankRdBursts::6 11 # Per bank write bursts 51system.mem_ctrl.perBankRdBursts::7 49 # Per bank write bursts 52system.mem_ctrl.perBankRdBursts::8 53 # Per bank write bursts 53system.mem_ctrl.perBankRdBursts::9 74 # Per bank write bursts 54system.mem_ctrl.perBankRdBursts::10 34 # Per bank write bursts 55system.mem_ctrl.perBankRdBursts::11 19 # Per bank write bursts 56system.mem_ctrl.perBankRdBursts::12 50 # Per bank write bursts 57system.mem_ctrl.perBankRdBursts::13 27 # Per bank write bursts 58system.mem_ctrl.perBankRdBursts::14 72 # Per bank write bursts 59system.mem_ctrl.perBankRdBursts::15 7 # Per bank write bursts 60system.mem_ctrl.perBankWrBursts::0 0 # Per bank write bursts 61system.mem_ctrl.perBankWrBursts::1 0 # Per bank write bursts 62system.mem_ctrl.perBankWrBursts::2 0 # Per bank write bursts 63system.mem_ctrl.perBankWrBursts::3 0 # Per bank write bursts 64system.mem_ctrl.perBankWrBursts::4 0 # Per bank write bursts 65system.mem_ctrl.perBankWrBursts::5 0 # Per bank write bursts 66system.mem_ctrl.perBankWrBursts::6 0 # Per bank write bursts 67system.mem_ctrl.perBankWrBursts::7 0 # Per bank write bursts 68system.mem_ctrl.perBankWrBursts::8 0 # Per bank write bursts 69system.mem_ctrl.perBankWrBursts::9 0 # Per bank write bursts 70system.mem_ctrl.perBankWrBursts::10 0 # Per bank write bursts 71system.mem_ctrl.perBankWrBursts::11 0 # Per bank write bursts 72system.mem_ctrl.perBankWrBursts::12 0 # Per bank write bursts 73system.mem_ctrl.perBankWrBursts::13 0 # Per bank write bursts 74system.mem_ctrl.perBankWrBursts::14 0 # Per bank write bursts 75system.mem_ctrl.perBankWrBursts::15 0 # Per bank write bursts 76system.mem_ctrl.numRdRetry 0 # Number of times read queue was full causing retry 77system.mem_ctrl.numWrRetry 0 # Number of times write queue was full causing retry 78system.mem_ctrl.totGap 58762000 # Total gap between requests 79system.mem_ctrl.readPktSize::0 0 # Read request sizes (log2) 80system.mem_ctrl.readPktSize::1 0 # Read request sizes (log2) 81system.mem_ctrl.readPktSize::2 0 # Read request sizes (log2) 82system.mem_ctrl.readPktSize::3 0 # Read request sizes (log2) 83system.mem_ctrl.readPktSize::4 0 # Read request sizes (log2) 84system.mem_ctrl.readPktSize::5 0 # Read request sizes (log2) 85system.mem_ctrl.readPktSize::6 430 # Read request sizes (log2) 86system.mem_ctrl.writePktSize::0 0 # Write request sizes (log2) 87system.mem_ctrl.writePktSize::1 0 # Write request sizes (log2) 88system.mem_ctrl.writePktSize::2 0 # Write request sizes (log2) 89system.mem_ctrl.writePktSize::3 0 # Write request sizes (log2) 90system.mem_ctrl.writePktSize::4 0 # Write request sizes (log2) 91system.mem_ctrl.writePktSize::5 0 # Write request sizes (log2) 92system.mem_ctrl.writePktSize::6 0 # Write request sizes (log2) 93system.mem_ctrl.rdQLenPdf::0 430 # What read queue length does an incoming req see 94system.mem_ctrl.rdQLenPdf::1 0 # What read queue length does an incoming req see 95system.mem_ctrl.rdQLenPdf::2 0 # What read queue length does an incoming req see 96system.mem_ctrl.rdQLenPdf::3 0 # What read queue length does an incoming req see 97system.mem_ctrl.rdQLenPdf::4 0 # What read queue length does an incoming req see 98system.mem_ctrl.rdQLenPdf::5 0 # What read queue length does an incoming req see 99system.mem_ctrl.rdQLenPdf::6 0 # What read queue length does an incoming req see 100system.mem_ctrl.rdQLenPdf::7 0 # What read queue length does an incoming req see 101system.mem_ctrl.rdQLenPdf::8 0 # What read queue length does an incoming req see 102system.mem_ctrl.rdQLenPdf::9 0 # What read queue length does an incoming req see 103system.mem_ctrl.rdQLenPdf::10 0 # What read queue length does an incoming req see 104system.mem_ctrl.rdQLenPdf::11 0 # What read queue length does an incoming req see 105system.mem_ctrl.rdQLenPdf::12 0 # What read queue length does an incoming req see 106system.mem_ctrl.rdQLenPdf::13 0 # What read queue length does an incoming req see 107system.mem_ctrl.rdQLenPdf::14 0 # What read queue length does an incoming req see 108system.mem_ctrl.rdQLenPdf::15 0 # What read queue length does an incoming req see 109system.mem_ctrl.rdQLenPdf::16 0 # What read queue length does an incoming req see 110system.mem_ctrl.rdQLenPdf::17 0 # What read queue length does an incoming req see 111system.mem_ctrl.rdQLenPdf::18 0 # What read queue length does an incoming req see 112system.mem_ctrl.rdQLenPdf::19 0 # What read queue length does an incoming req see 113system.mem_ctrl.rdQLenPdf::20 0 # What read queue length does an incoming req see 114system.mem_ctrl.rdQLenPdf::21 0 # What read queue length does an incoming req see 115system.mem_ctrl.rdQLenPdf::22 0 # What read queue length does an incoming req see 116system.mem_ctrl.rdQLenPdf::23 0 # What read queue length does an incoming req see 117system.mem_ctrl.rdQLenPdf::24 0 # What read queue length does an incoming req see 118system.mem_ctrl.rdQLenPdf::25 0 # What read queue length does an incoming req see 119system.mem_ctrl.rdQLenPdf::26 0 # What read queue length does an incoming req see 120system.mem_ctrl.rdQLenPdf::27 0 # What read queue length does an incoming req see 121system.mem_ctrl.rdQLenPdf::28 0 # What read queue length does an incoming req see 122system.mem_ctrl.rdQLenPdf::29 0 # What read queue length does an incoming req see 123system.mem_ctrl.rdQLenPdf::30 0 # What read queue length does an incoming req see 124system.mem_ctrl.rdQLenPdf::31 0 # What read queue length does an incoming req see 125system.mem_ctrl.wrQLenPdf::0 0 # What write queue length does an incoming req see 126system.mem_ctrl.wrQLenPdf::1 0 # What write queue length does an incoming req see 127system.mem_ctrl.wrQLenPdf::2 0 # What write queue length does an incoming req see 128system.mem_ctrl.wrQLenPdf::3 0 # What write queue length does an incoming req see 129system.mem_ctrl.wrQLenPdf::4 0 # What write queue length does an incoming req see 130system.mem_ctrl.wrQLenPdf::5 0 # What write queue length does an incoming req see 131system.mem_ctrl.wrQLenPdf::6 0 # What write queue length does an incoming req see 132system.mem_ctrl.wrQLenPdf::7 0 # What write queue length does an incoming req see 133system.mem_ctrl.wrQLenPdf::8 0 # What write queue length does an incoming req see 134system.mem_ctrl.wrQLenPdf::9 0 # What write queue length does an incoming req see 135system.mem_ctrl.wrQLenPdf::10 0 # What write queue length does an incoming req see 136system.mem_ctrl.wrQLenPdf::11 0 # What write queue length does an incoming req see 137system.mem_ctrl.wrQLenPdf::12 0 # What write queue length does an incoming req see 138system.mem_ctrl.wrQLenPdf::13 0 # What write queue length does an incoming req see 139system.mem_ctrl.wrQLenPdf::14 0 # What write queue length does an incoming req see 140system.mem_ctrl.wrQLenPdf::15 0 # What write queue length does an incoming req see 141system.mem_ctrl.wrQLenPdf::16 0 # What write queue length does an incoming req see 142system.mem_ctrl.wrQLenPdf::17 0 # What write queue length does an incoming req see 143system.mem_ctrl.wrQLenPdf::18 0 # What write queue length does an incoming req see 144system.mem_ctrl.wrQLenPdf::19 0 # What write queue length does an incoming req see 145system.mem_ctrl.wrQLenPdf::20 0 # What write queue length does an incoming req see 146system.mem_ctrl.wrQLenPdf::21 0 # What write queue length does an incoming req see 147system.mem_ctrl.wrQLenPdf::22 0 # What write queue length does an incoming req see 148system.mem_ctrl.wrQLenPdf::23 0 # What write queue length does an incoming req see 149system.mem_ctrl.wrQLenPdf::24 0 # What write queue length does an incoming req see 150system.mem_ctrl.wrQLenPdf::25 0 # What write queue length does an incoming req see 151system.mem_ctrl.wrQLenPdf::26 0 # What write queue length does an incoming req see 152system.mem_ctrl.wrQLenPdf::27 0 # What write queue length does an incoming req see 153system.mem_ctrl.wrQLenPdf::28 0 # What write queue length does an incoming req see 154system.mem_ctrl.wrQLenPdf::29 0 # What write queue length does an incoming req see 155system.mem_ctrl.wrQLenPdf::30 0 # What write queue length does an incoming req see 156system.mem_ctrl.wrQLenPdf::31 0 # What write queue length does an incoming req see 157system.mem_ctrl.wrQLenPdf::32 0 # What write queue length does an incoming req see 158system.mem_ctrl.wrQLenPdf::33 0 # What write queue length does an incoming req see 159system.mem_ctrl.wrQLenPdf::34 0 # What write queue length does an incoming req see 160system.mem_ctrl.wrQLenPdf::35 0 # What write queue length does an incoming req see 161system.mem_ctrl.wrQLenPdf::36 0 # What write queue length does an incoming req see 162system.mem_ctrl.wrQLenPdf::37 0 # What write queue length does an incoming req see 163system.mem_ctrl.wrQLenPdf::38 0 # What write queue length does an incoming req see 164system.mem_ctrl.wrQLenPdf::39 0 # What write queue length does an incoming req see 165system.mem_ctrl.wrQLenPdf::40 0 # What write queue length does an incoming req see 166system.mem_ctrl.wrQLenPdf::41 0 # What write queue length does an incoming req see 167system.mem_ctrl.wrQLenPdf::42 0 # What write queue length does an incoming req see 168system.mem_ctrl.wrQLenPdf::43 0 # What write queue length does an incoming req see 169system.mem_ctrl.wrQLenPdf::44 0 # What write queue length does an incoming req see 170system.mem_ctrl.wrQLenPdf::45 0 # What write queue length does an incoming req see 171system.mem_ctrl.wrQLenPdf::46 0 # What write queue length does an incoming req see 172system.mem_ctrl.wrQLenPdf::47 0 # What write queue length does an incoming req see 173system.mem_ctrl.wrQLenPdf::48 0 # What write queue length does an incoming req see 174system.mem_ctrl.wrQLenPdf::49 0 # What write queue length does an incoming req see 175system.mem_ctrl.wrQLenPdf::50 0 # What write queue length does an incoming req see 176system.mem_ctrl.wrQLenPdf::51 0 # What write queue length does an incoming req see 177system.mem_ctrl.wrQLenPdf::52 0 # What write queue length does an incoming req see 178system.mem_ctrl.wrQLenPdf::53 0 # What write queue length does an incoming req see 179system.mem_ctrl.wrQLenPdf::54 0 # What write queue length does an incoming req see 180system.mem_ctrl.wrQLenPdf::55 0 # What write queue length does an incoming req see 181system.mem_ctrl.wrQLenPdf::56 0 # What write queue length does an incoming req see 182system.mem_ctrl.wrQLenPdf::57 0 # What write queue length does an incoming req see 183system.mem_ctrl.wrQLenPdf::58 0 # What write queue length does an incoming req see 184system.mem_ctrl.wrQLenPdf::59 0 # What write queue length does an incoming req see 185system.mem_ctrl.wrQLenPdf::60 0 # What write queue length does an incoming req see 186system.mem_ctrl.wrQLenPdf::61 0 # What write queue length does an incoming req see 187system.mem_ctrl.wrQLenPdf::62 0 # What write queue length does an incoming req see 188system.mem_ctrl.wrQLenPdf::63 0 # What write queue length does an incoming req see 189system.mem_ctrl.bytesPerActivate::samples 113 # Bytes accessed per row activation 190system.mem_ctrl.bytesPerActivate::mean 232.212389 # Bytes accessed per row activation 191system.mem_ctrl.bytesPerActivate::gmean 169.054443 # Bytes accessed per row activation 192system.mem_ctrl.bytesPerActivate::stdev 210.567831 # Bytes accessed per row activation 193system.mem_ctrl.bytesPerActivate::0-127 30 26.55% 26.55% # Bytes accessed per row activation 194system.mem_ctrl.bytesPerActivate::128-255 44 38.94% 65.49% # Bytes accessed per row activation 195system.mem_ctrl.bytesPerActivate::256-383 17 15.04% 80.53% # Bytes accessed per row activation 196system.mem_ctrl.bytesPerActivate::384-511 9 7.96% 88.50% # Bytes accessed per row activation 197system.mem_ctrl.bytesPerActivate::512-639 5 4.42% 92.92% # Bytes accessed per row activation 198system.mem_ctrl.bytesPerActivate::640-767 4 3.54% 96.46% # Bytes accessed per row activation 199system.mem_ctrl.bytesPerActivate::768-895 1 0.88% 97.35% # Bytes accessed per row activation 200system.mem_ctrl.bytesPerActivate::1024-1151 3 2.65% 100.00% # Bytes accessed per row activation 201system.mem_ctrl.bytesPerActivate::total 113 # Bytes accessed per row activation 202system.mem_ctrl.totQLat 3878500 # Total ticks spent queuing 203system.mem_ctrl.totMemAccLat 11941000 # Total ticks spent from burst creation until serviced by the DRAM 204system.mem_ctrl.totBusLat 2150000 # Total ticks spent in databus transfers 205system.mem_ctrl.avgQLat 9019.77 # Average queueing delay per DRAM burst 206system.mem_ctrl.avgBusLat 5000.00 # Average bus latency per DRAM burst 207system.mem_ctrl.avgMemAccLat 27769.77 # Average memory access latency per DRAM burst 208system.mem_ctrl.avgRdBW 467.30 # Average DRAM read bandwidth in MiByte/s 209system.mem_ctrl.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s 210system.mem_ctrl.avgRdBWSys 467.30 # Average system read bandwidth in MiByte/s 211system.mem_ctrl.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s 212system.mem_ctrl.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 213system.mem_ctrl.busUtil 3.65 # Data bus utilization in percentage 214system.mem_ctrl.busUtilRead 3.65 # Data bus utilization in percentage for reads 215system.mem_ctrl.busUtilWrite 0.00 # Data bus utilization in percentage for writes 216system.mem_ctrl.avgRdQLen 1.00 # Average read queue length when enqueuing 217system.mem_ctrl.avgWrQLen 0.00 # Average write queue length when enqueuing 218system.mem_ctrl.readRowHits 313 # Number of row buffer hits during reads 219system.mem_ctrl.writeRowHits 0 # Number of row buffer hits during writes 220system.mem_ctrl.readRowHitRate 72.79 # Row buffer hit rate for reads 221system.mem_ctrl.writeRowHitRate nan # Row buffer hit rate for writes 222system.mem_ctrl.avgGap 136655.81 # Average gap between requests 223system.mem_ctrl.pageHitRate 72.79 # Row buffer hit rate, read and write combined 224system.mem_ctrl_0.actEnergy 196560 # Energy for activate commands per rank (pJ) 225system.mem_ctrl_0.preEnergy 107250 # Energy for precharge commands per rank (pJ) 226system.mem_ctrl_0.readEnergy 678600 # Energy for read commands per rank (pJ) 227system.mem_ctrl_0.writeEnergy 0 # Energy for write commands per rank (pJ) 228system.mem_ctrl_0.refreshEnergy 3559920 # Energy for refresh commands per rank (pJ) 229system.mem_ctrl_0.actBackEnergy 26204040 # Energy for active background per rank (pJ) 230system.mem_ctrl_0.preBackEnergy 9872250 # Energy for precharge background per rank (pJ) 231system.mem_ctrl_0.totalEnergy 40618620 # Total energy per rank (pJ) 232system.mem_ctrl_0.averagePower 741.706329 # Core power per rank (mW) 233system.mem_ctrl_0.memoryStateTime::IDLE 17140250 # Time in different power states 234system.mem_ctrl_0.memoryStateTime::REF 1820000 # Time in different power states 235system.mem_ctrl_0.memoryStateTime::PRE_PDN 0 # Time in different power states 236system.mem_ctrl_0.memoryStateTime::ACT 36672750 # Time in different power states 237system.mem_ctrl_0.memoryStateTime::ACT_PDN 0 # Time in different power states 238system.mem_ctrl_1.actEnergy 635040 # Energy for activate commands per rank (pJ) 239system.mem_ctrl_1.preEnergy 346500 # Energy for precharge commands per rank (pJ) 240system.mem_ctrl_1.readEnergy 2425800 # Energy for read commands per rank (pJ) 241system.mem_ctrl_1.writeEnergy 0 # Energy for write commands per rank (pJ) 242system.mem_ctrl_1.refreshEnergy 3559920 # Energy for refresh commands per rank (pJ) 243system.mem_ctrl_1.actBackEnergy 37227555 # Energy for active background per rank (pJ) 244system.mem_ctrl_1.preBackEnergy 202500 # Energy for precharge background per rank (pJ) 245system.mem_ctrl_1.totalEnergy 44397315 # Total energy per rank (pJ) 246system.mem_ctrl_1.averagePower 810.706261 # Core power per rank (mW) 247system.mem_ctrl_1.memoryStateTime::IDLE 145000 # Time in different power states 248system.mem_ctrl_1.memoryStateTime::REF 1820000 # Time in different power states 249system.mem_ctrl_1.memoryStateTime::PRE_PDN 0 # Time in different power states 250system.mem_ctrl_1.memoryStateTime::ACT 52812500 # Time in different power states 251system.mem_ctrl_1.memoryStateTime::ACT_PDN 0 # Time in different power states 252system.cpu.dtb.read_hits 0 # DTB read hits 253system.cpu.dtb.read_misses 0 # DTB read misses 254system.cpu.dtb.read_accesses 0 # DTB read accesses 255system.cpu.dtb.write_hits 0 # DTB write hits 256system.cpu.dtb.write_misses 0 # DTB write misses 257system.cpu.dtb.write_accesses 0 # DTB write accesses 258system.cpu.dtb.hits 0 # DTB hits 259system.cpu.dtb.misses 0 # DTB misses 260system.cpu.dtb.accesses 0 # DTB accesses 261system.cpu.itb.read_hits 0 # DTB read hits 262system.cpu.itb.read_misses 0 # DTB read misses 263system.cpu.itb.read_accesses 0 # DTB read accesses 264system.cpu.itb.write_hits 0 # DTB write hits 265system.cpu.itb.write_misses 0 # DTB write misses 266system.cpu.itb.write_accesses 0 # DTB write accesses 267system.cpu.itb.hits 0 # DTB hits 268system.cpu.itb.misses 0 # DTB misses 269system.cpu.itb.accesses 0 # DTB accesses 270system.cpu.workload.num_syscalls 7 # Number of system calls 271system.cpu.numCycles 58892 # number of cpu cycles simulated 272system.cpu.numWorkItemsStarted 0 # number of work items this cpu started 273system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 274system.cpu.committedInsts 5624 # Number of instructions committed 275system.cpu.committedOps 5624 # Number of ops (including micro ops) committed 276system.cpu.num_int_alu_accesses 4944 # Number of integer alu accesses 277system.cpu.num_fp_alu_accesses 2 # Number of float alu accesses 278system.cpu.num_func_calls 190 # number of times a function call or return occured 279system.cpu.num_conditional_control_insts 649 # number of instructions that are conditional controls 280system.cpu.num_int_insts 4944 # number of integer instructions 281system.cpu.num_fp_insts 2 # number of float instructions 282system.cpu.num_int_register_reads 7054 # number of times the integer registers were read 283system.cpu.num_int_register_writes 3281 # number of times the integer registers were written 284system.cpu.num_fp_register_reads 3 # number of times the floating registers were read 285system.cpu.num_fp_register_writes 1 # number of times the floating registers were written 286system.cpu.num_mem_refs 2034 # number of memory refs 287system.cpu.num_load_insts 1132 # Number of load instructions 288system.cpu.num_store_insts 902 # Number of store instructions 289system.cpu.num_idle_cycles 0 # Number of idle cycles 290system.cpu.num_busy_cycles 58892 # Number of busy cycles 291system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles 292system.cpu.idle_fraction 0 # Percentage of idle cycles 293system.cpu.Branches 883 # Number of branches fetched 294system.cpu.op_class::No_OpClass 637 11.32% 11.32% # Class of executed instruction 295system.cpu.op_class::IntAlu 2950 52.44% 63.77% # Class of executed instruction 296system.cpu.op_class::IntMult 2 0.04% 63.80% # Class of executed instruction 297system.cpu.op_class::IntDiv 0 0.00% 63.80% # Class of executed instruction 298system.cpu.op_class::FloatAdd 2 0.04% 63.84% # Class of executed instruction 299system.cpu.op_class::FloatCmp 0 0.00% 63.84% # Class of executed instruction 300system.cpu.op_class::FloatCvt 0 0.00% 63.84% # Class of executed instruction 301system.cpu.op_class::FloatMult 0 0.00% 63.84% # Class of executed instruction 302system.cpu.op_class::FloatDiv 0 0.00% 63.84% # Class of executed instruction 303system.cpu.op_class::FloatSqrt 0 0.00% 63.84% # Class of executed instruction 304system.cpu.op_class::SimdAdd 0 0.00% 63.84% # Class of executed instruction 305system.cpu.op_class::SimdAddAcc 0 0.00% 63.84% # Class of executed instruction 306system.cpu.op_class::SimdAlu 0 0.00% 63.84% # Class of executed instruction 307system.cpu.op_class::SimdCmp 0 0.00% 63.84% # Class of executed instruction 308system.cpu.op_class::SimdCvt 0 0.00% 63.84% # Class of executed instruction 309system.cpu.op_class::SimdMisc 0 0.00% 63.84% # Class of executed instruction 310system.cpu.op_class::SimdMult 0 0.00% 63.84% # Class of executed instruction 311system.cpu.op_class::SimdMultAcc 0 0.00% 63.84% # Class of executed instruction 312system.cpu.op_class::SimdShift 0 0.00% 63.84% # Class of executed instruction 313system.cpu.op_class::SimdShiftAcc 0 0.00% 63.84% # Class of executed instruction 314system.cpu.op_class::SimdSqrt 0 0.00% 63.84% # Class of executed instruction 315system.cpu.op_class::SimdFloatAdd 0 0.00% 63.84% # Class of executed instruction 316system.cpu.op_class::SimdFloatAlu 0 0.00% 63.84% # Class of executed instruction 317system.cpu.op_class::SimdFloatCmp 0 0.00% 63.84% # Class of executed instruction 318system.cpu.op_class::SimdFloatCvt 0 0.00% 63.84% # Class of executed instruction 319system.cpu.op_class::SimdFloatDiv 0 0.00% 63.84% # Class of executed instruction 320system.cpu.op_class::SimdFloatMisc 0 0.00% 63.84% # Class of executed instruction 321system.cpu.op_class::SimdFloatMult 0 0.00% 63.84% # Class of executed instruction 322system.cpu.op_class::SimdFloatMultAcc 0 0.00% 63.84% # Class of executed instruction 323system.cpu.op_class::SimdFloatSqrt 0 0.00% 63.84% # Class of executed instruction 324system.cpu.op_class::MemRead 1132 20.12% 83.96% # Class of executed instruction 325system.cpu.op_class::MemWrite 902 16.04% 100.00% # Class of executed instruction 326system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction 327system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction 328system.cpu.op_class::total 5625 # Class of executed instruction 329system.cpu.dcache.tags.replacements 0 # number of replacements 330system.cpu.dcache.tags.tagsinuse 86.277492 # Cycle average of tags in use 331system.cpu.dcache.tags.total_refs 1896 # Total number of references to valid blocks. 332system.cpu.dcache.tags.sampled_refs 137 # Sample count of references to valid blocks. 333system.cpu.dcache.tags.avg_refs 13.839416 # Average number of references to valid blocks. 334system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 335system.cpu.dcache.tags.occ_blocks::cpu.data 86.277492 # Average occupied blocks per requestor 336system.cpu.dcache.tags.occ_percent::cpu.data 0.084255 # Average percentage of cache occupancy 337system.cpu.dcache.tags.occ_percent::total 0.084255 # Average percentage of cache occupancy 338system.cpu.dcache.tags.occ_task_id_blocks::1024 137 # Occupied blocks per task id 339system.cpu.dcache.tags.age_task_id_blocks_1024::0 6 # Occupied blocks per task id 340system.cpu.dcache.tags.age_task_id_blocks_1024::1 131 # Occupied blocks per task id 341system.cpu.dcache.tags.occ_task_id_percent::1024 0.133789 # Percentage of cache occupancy per task id 342system.cpu.dcache.tags.tag_accesses 4203 # Number of tag accesses 343system.cpu.dcache.tags.data_accesses 4203 # Number of data accesses 344system.cpu.dcache.ReadReq_hits::cpu.data 1045 # number of ReadReq hits 345system.cpu.dcache.ReadReq_hits::total 1045 # number of ReadReq hits 346system.cpu.dcache.WriteReq_hits::cpu.data 851 # number of WriteReq hits 347system.cpu.dcache.WriteReq_hits::total 851 # number of WriteReq hits 348system.cpu.dcache.demand_hits::cpu.data 1896 # number of demand (read+write) hits 349system.cpu.dcache.demand_hits::total 1896 # number of demand (read+write) hits 350system.cpu.dcache.overall_hits::cpu.data 1896 # number of overall hits 351system.cpu.dcache.overall_hits::total 1896 # number of overall hits 352system.cpu.dcache.ReadReq_misses::cpu.data 87 # number of ReadReq misses 353system.cpu.dcache.ReadReq_misses::total 87 # number of ReadReq misses 354system.cpu.dcache.WriteReq_misses::cpu.data 50 # number of WriteReq misses 355system.cpu.dcache.WriteReq_misses::total 50 # number of WriteReq misses 356system.cpu.dcache.demand_misses::cpu.data 137 # number of demand (read+write) misses 357system.cpu.dcache.demand_misses::total 137 # number of demand (read+write) misses 358system.cpu.dcache.overall_misses::cpu.data 137 # number of overall misses 359system.cpu.dcache.overall_misses::total 137 # number of overall misses 360system.cpu.dcache.ReadReq_miss_latency::cpu.data 8910000 # number of ReadReq miss cycles 361system.cpu.dcache.ReadReq_miss_latency::total 8910000 # number of ReadReq miss cycles 362system.cpu.dcache.WriteReq_miss_latency::cpu.data 5264000 # number of WriteReq miss cycles 363system.cpu.dcache.WriteReq_miss_latency::total 5264000 # number of WriteReq miss cycles 364system.cpu.dcache.demand_miss_latency::cpu.data 14174000 # number of demand (read+write) miss cycles 365system.cpu.dcache.demand_miss_latency::total 14174000 # number of demand (read+write) miss cycles 366system.cpu.dcache.overall_miss_latency::cpu.data 14174000 # number of overall miss cycles 367system.cpu.dcache.overall_miss_latency::total 14174000 # number of overall miss cycles 368system.cpu.dcache.ReadReq_accesses::cpu.data 1132 # number of ReadReq accesses(hits+misses) 369system.cpu.dcache.ReadReq_accesses::total 1132 # number of ReadReq accesses(hits+misses) 370system.cpu.dcache.WriteReq_accesses::cpu.data 901 # number of WriteReq accesses(hits+misses) 371system.cpu.dcache.WriteReq_accesses::total 901 # number of WriteReq accesses(hits+misses) 372system.cpu.dcache.demand_accesses::cpu.data 2033 # number of demand (read+write) accesses 373system.cpu.dcache.demand_accesses::total 2033 # number of demand (read+write) accesses 374system.cpu.dcache.overall_accesses::cpu.data 2033 # number of overall (read+write) accesses 375system.cpu.dcache.overall_accesses::total 2033 # number of overall (read+write) accesses 376system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.076855 # miss rate for ReadReq accesses 377system.cpu.dcache.ReadReq_miss_rate::total 0.076855 # miss rate for ReadReq accesses 378system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.055494 # miss rate for WriteReq accesses 379system.cpu.dcache.WriteReq_miss_rate::total 0.055494 # miss rate for WriteReq accesses 380system.cpu.dcache.demand_miss_rate::cpu.data 0.067388 # miss rate for demand accesses 381system.cpu.dcache.demand_miss_rate::total 0.067388 # miss rate for demand accesses 382system.cpu.dcache.overall_miss_rate::cpu.data 0.067388 # miss rate for overall accesses 383system.cpu.dcache.overall_miss_rate::total 0.067388 # miss rate for overall accesses 384system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 102413.793103 # average ReadReq miss latency 385system.cpu.dcache.ReadReq_avg_miss_latency::total 102413.793103 # average ReadReq miss latency 386system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 105280 # average WriteReq miss latency 387system.cpu.dcache.WriteReq_avg_miss_latency::total 105280 # average WriteReq miss latency 388system.cpu.dcache.demand_avg_miss_latency::cpu.data 103459.854015 # average overall miss latency 389system.cpu.dcache.demand_avg_miss_latency::total 103459.854015 # average overall miss latency 390system.cpu.dcache.overall_avg_miss_latency::cpu.data 103459.854015 # average overall miss latency 391system.cpu.dcache.overall_avg_miss_latency::total 103459.854015 # average overall miss latency 392system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 393system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 394system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 395system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 396system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 397system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 398system.cpu.dcache.fast_writes 0 # number of fast writes performed 399system.cpu.dcache.cache_copies 0 # number of cache copies performed 400system.cpu.dcache.ReadReq_mshr_misses::cpu.data 87 # number of ReadReq MSHR misses 401system.cpu.dcache.ReadReq_mshr_misses::total 87 # number of ReadReq MSHR misses 402system.cpu.dcache.WriteReq_mshr_misses::cpu.data 50 # number of WriteReq MSHR misses 403system.cpu.dcache.WriteReq_mshr_misses::total 50 # number of WriteReq MSHR misses 404system.cpu.dcache.demand_mshr_misses::cpu.data 137 # number of demand (read+write) MSHR misses 405system.cpu.dcache.demand_mshr_misses::total 137 # number of demand (read+write) MSHR misses 406system.cpu.dcache.overall_mshr_misses::cpu.data 137 # number of overall MSHR misses 407system.cpu.dcache.overall_mshr_misses::total 137 # number of overall MSHR misses 408system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 8736000 # number of ReadReq MSHR miss cycles 409system.cpu.dcache.ReadReq_mshr_miss_latency::total 8736000 # number of ReadReq MSHR miss cycles 410system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5164000 # number of WriteReq MSHR miss cycles 411system.cpu.dcache.WriteReq_mshr_miss_latency::total 5164000 # number of WriteReq MSHR miss cycles 412system.cpu.dcache.demand_mshr_miss_latency::cpu.data 13900000 # number of demand (read+write) MSHR miss cycles 413system.cpu.dcache.demand_mshr_miss_latency::total 13900000 # number of demand (read+write) MSHR miss cycles 414system.cpu.dcache.overall_mshr_miss_latency::cpu.data 13900000 # number of overall MSHR miss cycles 415system.cpu.dcache.overall_mshr_miss_latency::total 13900000 # number of overall MSHR miss cycles 416system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.076855 # mshr miss rate for ReadReq accesses 417system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.076855 # mshr miss rate for ReadReq accesses 418system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.055494 # mshr miss rate for WriteReq accesses 419system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.055494 # mshr miss rate for WriteReq accesses 420system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.067388 # mshr miss rate for demand accesses 421system.cpu.dcache.demand_mshr_miss_rate::total 0.067388 # mshr miss rate for demand accesses 422system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.067388 # mshr miss rate for overall accesses 423system.cpu.dcache.overall_mshr_miss_rate::total 0.067388 # mshr miss rate for overall accesses 424system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 100413.793103 # average ReadReq mshr miss latency 425system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 100413.793103 # average ReadReq mshr miss latency 426system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 103280 # average WriteReq mshr miss latency 427system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 103280 # average WriteReq mshr miss latency 428system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 101459.854015 # average overall mshr miss latency 429system.cpu.dcache.demand_avg_mshr_miss_latency::total 101459.854015 # average overall mshr miss latency 430system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 101459.854015 # average overall mshr miss latency 431system.cpu.dcache.overall_avg_mshr_miss_latency::total 101459.854015 # average overall mshr miss latency 432system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 433system.cpu.icache.tags.replacements 94 # number of replacements 434system.cpu.icache.tags.tagsinuse 110.157629 # Cycle average of tags in use 435system.cpu.icache.tags.total_refs 5329 # Total number of references to valid blocks. 436system.cpu.icache.tags.sampled_refs 297 # Sample count of references to valid blocks. 437system.cpu.icache.tags.avg_refs 17.942761 # Average number of references to valid blocks. 438system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 439system.cpu.icache.tags.occ_blocks::cpu.inst 110.157629 # Average occupied blocks per requestor 440system.cpu.icache.tags.occ_percent::cpu.inst 0.430303 # Average percentage of cache occupancy 441system.cpu.icache.tags.occ_percent::total 0.430303 # Average percentage of cache occupancy 442system.cpu.icache.tags.occ_task_id_blocks::1024 203 # Occupied blocks per task id 443system.cpu.icache.tags.age_task_id_blocks_1024::0 64 # Occupied blocks per task id 444system.cpu.icache.tags.age_task_id_blocks_1024::1 139 # Occupied blocks per task id 445system.cpu.icache.tags.occ_task_id_percent::1024 0.792969 # Percentage of cache occupancy per task id 446system.cpu.icache.tags.tag_accesses 11549 # Number of tag accesses 447system.cpu.icache.tags.data_accesses 11549 # Number of data accesses 448system.cpu.icache.ReadReq_hits::cpu.inst 5329 # number of ReadReq hits 449system.cpu.icache.ReadReq_hits::total 5329 # number of ReadReq hits 450system.cpu.icache.demand_hits::cpu.inst 5329 # number of demand (read+write) hits 451system.cpu.icache.demand_hits::total 5329 # number of demand (read+write) hits 452system.cpu.icache.overall_hits::cpu.inst 5329 # number of overall hits 453system.cpu.icache.overall_hits::total 5329 # number of overall hits 454system.cpu.icache.ReadReq_misses::cpu.inst 297 # number of ReadReq misses 455system.cpu.icache.ReadReq_misses::total 297 # number of ReadReq misses 456system.cpu.icache.demand_misses::cpu.inst 297 # number of demand (read+write) misses 457system.cpu.icache.demand_misses::total 297 # number of demand (read+write) misses 458system.cpu.icache.overall_misses::cpu.inst 297 # number of overall misses 459system.cpu.icache.overall_misses::total 297 # number of overall misses 460system.cpu.icache.ReadReq_miss_latency::cpu.inst 30270000 # number of ReadReq miss cycles 461system.cpu.icache.ReadReq_miss_latency::total 30270000 # number of ReadReq miss cycles 462system.cpu.icache.demand_miss_latency::cpu.inst 30270000 # number of demand (read+write) miss cycles 463system.cpu.icache.demand_miss_latency::total 30270000 # number of demand (read+write) miss cycles 464system.cpu.icache.overall_miss_latency::cpu.inst 30270000 # number of overall miss cycles 465system.cpu.icache.overall_miss_latency::total 30270000 # number of overall miss cycles 466system.cpu.icache.ReadReq_accesses::cpu.inst 5626 # number of ReadReq accesses(hits+misses) 467system.cpu.icache.ReadReq_accesses::total 5626 # number of ReadReq accesses(hits+misses) 468system.cpu.icache.demand_accesses::cpu.inst 5626 # number of demand (read+write) accesses 469system.cpu.icache.demand_accesses::total 5626 # number of demand (read+write) accesses 470system.cpu.icache.overall_accesses::cpu.inst 5626 # number of overall (read+write) accesses 471system.cpu.icache.overall_accesses::total 5626 # number of overall (read+write) accesses 472system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.052791 # miss rate for ReadReq accesses 473system.cpu.icache.ReadReq_miss_rate::total 0.052791 # miss rate for ReadReq accesses 474system.cpu.icache.demand_miss_rate::cpu.inst 0.052791 # miss rate for demand accesses 475system.cpu.icache.demand_miss_rate::total 0.052791 # miss rate for demand accesses 476system.cpu.icache.overall_miss_rate::cpu.inst 0.052791 # miss rate for overall accesses 477system.cpu.icache.overall_miss_rate::total 0.052791 # miss rate for overall accesses 478system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 101919.191919 # average ReadReq miss latency 479system.cpu.icache.ReadReq_avg_miss_latency::total 101919.191919 # average ReadReq miss latency 480system.cpu.icache.demand_avg_miss_latency::cpu.inst 101919.191919 # average overall miss latency 481system.cpu.icache.demand_avg_miss_latency::total 101919.191919 # average overall miss latency 482system.cpu.icache.overall_avg_miss_latency::cpu.inst 101919.191919 # average overall miss latency 483system.cpu.icache.overall_avg_miss_latency::total 101919.191919 # average overall miss latency 484system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 485system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 486system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 487system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 488system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 489system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 490system.cpu.icache.fast_writes 0 # number of fast writes performed 491system.cpu.icache.cache_copies 0 # number of cache copies performed 492system.cpu.icache.ReadReq_mshr_misses::cpu.inst 297 # number of ReadReq MSHR misses 493system.cpu.icache.ReadReq_mshr_misses::total 297 # number of ReadReq MSHR misses 494system.cpu.icache.demand_mshr_misses::cpu.inst 297 # number of demand (read+write) MSHR misses 495system.cpu.icache.demand_mshr_misses::total 297 # number of demand (read+write) MSHR misses 496system.cpu.icache.overall_mshr_misses::cpu.inst 297 # number of overall MSHR misses 497system.cpu.icache.overall_mshr_misses::total 297 # number of overall MSHR misses 498system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 29676000 # number of ReadReq MSHR miss cycles 499system.cpu.icache.ReadReq_mshr_miss_latency::total 29676000 # number of ReadReq MSHR miss cycles 500system.cpu.icache.demand_mshr_miss_latency::cpu.inst 29676000 # number of demand (read+write) MSHR miss cycles 501system.cpu.icache.demand_mshr_miss_latency::total 29676000 # number of demand (read+write) MSHR miss cycles 502system.cpu.icache.overall_mshr_miss_latency::cpu.inst 29676000 # number of overall MSHR miss cycles 503system.cpu.icache.overall_mshr_miss_latency::total 29676000 # number of overall MSHR miss cycles 504system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.052791 # mshr miss rate for ReadReq accesses 505system.cpu.icache.ReadReq_mshr_miss_rate::total 0.052791 # mshr miss rate for ReadReq accesses 506system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.052791 # mshr miss rate for demand accesses 507system.cpu.icache.demand_mshr_miss_rate::total 0.052791 # mshr miss rate for demand accesses 508system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.052791 # mshr miss rate for overall accesses 509system.cpu.icache.overall_mshr_miss_rate::total 0.052791 # mshr miss rate for overall accesses 510system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 99919.191919 # average ReadReq mshr miss latency 511system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99919.191919 # average ReadReq mshr miss latency 512system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 99919.191919 # average overall mshr miss latency 513system.cpu.icache.demand_avg_mshr_miss_latency::total 99919.191919 # average overall mshr miss latency 514system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 99919.191919 # average overall mshr miss latency 515system.cpu.icache.overall_avg_mshr_miss_latency::total 99919.191919 # average overall mshr miss latency 516system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate	11host_seconds 0.01 # Real time elapsed on the host 12sim_insts 5624 # Number of instructions simulated 13sim_ops 5624 # Number of ops (including micro ops) simulated 14system.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 15system.clk_domain.clock 1000 # Clock period in ticks 16system.mem_ctrl.bytes_read::cpu.inst 18752 # Number of bytes read from this memory 17system.mem_ctrl.bytes_read::cpu.data 8768 # Number of bytes read from this memory 18system.mem_ctrl.bytes_read::total 27520 # Number of bytes read from this memory 19system.mem_ctrl.bytes_inst_read::cpu.inst 18752 # Number of instructions bytes read from this memory 20system.mem_ctrl.bytes_inst_read::total 18752 # Number of instructions bytes read from this memory 21system.mem_ctrl.num_reads::cpu.inst 293 # Number of read requests responded to by this memory 22system.mem_ctrl.num_reads::cpu.data 137 # Number of read requests responded to by this memory 23system.mem_ctrl.num_reads::total 430 # Number of read requests responded to by this memory 24system.mem_ctrl.bw_read::cpu.inst 318413367 # Total read bandwidth from this memory (bytes/s) 25system.mem_ctrl.bw_read::cpu.data 148882701 # Total read bandwidth from this memory (bytes/s) 26system.mem_ctrl.bw_read::total 467296067 # Total read bandwidth from this memory (bytes/s) 27system.mem_ctrl.bw_inst_read::cpu.inst 318413367 # Instruction read bandwidth from this memory (bytes/s) 28system.mem_ctrl.bw_inst_read::total 318413367 # Instruction read bandwidth from this memory (bytes/s) 29system.mem_ctrl.bw_total::cpu.inst 318413367 # Total bandwidth to/from this memory (bytes/s) 30system.mem_ctrl.bw_total::cpu.data 148882701 # Total bandwidth to/from this memory (bytes/s) 31system.mem_ctrl.bw_total::total 467296067 # Total bandwidth to/from this memory (bytes/s) 32system.mem_ctrl.readReqs 430 # Number of read requests accepted 33system.mem_ctrl.writeReqs 0 # Number of write requests accepted 34system.mem_ctrl.readBursts 430 # Number of DRAM read bursts, including those serviced by the write queue 35system.mem_ctrl.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue 36system.mem_ctrl.bytesReadDRAM 27520 # Total number of bytes read from DRAM 37system.mem_ctrl.bytesReadWrQ 0 # Total number of bytes read from write queue 38system.mem_ctrl.bytesWritten 0 # Total number of bytes written to DRAM 39system.mem_ctrl.bytesReadSys 27520 # Total read bytes from the system interface side 40system.mem_ctrl.bytesWrittenSys 0 # Total written bytes from the system interface side 41system.mem_ctrl.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue 42system.mem_ctrl.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one 43system.mem_ctrl.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 44system.mem_ctrl.perBankRdBursts::0 25 # Per bank write bursts 45system.mem_ctrl.perBankRdBursts::1 0 # Per bank write bursts 46system.mem_ctrl.perBankRdBursts::2 0 # Per bank write bursts 47system.mem_ctrl.perBankRdBursts::3 0 # Per bank write bursts 48system.mem_ctrl.perBankRdBursts::4 6 # Per bank write bursts 49system.mem_ctrl.perBankRdBursts::5 3 # Per bank write bursts 50system.mem_ctrl.perBankRdBursts::6 11 # Per bank write bursts 51system.mem_ctrl.perBankRdBursts::7 49 # Per bank write bursts 52system.mem_ctrl.perBankRdBursts::8 53 # Per bank write bursts 53system.mem_ctrl.perBankRdBursts::9 74 # Per bank write bursts 54system.mem_ctrl.perBankRdBursts::10 34 # Per bank write bursts 55system.mem_ctrl.perBankRdBursts::11 19 # Per bank write bursts 56system.mem_ctrl.perBankRdBursts::12 50 # Per bank write bursts 57system.mem_ctrl.perBankRdBursts::13 27 # Per bank write bursts 58system.mem_ctrl.perBankRdBursts::14 72 # Per bank write bursts 59system.mem_ctrl.perBankRdBursts::15 7 # Per bank write bursts 60system.mem_ctrl.perBankWrBursts::0 0 # Per bank write bursts 61system.mem_ctrl.perBankWrBursts::1 0 # Per bank write bursts 62system.mem_ctrl.perBankWrBursts::2 0 # Per bank write bursts 63system.mem_ctrl.perBankWrBursts::3 0 # Per bank write bursts 64system.mem_ctrl.perBankWrBursts::4 0 # Per bank write bursts 65system.mem_ctrl.perBankWrBursts::5 0 # Per bank write bursts 66system.mem_ctrl.perBankWrBursts::6 0 # Per bank write bursts 67system.mem_ctrl.perBankWrBursts::7 0 # Per bank write bursts 68system.mem_ctrl.perBankWrBursts::8 0 # Per bank write bursts 69system.mem_ctrl.perBankWrBursts::9 0 # Per bank write bursts 70system.mem_ctrl.perBankWrBursts::10 0 # Per bank write bursts 71system.mem_ctrl.perBankWrBursts::11 0 # Per bank write bursts 72system.mem_ctrl.perBankWrBursts::12 0 # Per bank write bursts 73system.mem_ctrl.perBankWrBursts::13 0 # Per bank write bursts 74system.mem_ctrl.perBankWrBursts::14 0 # Per bank write bursts 75system.mem_ctrl.perBankWrBursts::15 0 # Per bank write bursts 76system.mem_ctrl.numRdRetry 0 # Number of times read queue was full causing retry 77system.mem_ctrl.numWrRetry 0 # Number of times write queue was full causing retry 78system.mem_ctrl.totGap 58762000 # Total gap between requests 79system.mem_ctrl.readPktSize::0 0 # Read request sizes (log2) 80system.mem_ctrl.readPktSize::1 0 # Read request sizes (log2) 81system.mem_ctrl.readPktSize::2 0 # Read request sizes (log2) 82system.mem_ctrl.readPktSize::3 0 # Read request sizes (log2) 83system.mem_ctrl.readPktSize::4 0 # Read request sizes (log2) 84system.mem_ctrl.readPktSize::5 0 # Read request sizes (log2) 85system.mem_ctrl.readPktSize::6 430 # Read request sizes (log2) 86system.mem_ctrl.writePktSize::0 0 # Write request sizes (log2) 87system.mem_ctrl.writePktSize::1 0 # Write request sizes (log2) 88system.mem_ctrl.writePktSize::2 0 # Write request sizes (log2) 89system.mem_ctrl.writePktSize::3 0 # Write request sizes (log2) 90system.mem_ctrl.writePktSize::4 0 # Write request sizes (log2) 91system.mem_ctrl.writePktSize::5 0 # Write request sizes (log2) 92system.mem_ctrl.writePktSize::6 0 # Write request sizes (log2) 93system.mem_ctrl.rdQLenPdf::0 430 # What read queue length does an incoming req see 94system.mem_ctrl.rdQLenPdf::1 0 # What read queue length does an incoming req see 95system.mem_ctrl.rdQLenPdf::2 0 # What read queue length does an incoming req see 96system.mem_ctrl.rdQLenPdf::3 0 # What read queue length does an incoming req see 97system.mem_ctrl.rdQLenPdf::4 0 # What read queue length does an incoming req see 98system.mem_ctrl.rdQLenPdf::5 0 # What read queue length does an incoming req see 99system.mem_ctrl.rdQLenPdf::6 0 # What read queue length does an incoming req see 100system.mem_ctrl.rdQLenPdf::7 0 # What read queue length does an incoming req see 101system.mem_ctrl.rdQLenPdf::8 0 # What read queue length does an incoming req see 102system.mem_ctrl.rdQLenPdf::9 0 # What read queue length does an incoming req see 103system.mem_ctrl.rdQLenPdf::10 0 # What read queue length does an incoming req see 104system.mem_ctrl.rdQLenPdf::11 0 # What read queue length does an incoming req see 105system.mem_ctrl.rdQLenPdf::12 0 # What read queue length does an incoming req see 106system.mem_ctrl.rdQLenPdf::13 0 # What read queue length does an incoming req see 107system.mem_ctrl.rdQLenPdf::14 0 # What read queue length does an incoming req see 108system.mem_ctrl.rdQLenPdf::15 0 # What read queue length does an incoming req see 109system.mem_ctrl.rdQLenPdf::16 0 # What read queue length does an incoming req see 110system.mem_ctrl.rdQLenPdf::17 0 # What read queue length does an incoming req see 111system.mem_ctrl.rdQLenPdf::18 0 # What read queue length does an incoming req see 112system.mem_ctrl.rdQLenPdf::19 0 # What read queue length does an incoming req see 113system.mem_ctrl.rdQLenPdf::20 0 # What read queue length does an incoming req see 114system.mem_ctrl.rdQLenPdf::21 0 # What read queue length does an incoming req see 115system.mem_ctrl.rdQLenPdf::22 0 # What read queue length does an incoming req see 116system.mem_ctrl.rdQLenPdf::23 0 # What read queue length does an incoming req see 117system.mem_ctrl.rdQLenPdf::24 0 # What read queue length does an incoming req see 118system.mem_ctrl.rdQLenPdf::25 0 # What read queue length does an incoming req see 119system.mem_ctrl.rdQLenPdf::26 0 # What read queue length does an incoming req see 120system.mem_ctrl.rdQLenPdf::27 0 # What read queue length does an incoming req see 121system.mem_ctrl.rdQLenPdf::28 0 # What read queue length does an incoming req see 122system.mem_ctrl.rdQLenPdf::29 0 # What read queue length does an incoming req see 123system.mem_ctrl.rdQLenPdf::30 0 # What read queue length does an incoming req see 124system.mem_ctrl.rdQLenPdf::31 0 # What read queue length does an incoming req see 125system.mem_ctrl.wrQLenPdf::0 0 # What write queue length does an incoming req see 126system.mem_ctrl.wrQLenPdf::1 0 # What write queue length does an incoming req see 127system.mem_ctrl.wrQLenPdf::2 0 # What write queue length does an incoming req see 128system.mem_ctrl.wrQLenPdf::3 0 # What write queue length does an incoming req see 129system.mem_ctrl.wrQLenPdf::4 0 # What write queue length does an incoming req see 130system.mem_ctrl.wrQLenPdf::5 0 # What write queue length does an incoming req see 131system.mem_ctrl.wrQLenPdf::6 0 # What write queue length does an incoming req see 132system.mem_ctrl.wrQLenPdf::7 0 # What write queue length does an incoming req see 133system.mem_ctrl.wrQLenPdf::8 0 # What write queue length does an incoming req see 134system.mem_ctrl.wrQLenPdf::9 0 # What write queue length does an incoming req see 135system.mem_ctrl.wrQLenPdf::10 0 # What write queue length does an incoming req see 136system.mem_ctrl.wrQLenPdf::11 0 # What write queue length does an incoming req see 137system.mem_ctrl.wrQLenPdf::12 0 # What write queue length does an incoming req see 138system.mem_ctrl.wrQLenPdf::13 0 # What write queue length does an incoming req see 139system.mem_ctrl.wrQLenPdf::14 0 # What write queue length does an incoming req see 140system.mem_ctrl.wrQLenPdf::15 0 # What write queue length does an incoming req see 141system.mem_ctrl.wrQLenPdf::16 0 # What write queue length does an incoming req see 142system.mem_ctrl.wrQLenPdf::17 0 # What write queue length does an incoming req see 143system.mem_ctrl.wrQLenPdf::18 0 # What write queue length does an incoming req see 144system.mem_ctrl.wrQLenPdf::19 0 # What write queue length does an incoming req see 145system.mem_ctrl.wrQLenPdf::20 0 # What write queue length does an incoming req see 146system.mem_ctrl.wrQLenPdf::21 0 # What write queue length does an incoming req see 147system.mem_ctrl.wrQLenPdf::22 0 # What write queue length does an incoming req see 148system.mem_ctrl.wrQLenPdf::23 0 # What write queue length does an incoming req see 149system.mem_ctrl.wrQLenPdf::24 0 # What write queue length does an incoming req see 150system.mem_ctrl.wrQLenPdf::25 0 # What write queue length does an incoming req see 151system.mem_ctrl.wrQLenPdf::26 0 # What write queue length does an incoming req see 152system.mem_ctrl.wrQLenPdf::27 0 # What write queue length does an incoming req see 153system.mem_ctrl.wrQLenPdf::28 0 # What write queue length does an incoming req see 154system.mem_ctrl.wrQLenPdf::29 0 # What write queue length does an incoming req see 155system.mem_ctrl.wrQLenPdf::30 0 # What write queue length does an incoming req see 156system.mem_ctrl.wrQLenPdf::31 0 # What write queue length does an incoming req see 157system.mem_ctrl.wrQLenPdf::32 0 # What write queue length does an incoming req see 158system.mem_ctrl.wrQLenPdf::33 0 # What write queue length does an incoming req see 159system.mem_ctrl.wrQLenPdf::34 0 # What write queue length does an incoming req see 160system.mem_ctrl.wrQLenPdf::35 0 # What write queue length does an incoming req see 161system.mem_ctrl.wrQLenPdf::36 0 # What write queue length does an incoming req see 162system.mem_ctrl.wrQLenPdf::37 0 # What write queue length does an incoming req see 163system.mem_ctrl.wrQLenPdf::38 0 # What write queue length does an incoming req see 164system.mem_ctrl.wrQLenPdf::39 0 # What write queue length does an incoming req see 165system.mem_ctrl.wrQLenPdf::40 0 # What write queue length does an incoming req see 166system.mem_ctrl.wrQLenPdf::41 0 # What write queue length does an incoming req see 167system.mem_ctrl.wrQLenPdf::42 0 # What write queue length does an incoming req see 168system.mem_ctrl.wrQLenPdf::43 0 # What write queue length does an incoming req see 169system.mem_ctrl.wrQLenPdf::44 0 # What write queue length does an incoming req see 170system.mem_ctrl.wrQLenPdf::45 0 # What write queue length does an incoming req see 171system.mem_ctrl.wrQLenPdf::46 0 # What write queue length does an incoming req see 172system.mem_ctrl.wrQLenPdf::47 0 # What write queue length does an incoming req see 173system.mem_ctrl.wrQLenPdf::48 0 # What write queue length does an incoming req see 174system.mem_ctrl.wrQLenPdf::49 0 # What write queue length does an incoming req see 175system.mem_ctrl.wrQLenPdf::50 0 # What write queue length does an incoming req see 176system.mem_ctrl.wrQLenPdf::51 0 # What write queue length does an incoming req see 177system.mem_ctrl.wrQLenPdf::52 0 # What write queue length does an incoming req see 178system.mem_ctrl.wrQLenPdf::53 0 # What write queue length does an incoming req see 179system.mem_ctrl.wrQLenPdf::54 0 # What write queue length does an incoming req see 180system.mem_ctrl.wrQLenPdf::55 0 # What write queue length does an incoming req see 181system.mem_ctrl.wrQLenPdf::56 0 # What write queue length does an incoming req see 182system.mem_ctrl.wrQLenPdf::57 0 # What write queue length does an incoming req see 183system.mem_ctrl.wrQLenPdf::58 0 # What write queue length does an incoming req see 184system.mem_ctrl.wrQLenPdf::59 0 # What write queue length does an incoming req see 185system.mem_ctrl.wrQLenPdf::60 0 # What write queue length does an incoming req see 186system.mem_ctrl.wrQLenPdf::61 0 # What write queue length does an incoming req see 187system.mem_ctrl.wrQLenPdf::62 0 # What write queue length does an incoming req see 188system.mem_ctrl.wrQLenPdf::63 0 # What write queue length does an incoming req see 189system.mem_ctrl.bytesPerActivate::samples 113 # Bytes accessed per row activation 190system.mem_ctrl.bytesPerActivate::mean 232.212389 # Bytes accessed per row activation 191system.mem_ctrl.bytesPerActivate::gmean 169.054443 # Bytes accessed per row activation 192system.mem_ctrl.bytesPerActivate::stdev 210.567831 # Bytes accessed per row activation 193system.mem_ctrl.bytesPerActivate::0-127 30 26.55% 26.55% # Bytes accessed per row activation 194system.mem_ctrl.bytesPerActivate::128-255 44 38.94% 65.49% # Bytes accessed per row activation 195system.mem_ctrl.bytesPerActivate::256-383 17 15.04% 80.53% # Bytes accessed per row activation 196system.mem_ctrl.bytesPerActivate::384-511 9 7.96% 88.50% # Bytes accessed per row activation 197system.mem_ctrl.bytesPerActivate::512-639 5 4.42% 92.92% # Bytes accessed per row activation 198system.mem_ctrl.bytesPerActivate::640-767 4 3.54% 96.46% # Bytes accessed per row activation 199system.mem_ctrl.bytesPerActivate::768-895 1 0.88% 97.35% # Bytes accessed per row activation 200system.mem_ctrl.bytesPerActivate::1024-1151 3 2.65% 100.00% # Bytes accessed per row activation 201system.mem_ctrl.bytesPerActivate::total 113 # Bytes accessed per row activation 202system.mem_ctrl.totQLat 3878500 # Total ticks spent queuing 203system.mem_ctrl.totMemAccLat 11941000 # Total ticks spent from burst creation until serviced by the DRAM 204system.mem_ctrl.totBusLat 2150000 # Total ticks spent in databus transfers 205system.mem_ctrl.avgQLat 9019.77 # Average queueing delay per DRAM burst 206system.mem_ctrl.avgBusLat 5000.00 # Average bus latency per DRAM burst 207system.mem_ctrl.avgMemAccLat 27769.77 # Average memory access latency per DRAM burst 208system.mem_ctrl.avgRdBW 467.30 # Average DRAM read bandwidth in MiByte/s 209system.mem_ctrl.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s 210system.mem_ctrl.avgRdBWSys 467.30 # Average system read bandwidth in MiByte/s 211system.mem_ctrl.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s 212system.mem_ctrl.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 213system.mem_ctrl.busUtil 3.65 # Data bus utilization in percentage 214system.mem_ctrl.busUtilRead 3.65 # Data bus utilization in percentage for reads 215system.mem_ctrl.busUtilWrite 0.00 # Data bus utilization in percentage for writes 216system.mem_ctrl.avgRdQLen 1.00 # Average read queue length when enqueuing 217system.mem_ctrl.avgWrQLen 0.00 # Average write queue length when enqueuing 218system.mem_ctrl.readRowHits 313 # Number of row buffer hits during reads 219system.mem_ctrl.writeRowHits 0 # Number of row buffer hits during writes 220system.mem_ctrl.readRowHitRate 72.79 # Row buffer hit rate for reads 221system.mem_ctrl.writeRowHitRate nan # Row buffer hit rate for writes 222system.mem_ctrl.avgGap 136655.81 # Average gap between requests 223system.mem_ctrl.pageHitRate 72.79 # Row buffer hit rate, read and write combined 224system.mem_ctrl_0.actEnergy 196560 # Energy for activate commands per rank (pJ) 225system.mem_ctrl_0.preEnergy 107250 # Energy for precharge commands per rank (pJ) 226system.mem_ctrl_0.readEnergy 678600 # Energy for read commands per rank (pJ) 227system.mem_ctrl_0.writeEnergy 0 # Energy for write commands per rank (pJ) 228system.mem_ctrl_0.refreshEnergy 3559920 # Energy for refresh commands per rank (pJ) 229system.mem_ctrl_0.actBackEnergy 26204040 # Energy for active background per rank (pJ) 230system.mem_ctrl_0.preBackEnergy 9872250 # Energy for precharge background per rank (pJ) 231system.mem_ctrl_0.totalEnergy 40618620 # Total energy per rank (pJ) 232system.mem_ctrl_0.averagePower 741.706329 # Core power per rank (mW) 233system.mem_ctrl_0.memoryStateTime::IDLE 17140250 # Time in different power states 234system.mem_ctrl_0.memoryStateTime::REF 1820000 # Time in different power states 235system.mem_ctrl_0.memoryStateTime::PRE_PDN 0 # Time in different power states 236system.mem_ctrl_0.memoryStateTime::ACT 36672750 # Time in different power states 237system.mem_ctrl_0.memoryStateTime::ACT_PDN 0 # Time in different power states 238system.mem_ctrl_1.actEnergy 635040 # Energy for activate commands per rank (pJ) 239system.mem_ctrl_1.preEnergy 346500 # Energy for precharge commands per rank (pJ) 240system.mem_ctrl_1.readEnergy 2425800 # Energy for read commands per rank (pJ) 241system.mem_ctrl_1.writeEnergy 0 # Energy for write commands per rank (pJ) 242system.mem_ctrl_1.refreshEnergy 3559920 # Energy for refresh commands per rank (pJ) 243system.mem_ctrl_1.actBackEnergy 37227555 # Energy for active background per rank (pJ) 244system.mem_ctrl_1.preBackEnergy 202500 # Energy for precharge background per rank (pJ) 245system.mem_ctrl_1.totalEnergy 44397315 # Total energy per rank (pJ) 246system.mem_ctrl_1.averagePower 810.706261 # Core power per rank (mW) 247system.mem_ctrl_1.memoryStateTime::IDLE 145000 # Time in different power states 248system.mem_ctrl_1.memoryStateTime::REF 1820000 # Time in different power states 249system.mem_ctrl_1.memoryStateTime::PRE_PDN 0 # Time in different power states 250system.mem_ctrl_1.memoryStateTime::ACT 52812500 # Time in different power states 251system.mem_ctrl_1.memoryStateTime::ACT_PDN 0 # Time in different power states 252system.cpu.dtb.read_hits 0 # DTB read hits 253system.cpu.dtb.read_misses 0 # DTB read misses 254system.cpu.dtb.read_accesses 0 # DTB read accesses 255system.cpu.dtb.write_hits 0 # DTB write hits 256system.cpu.dtb.write_misses 0 # DTB write misses 257system.cpu.dtb.write_accesses 0 # DTB write accesses 258system.cpu.dtb.hits 0 # DTB hits 259system.cpu.dtb.misses 0 # DTB misses 260system.cpu.dtb.accesses 0 # DTB accesses 261system.cpu.itb.read_hits 0 # DTB read hits 262system.cpu.itb.read_misses 0 # DTB read misses 263system.cpu.itb.read_accesses 0 # DTB read accesses 264system.cpu.itb.write_hits 0 # DTB write hits 265system.cpu.itb.write_misses 0 # DTB write misses 266system.cpu.itb.write_accesses 0 # DTB write accesses 267system.cpu.itb.hits 0 # DTB hits 268system.cpu.itb.misses 0 # DTB misses 269system.cpu.itb.accesses 0 # DTB accesses 270system.cpu.workload.num_syscalls 7 # Number of system calls 271system.cpu.numCycles 58892 # number of cpu cycles simulated 272system.cpu.numWorkItemsStarted 0 # number of work items this cpu started 273system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 274system.cpu.committedInsts 5624 # Number of instructions committed 275system.cpu.committedOps 5624 # Number of ops (including micro ops) committed 276system.cpu.num_int_alu_accesses 4944 # Number of integer alu accesses 277system.cpu.num_fp_alu_accesses 2 # Number of float alu accesses 278system.cpu.num_func_calls 190 # number of times a function call or return occured 279system.cpu.num_conditional_control_insts 649 # number of instructions that are conditional controls 280system.cpu.num_int_insts 4944 # number of integer instructions 281system.cpu.num_fp_insts 2 # number of float instructions 282system.cpu.num_int_register_reads 7054 # number of times the integer registers were read 283system.cpu.num_int_register_writes 3281 # number of times the integer registers were written 284system.cpu.num_fp_register_reads 3 # number of times the floating registers were read 285system.cpu.num_fp_register_writes 1 # number of times the floating registers were written 286system.cpu.num_mem_refs 2034 # number of memory refs 287system.cpu.num_load_insts 1132 # Number of load instructions 288system.cpu.num_store_insts 902 # Number of store instructions 289system.cpu.num_idle_cycles 0 # Number of idle cycles 290system.cpu.num_busy_cycles 58892 # Number of busy cycles 291system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles 292system.cpu.idle_fraction 0 # Percentage of idle cycles 293system.cpu.Branches 883 # Number of branches fetched 294system.cpu.op_class::No_OpClass 637 11.32% 11.32% # Class of executed instruction 295system.cpu.op_class::IntAlu 2950 52.44% 63.77% # Class of executed instruction 296system.cpu.op_class::IntMult 2 0.04% 63.80% # Class of executed instruction 297system.cpu.op_class::IntDiv 0 0.00% 63.80% # Class of executed instruction 298system.cpu.op_class::FloatAdd 2 0.04% 63.84% # Class of executed instruction 299system.cpu.op_class::FloatCmp 0 0.00% 63.84% # Class of executed instruction 300system.cpu.op_class::FloatCvt 0 0.00% 63.84% # Class of executed instruction 301system.cpu.op_class::FloatMult 0 0.00% 63.84% # Class of executed instruction 302system.cpu.op_class::FloatDiv 0 0.00% 63.84% # Class of executed instruction 303system.cpu.op_class::FloatSqrt 0 0.00% 63.84% # Class of executed instruction 304system.cpu.op_class::SimdAdd 0 0.00% 63.84% # Class of executed instruction 305system.cpu.op_class::SimdAddAcc 0 0.00% 63.84% # Class of executed instruction 306system.cpu.op_class::SimdAlu 0 0.00% 63.84% # Class of executed instruction 307system.cpu.op_class::SimdCmp 0 0.00% 63.84% # Class of executed instruction 308system.cpu.op_class::SimdCvt 0 0.00% 63.84% # Class of executed instruction 309system.cpu.op_class::SimdMisc 0 0.00% 63.84% # Class of executed instruction 310system.cpu.op_class::SimdMult 0 0.00% 63.84% # Class of executed instruction 311system.cpu.op_class::SimdMultAcc 0 0.00% 63.84% # Class of executed instruction 312system.cpu.op_class::SimdShift 0 0.00% 63.84% # Class of executed instruction 313system.cpu.op_class::SimdShiftAcc 0 0.00% 63.84% # Class of executed instruction 314system.cpu.op_class::SimdSqrt 0 0.00% 63.84% # Class of executed instruction 315system.cpu.op_class::SimdFloatAdd 0 0.00% 63.84% # Class of executed instruction 316system.cpu.op_class::SimdFloatAlu 0 0.00% 63.84% # Class of executed instruction 317system.cpu.op_class::SimdFloatCmp 0 0.00% 63.84% # Class of executed instruction 318system.cpu.op_class::SimdFloatCvt 0 0.00% 63.84% # Class of executed instruction 319system.cpu.op_class::SimdFloatDiv 0 0.00% 63.84% # Class of executed instruction 320system.cpu.op_class::SimdFloatMisc 0 0.00% 63.84% # Class of executed instruction 321system.cpu.op_class::SimdFloatMult 0 0.00% 63.84% # Class of executed instruction 322system.cpu.op_class::SimdFloatMultAcc 0 0.00% 63.84% # Class of executed instruction 323system.cpu.op_class::SimdFloatSqrt 0 0.00% 63.84% # Class of executed instruction 324system.cpu.op_class::MemRead 1132 20.12% 83.96% # Class of executed instruction 325system.cpu.op_class::MemWrite 902 16.04% 100.00% # Class of executed instruction 326system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction 327system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction 328system.cpu.op_class::total 5625 # Class of executed instruction 329system.cpu.dcache.tags.replacements 0 # number of replacements 330system.cpu.dcache.tags.tagsinuse 86.277492 # Cycle average of tags in use 331system.cpu.dcache.tags.total_refs 1896 # Total number of references to valid blocks. 332system.cpu.dcache.tags.sampled_refs 137 # Sample count of references to valid blocks. 333system.cpu.dcache.tags.avg_refs 13.839416 # Average number of references to valid blocks. 334system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 335system.cpu.dcache.tags.occ_blocks::cpu.data 86.277492 # Average occupied blocks per requestor 336system.cpu.dcache.tags.occ_percent::cpu.data 0.084255 # Average percentage of cache occupancy 337system.cpu.dcache.tags.occ_percent::total 0.084255 # Average percentage of cache occupancy 338system.cpu.dcache.tags.occ_task_id_blocks::1024 137 # Occupied blocks per task id 339system.cpu.dcache.tags.age_task_id_blocks_1024::0 6 # Occupied blocks per task id 340system.cpu.dcache.tags.age_task_id_blocks_1024::1 131 # Occupied blocks per task id 341system.cpu.dcache.tags.occ_task_id_percent::1024 0.133789 # Percentage of cache occupancy per task id 342system.cpu.dcache.tags.tag_accesses 4203 # Number of tag accesses 343system.cpu.dcache.tags.data_accesses 4203 # Number of data accesses 344system.cpu.dcache.ReadReq_hits::cpu.data 1045 # number of ReadReq hits 345system.cpu.dcache.ReadReq_hits::total 1045 # number of ReadReq hits 346system.cpu.dcache.WriteReq_hits::cpu.data 851 # number of WriteReq hits 347system.cpu.dcache.WriteReq_hits::total 851 # number of WriteReq hits 348system.cpu.dcache.demand_hits::cpu.data 1896 # number of demand (read+write) hits 349system.cpu.dcache.demand_hits::total 1896 # number of demand (read+write) hits 350system.cpu.dcache.overall_hits::cpu.data 1896 # number of overall hits 351system.cpu.dcache.overall_hits::total 1896 # number of overall hits 352system.cpu.dcache.ReadReq_misses::cpu.data 87 # number of ReadReq misses 353system.cpu.dcache.ReadReq_misses::total 87 # number of ReadReq misses 354system.cpu.dcache.WriteReq_misses::cpu.data 50 # number of WriteReq misses 355system.cpu.dcache.WriteReq_misses::total 50 # number of WriteReq misses 356system.cpu.dcache.demand_misses::cpu.data 137 # number of demand (read+write) misses 357system.cpu.dcache.demand_misses::total 137 # number of demand (read+write) misses 358system.cpu.dcache.overall_misses::cpu.data 137 # number of overall misses 359system.cpu.dcache.overall_misses::total 137 # number of overall misses 360system.cpu.dcache.ReadReq_miss_latency::cpu.data 8910000 # number of ReadReq miss cycles 361system.cpu.dcache.ReadReq_miss_latency::total 8910000 # number of ReadReq miss cycles 362system.cpu.dcache.WriteReq_miss_latency::cpu.data 5264000 # number of WriteReq miss cycles 363system.cpu.dcache.WriteReq_miss_latency::total 5264000 # number of WriteReq miss cycles 364system.cpu.dcache.demand_miss_latency::cpu.data 14174000 # number of demand (read+write) miss cycles 365system.cpu.dcache.demand_miss_latency::total 14174000 # number of demand (read+write) miss cycles 366system.cpu.dcache.overall_miss_latency::cpu.data 14174000 # number of overall miss cycles 367system.cpu.dcache.overall_miss_latency::total 14174000 # number of overall miss cycles 368system.cpu.dcache.ReadReq_accesses::cpu.data 1132 # number of ReadReq accesses(hits+misses) 369system.cpu.dcache.ReadReq_accesses::total 1132 # number of ReadReq accesses(hits+misses) 370system.cpu.dcache.WriteReq_accesses::cpu.data 901 # number of WriteReq accesses(hits+misses) 371system.cpu.dcache.WriteReq_accesses::total 901 # number of WriteReq accesses(hits+misses) 372system.cpu.dcache.demand_accesses::cpu.data 2033 # number of demand (read+write) accesses 373system.cpu.dcache.demand_accesses::total 2033 # number of demand (read+write) accesses 374system.cpu.dcache.overall_accesses::cpu.data 2033 # number of overall (read+write) accesses 375system.cpu.dcache.overall_accesses::total 2033 # number of overall (read+write) accesses 376system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.076855 # miss rate for ReadReq accesses 377system.cpu.dcache.ReadReq_miss_rate::total 0.076855 # miss rate for ReadReq accesses 378system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.055494 # miss rate for WriteReq accesses 379system.cpu.dcache.WriteReq_miss_rate::total 0.055494 # miss rate for WriteReq accesses 380system.cpu.dcache.demand_miss_rate::cpu.data 0.067388 # miss rate for demand accesses 381system.cpu.dcache.demand_miss_rate::total 0.067388 # miss rate for demand accesses 382system.cpu.dcache.overall_miss_rate::cpu.data 0.067388 # miss rate for overall accesses 383system.cpu.dcache.overall_miss_rate::total 0.067388 # miss rate for overall accesses 384system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 102413.793103 # average ReadReq miss latency 385system.cpu.dcache.ReadReq_avg_miss_latency::total 102413.793103 # average ReadReq miss latency 386system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 105280 # average WriteReq miss latency 387system.cpu.dcache.WriteReq_avg_miss_latency::total 105280 # average WriteReq miss latency 388system.cpu.dcache.demand_avg_miss_latency::cpu.data 103459.854015 # average overall miss latency 389system.cpu.dcache.demand_avg_miss_latency::total 103459.854015 # average overall miss latency 390system.cpu.dcache.overall_avg_miss_latency::cpu.data 103459.854015 # average overall miss latency 391system.cpu.dcache.overall_avg_miss_latency::total 103459.854015 # average overall miss latency 392system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 393system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 394system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 395system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 396system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 397system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 398system.cpu.dcache.fast_writes 0 # number of fast writes performed 399system.cpu.dcache.cache_copies 0 # number of cache copies performed 400system.cpu.dcache.ReadReq_mshr_misses::cpu.data 87 # number of ReadReq MSHR misses 401system.cpu.dcache.ReadReq_mshr_misses::total 87 # number of ReadReq MSHR misses 402system.cpu.dcache.WriteReq_mshr_misses::cpu.data 50 # number of WriteReq MSHR misses 403system.cpu.dcache.WriteReq_mshr_misses::total 50 # number of WriteReq MSHR misses 404system.cpu.dcache.demand_mshr_misses::cpu.data 137 # number of demand (read+write) MSHR misses 405system.cpu.dcache.demand_mshr_misses::total 137 # number of demand (read+write) MSHR misses 406system.cpu.dcache.overall_mshr_misses::cpu.data 137 # number of overall MSHR misses 407system.cpu.dcache.overall_mshr_misses::total 137 # number of overall MSHR misses 408system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 8736000 # number of ReadReq MSHR miss cycles 409system.cpu.dcache.ReadReq_mshr_miss_latency::total 8736000 # number of ReadReq MSHR miss cycles 410system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5164000 # number of WriteReq MSHR miss cycles 411system.cpu.dcache.WriteReq_mshr_miss_latency::total 5164000 # number of WriteReq MSHR miss cycles 412system.cpu.dcache.demand_mshr_miss_latency::cpu.data 13900000 # number of demand (read+write) MSHR miss cycles 413system.cpu.dcache.demand_mshr_miss_latency::total 13900000 # number of demand (read+write) MSHR miss cycles 414system.cpu.dcache.overall_mshr_miss_latency::cpu.data 13900000 # number of overall MSHR miss cycles 415system.cpu.dcache.overall_mshr_miss_latency::total 13900000 # number of overall MSHR miss cycles 416system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.076855 # mshr miss rate for ReadReq accesses 417system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.076855 # mshr miss rate for ReadReq accesses 418system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.055494 # mshr miss rate for WriteReq accesses 419system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.055494 # mshr miss rate for WriteReq accesses 420system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.067388 # mshr miss rate for demand accesses 421system.cpu.dcache.demand_mshr_miss_rate::total 0.067388 # mshr miss rate for demand accesses 422system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.067388 # mshr miss rate for overall accesses 423system.cpu.dcache.overall_mshr_miss_rate::total 0.067388 # mshr miss rate for overall accesses 424system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 100413.793103 # average ReadReq mshr miss latency 425system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 100413.793103 # average ReadReq mshr miss latency 426system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 103280 # average WriteReq mshr miss latency 427system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 103280 # average WriteReq mshr miss latency 428system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 101459.854015 # average overall mshr miss latency 429system.cpu.dcache.demand_avg_mshr_miss_latency::total 101459.854015 # average overall mshr miss latency 430system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 101459.854015 # average overall mshr miss latency 431system.cpu.dcache.overall_avg_mshr_miss_latency::total 101459.854015 # average overall mshr miss latency 432system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 433system.cpu.icache.tags.replacements 94 # number of replacements 434system.cpu.icache.tags.tagsinuse 110.157629 # Cycle average of tags in use 435system.cpu.icache.tags.total_refs 5329 # Total number of references to valid blocks. 436system.cpu.icache.tags.sampled_refs 297 # Sample count of references to valid blocks. 437system.cpu.icache.tags.avg_refs 17.942761 # Average number of references to valid blocks. 438system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 439system.cpu.icache.tags.occ_blocks::cpu.inst 110.157629 # Average occupied blocks per requestor 440system.cpu.icache.tags.occ_percent::cpu.inst 0.430303 # Average percentage of cache occupancy 441system.cpu.icache.tags.occ_percent::total 0.430303 # Average percentage of cache occupancy 442system.cpu.icache.tags.occ_task_id_blocks::1024 203 # Occupied blocks per task id 443system.cpu.icache.tags.age_task_id_blocks_1024::0 64 # Occupied blocks per task id 444system.cpu.icache.tags.age_task_id_blocks_1024::1 139 # Occupied blocks per task id 445system.cpu.icache.tags.occ_task_id_percent::1024 0.792969 # Percentage of cache occupancy per task id 446system.cpu.icache.tags.tag_accesses 11549 # Number of tag accesses 447system.cpu.icache.tags.data_accesses 11549 # Number of data accesses 448system.cpu.icache.ReadReq_hits::cpu.inst 5329 # number of ReadReq hits 449system.cpu.icache.ReadReq_hits::total 5329 # number of ReadReq hits 450system.cpu.icache.demand_hits::cpu.inst 5329 # number of demand (read+write) hits 451system.cpu.icache.demand_hits::total 5329 # number of demand (read+write) hits 452system.cpu.icache.overall_hits::cpu.inst 5329 # number of overall hits 453system.cpu.icache.overall_hits::total 5329 # number of overall hits 454system.cpu.icache.ReadReq_misses::cpu.inst 297 # number of ReadReq misses 455system.cpu.icache.ReadReq_misses::total 297 # number of ReadReq misses 456system.cpu.icache.demand_misses::cpu.inst 297 # number of demand (read+write) misses 457system.cpu.icache.demand_misses::total 297 # number of demand (read+write) misses 458system.cpu.icache.overall_misses::cpu.inst 297 # number of overall misses 459system.cpu.icache.overall_misses::total 297 # number of overall misses 460system.cpu.icache.ReadReq_miss_latency::cpu.inst 30270000 # number of ReadReq miss cycles 461system.cpu.icache.ReadReq_miss_latency::total 30270000 # number of ReadReq miss cycles 462system.cpu.icache.demand_miss_latency::cpu.inst 30270000 # number of demand (read+write) miss cycles 463system.cpu.icache.demand_miss_latency::total 30270000 # number of demand (read+write) miss cycles 464system.cpu.icache.overall_miss_latency::cpu.inst 30270000 # number of overall miss cycles 465system.cpu.icache.overall_miss_latency::total 30270000 # number of overall miss cycles 466system.cpu.icache.ReadReq_accesses::cpu.inst 5626 # number of ReadReq accesses(hits+misses) 467system.cpu.icache.ReadReq_accesses::total 5626 # number of ReadReq accesses(hits+misses) 468system.cpu.icache.demand_accesses::cpu.inst 5626 # number of demand (read+write) accesses 469system.cpu.icache.demand_accesses::total 5626 # number of demand (read+write) accesses 470system.cpu.icache.overall_accesses::cpu.inst 5626 # number of overall (read+write) accesses 471system.cpu.icache.overall_accesses::total 5626 # number of overall (read+write) accesses 472system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.052791 # miss rate for ReadReq accesses 473system.cpu.icache.ReadReq_miss_rate::total 0.052791 # miss rate for ReadReq accesses 474system.cpu.icache.demand_miss_rate::cpu.inst 0.052791 # miss rate for demand accesses 475system.cpu.icache.demand_miss_rate::total 0.052791 # miss rate for demand accesses 476system.cpu.icache.overall_miss_rate::cpu.inst 0.052791 # miss rate for overall accesses 477system.cpu.icache.overall_miss_rate::total 0.052791 # miss rate for overall accesses 478system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 101919.191919 # average ReadReq miss latency 479system.cpu.icache.ReadReq_avg_miss_latency::total 101919.191919 # average ReadReq miss latency 480system.cpu.icache.demand_avg_miss_latency::cpu.inst 101919.191919 # average overall miss latency 481system.cpu.icache.demand_avg_miss_latency::total 101919.191919 # average overall miss latency 482system.cpu.icache.overall_avg_miss_latency::cpu.inst 101919.191919 # average overall miss latency 483system.cpu.icache.overall_avg_miss_latency::total 101919.191919 # average overall miss latency 484system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 485system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 486system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 487system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 488system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 489system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 490system.cpu.icache.fast_writes 0 # number of fast writes performed 491system.cpu.icache.cache_copies 0 # number of cache copies performed 492system.cpu.icache.ReadReq_mshr_misses::cpu.inst 297 # number of ReadReq MSHR misses 493system.cpu.icache.ReadReq_mshr_misses::total 297 # number of ReadReq MSHR misses 494system.cpu.icache.demand_mshr_misses::cpu.inst 297 # number of demand (read+write) MSHR misses 495system.cpu.icache.demand_mshr_misses::total 297 # number of demand (read+write) MSHR misses 496system.cpu.icache.overall_mshr_misses::cpu.inst 297 # number of overall MSHR misses 497system.cpu.icache.overall_mshr_misses::total 297 # number of overall MSHR misses 498system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 29676000 # number of ReadReq MSHR miss cycles 499system.cpu.icache.ReadReq_mshr_miss_latency::total 29676000 # number of ReadReq MSHR miss cycles 500system.cpu.icache.demand_mshr_miss_latency::cpu.inst 29676000 # number of demand (read+write) MSHR miss cycles 501system.cpu.icache.demand_mshr_miss_latency::total 29676000 # number of demand (read+write) MSHR miss cycles 502system.cpu.icache.overall_mshr_miss_latency::cpu.inst 29676000 # number of overall MSHR miss cycles 503system.cpu.icache.overall_mshr_miss_latency::total 29676000 # number of overall MSHR miss cycles 504system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.052791 # mshr miss rate for ReadReq accesses 505system.cpu.icache.ReadReq_mshr_miss_rate::total 0.052791 # mshr miss rate for ReadReq accesses 506system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.052791 # mshr miss rate for demand accesses 507system.cpu.icache.demand_mshr_miss_rate::total 0.052791 # mshr miss rate for demand accesses 508system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.052791 # mshr miss rate for overall accesses 509system.cpu.icache.overall_mshr_miss_rate::total 0.052791 # mshr miss rate for overall accesses 510system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 99919.191919 # average ReadReq mshr miss latency 511system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99919.191919 # average ReadReq mshr miss latency 512system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 99919.191919 # average overall mshr miss latency 513system.cpu.icache.demand_avg_mshr_miss_latency::total 99919.191919 # average overall mshr miss latency 514system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 99919.191919 # average overall mshr miss latency 515system.cpu.icache.overall_avg_mshr_miss_latency::total 99919.191919 # average overall mshr miss latency 516system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
	517system.l2bus.snoop_filter.tot_requests 528 # Total number of requests made to the snoop filter. 518system.l2bus.snoop_filter.hit_single_requests 94 # Number of requests hitting in the snoop filter with a single holder of the requested data. 519system.l2bus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 520system.l2bus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. 521system.l2bus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 522system.l2bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
517system.l2bus.trans_dist::ReadResp 384 # Transaction distribution 518system.l2bus.trans_dist::CleanEvict 94 # Transaction distribution 519system.l2bus.trans_dist::ReadExReq 50 # Transaction distribution 520system.l2bus.trans_dist::ReadExResp 50 # Transaction distribution 521system.l2bus.trans_dist::ReadSharedReq 384 # Transaction distribution 522system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side 688 # Packet count per connected master and slave (bytes) 523system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side 274 # Packet count per connected master and slave (bytes) 524system.l2bus.pkt_count::total 962 # Packet count per connected master and slave (bytes) 525system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side 19008 # Cumulative packet size per connected master and slave (bytes) 526system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side 8768 # Cumulative packet size per connected master and slave (bytes) 527system.l2bus.pkt_size::total 27776 # Cumulative packet size per connected master and slave (bytes) 528system.l2bus.snoops 0 # Total snoops (count) 529system.l2bus.snoop_fanout::samples 528 # Request fanout histogram	523system.l2bus.trans_dist::ReadResp 384 # Transaction distribution 524system.l2bus.trans_dist::CleanEvict 94 # Transaction distribution 525system.l2bus.trans_dist::ReadExReq 50 # Transaction distribution 526system.l2bus.trans_dist::ReadExResp 50 # Transaction distribution 527system.l2bus.trans_dist::ReadSharedReq 384 # Transaction distribution 528system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side 688 # Packet count per connected master and slave (bytes) 529system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side 274 # Packet count per connected master and slave (bytes) 530system.l2bus.pkt_count::total 962 # Packet count per connected master and slave (bytes) 531system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side 19008 # Cumulative packet size per connected master and slave (bytes) 532system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side 8768 # Cumulative packet size per connected master and slave (bytes) 533system.l2bus.pkt_size::total 27776 # Cumulative packet size per connected master and slave (bytes) 534system.l2bus.snoops 0 # Total snoops (count) 535system.l2bus.snoop_fanout::samples 528 # Request fanout histogram
530system.l2bus.snoop_fanout::mean 1 # Request fanout histogram	536system.l2bus.snoop_fanout::mean 0 # Request fanout histogram
531system.l2bus.snoop_fanout::stdev 0 # Request fanout histogram 532system.l2bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram	537system.l2bus.snoop_fanout::stdev 0 # Request fanout histogram 538system.l2bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
533system.l2bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 534system.l2bus.snoop_fanout::1 528 100.00% 100.00% # Request fanout histogram	539system.l2bus.snoop_fanout::0 528 100.00% 100.00% # Request fanout histogram 540system.l2bus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
535system.l2bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 536system.l2bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram	541system.l2bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 542system.l2bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
537system.l2bus.snoop_fanout::min_value 1 # Request fanout histogram 538system.l2bus.snoop_fanout::max_value 1 # Request fanout histogram	543system.l2bus.snoop_fanout::min_value 0 # Request fanout histogram 544system.l2bus.snoop_fanout::max_value 0 # Request fanout histogram
539system.l2bus.snoop_fanout::total 528 # Request fanout histogram 540system.l2bus.reqLayer0.occupancy 528000 # Layer occupancy (ticks) 541system.l2bus.reqLayer0.utilization 0.9 # Layer utilization (%) 542system.l2bus.respLayer0.occupancy 891000 # Layer occupancy (ticks) 543system.l2bus.respLayer0.utilization 1.5 # Layer utilization (%) 544system.l2bus.respLayer1.occupancy 411000 # Layer occupancy (ticks) 545system.l2bus.respLayer1.utilization 0.7 # Layer utilization (%) 546system.l2cache.tags.replacements 0 # number of replacements 547system.l2cache.tags.tagsinuse 183.881600 # Cycle average of tags in use 548system.l2cache.tags.total_refs 98 # Total number of references to valid blocks. 549system.l2cache.tags.sampled_refs 380 # Sample count of references to valid blocks. 550system.l2cache.tags.avg_refs 0.257895 # Average number of references to valid blocks. 551system.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 552system.l2cache.tags.occ_blocks::cpu.inst 130.357827 # Average occupied blocks per requestor 553system.l2cache.tags.occ_blocks::cpu.data 53.523773 # Average occupied blocks per requestor 554system.l2cache.tags.occ_percent::cpu.inst 0.031826 # Average percentage of cache occupancy 555system.l2cache.tags.occ_percent::cpu.data 0.013067 # Average percentage of cache occupancy 556system.l2cache.tags.occ_percent::total 0.044893 # Average percentage of cache occupancy 557system.l2cache.tags.occ_task_id_blocks::1024 380 # Occupied blocks per task id 558system.l2cache.tags.age_task_id_blocks_1024::0 77 # Occupied blocks per task id 559system.l2cache.tags.age_task_id_blocks_1024::1 303 # Occupied blocks per task id 560system.l2cache.tags.occ_task_id_percent::1024 0.092773 # Percentage of cache occupancy per task id 561system.l2cache.tags.tag_accesses 4654 # Number of tag accesses 562system.l2cache.tags.data_accesses 4654 # Number of data accesses 563system.l2cache.ReadSharedReq_hits::cpu.inst 4 # number of ReadSharedReq hits 564system.l2cache.ReadSharedReq_hits::total 4 # number of ReadSharedReq hits 565system.l2cache.demand_hits::cpu.inst 4 # number of demand (read+write) hits 566system.l2cache.demand_hits::total 4 # number of demand (read+write) hits 567system.l2cache.overall_hits::cpu.inst 4 # number of overall hits 568system.l2cache.overall_hits::total 4 # number of overall hits 569system.l2cache.ReadExReq_misses::cpu.data 50 # number of ReadExReq misses 570system.l2cache.ReadExReq_misses::total 50 # number of ReadExReq misses 571system.l2cache.ReadSharedReq_misses::cpu.inst 293 # number of ReadSharedReq misses 572system.l2cache.ReadSharedReq_misses::cpu.data 87 # number of ReadSharedReq misses 573system.l2cache.ReadSharedReq_misses::total 380 # number of ReadSharedReq misses 574system.l2cache.demand_misses::cpu.inst 293 # number of demand (read+write) misses 575system.l2cache.demand_misses::cpu.data 137 # number of demand (read+write) misses 576system.l2cache.demand_misses::total 430 # number of demand (read+write) misses 577system.l2cache.overall_misses::cpu.inst 293 # number of overall misses 578system.l2cache.overall_misses::cpu.data 137 # number of overall misses 579system.l2cache.overall_misses::total 430 # number of overall misses 580system.l2cache.ReadExReq_miss_latency::cpu.data 5014000 # number of ReadExReq miss cycles 581system.l2cache.ReadExReq_miss_latency::total 5014000 # number of ReadExReq miss cycles 582system.l2cache.ReadSharedReq_miss_latency::cpu.inst 28701000 # number of ReadSharedReq miss cycles 583system.l2cache.ReadSharedReq_miss_latency::cpu.data 8475000 # number of ReadSharedReq miss cycles 584system.l2cache.ReadSharedReq_miss_latency::total 37176000 # number of ReadSharedReq miss cycles 585system.l2cache.demand_miss_latency::cpu.inst 28701000 # number of demand (read+write) miss cycles 586system.l2cache.demand_miss_latency::cpu.data 13489000 # number of demand (read+write) miss cycles 587system.l2cache.demand_miss_latency::total 42190000 # number of demand (read+write) miss cycles 588system.l2cache.overall_miss_latency::cpu.inst 28701000 # number of overall miss cycles 589system.l2cache.overall_miss_latency::cpu.data 13489000 # number of overall miss cycles 590system.l2cache.overall_miss_latency::total 42190000 # number of overall miss cycles 591system.l2cache.ReadExReq_accesses::cpu.data 50 # number of ReadExReq accesses(hits+misses) 592system.l2cache.ReadExReq_accesses::total 50 # number of ReadExReq accesses(hits+misses) 593system.l2cache.ReadSharedReq_accesses::cpu.inst 297 # number of ReadSharedReq accesses(hits+misses) 594system.l2cache.ReadSharedReq_accesses::cpu.data 87 # number of ReadSharedReq accesses(hits+misses) 595system.l2cache.ReadSharedReq_accesses::total 384 # number of ReadSharedReq accesses(hits+misses) 596system.l2cache.demand_accesses::cpu.inst 297 # number of demand (read+write) accesses 597system.l2cache.demand_accesses::cpu.data 137 # number of demand (read+write) accesses 598system.l2cache.demand_accesses::total 434 # number of demand (read+write) accesses 599system.l2cache.overall_accesses::cpu.inst 297 # number of overall (read+write) accesses 600system.l2cache.overall_accesses::cpu.data 137 # number of overall (read+write) accesses 601system.l2cache.overall_accesses::total 434 # number of overall (read+write) accesses 602system.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses 603system.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses 604system.l2cache.ReadSharedReq_miss_rate::cpu.inst 0.986532 # miss rate for ReadSharedReq accesses 605system.l2cache.ReadSharedReq_miss_rate::cpu.data 1 # miss rate for ReadSharedReq accesses 606system.l2cache.ReadSharedReq_miss_rate::total 0.989583 # miss rate for ReadSharedReq accesses 607system.l2cache.demand_miss_rate::cpu.inst 0.986532 # miss rate for demand accesses 608system.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses 609system.l2cache.demand_miss_rate::total 0.990783 # miss rate for demand accesses 610system.l2cache.overall_miss_rate::cpu.inst 0.986532 # miss rate for overall accesses 611system.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses 612system.l2cache.overall_miss_rate::total 0.990783 # miss rate for overall accesses 613system.l2cache.ReadExReq_avg_miss_latency::cpu.data 100280 # average ReadExReq miss latency 614system.l2cache.ReadExReq_avg_miss_latency::total 100280 # average ReadExReq miss latency 615system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 97955.631399 # average ReadSharedReq miss latency 616system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 97413.793103 # average ReadSharedReq miss latency 617system.l2cache.ReadSharedReq_avg_miss_latency::total 97831.578947 # average ReadSharedReq miss latency 618system.l2cache.demand_avg_miss_latency::cpu.inst 97955.631399 # average overall miss latency 619system.l2cache.demand_avg_miss_latency::cpu.data 98459.854015 # average overall miss latency 620system.l2cache.demand_avg_miss_latency::total 98116.279070 # average overall miss latency 621system.l2cache.overall_avg_miss_latency::cpu.inst 97955.631399 # average overall miss latency 622system.l2cache.overall_avg_miss_latency::cpu.data 98459.854015 # average overall miss latency 623system.l2cache.overall_avg_miss_latency::total 98116.279070 # average overall miss latency 624system.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 625system.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 626system.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 627system.l2cache.blocked::no_targets 0 # number of cycles access was blocked 628system.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 629system.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 630system.l2cache.fast_writes 0 # number of fast writes performed 631system.l2cache.cache_copies 0 # number of cache copies performed 632system.l2cache.ReadExReq_mshr_misses::cpu.data 50 # number of ReadExReq MSHR misses 633system.l2cache.ReadExReq_mshr_misses::total 50 # number of ReadExReq MSHR misses 634system.l2cache.ReadSharedReq_mshr_misses::cpu.inst 293 # number of ReadSharedReq MSHR misses 635system.l2cache.ReadSharedReq_mshr_misses::cpu.data 87 # number of ReadSharedReq MSHR misses 636system.l2cache.ReadSharedReq_mshr_misses::total 380 # number of ReadSharedReq MSHR misses 637system.l2cache.demand_mshr_misses::cpu.inst 293 # number of demand (read+write) MSHR misses 638system.l2cache.demand_mshr_misses::cpu.data 137 # number of demand (read+write) MSHR misses 639system.l2cache.demand_mshr_misses::total 430 # number of demand (read+write) MSHR misses 640system.l2cache.overall_mshr_misses::cpu.inst 293 # number of overall MSHR misses 641system.l2cache.overall_mshr_misses::cpu.data 137 # number of overall MSHR misses 642system.l2cache.overall_mshr_misses::total 430 # number of overall MSHR misses 643system.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4014000 # number of ReadExReq MSHR miss cycles 644system.l2cache.ReadExReq_mshr_miss_latency::total 4014000 # number of ReadExReq MSHR miss cycles 645system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst 22841000 # number of ReadSharedReq MSHR miss cycles 646system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 6735000 # number of ReadSharedReq MSHR miss cycles 647system.l2cache.ReadSharedReq_mshr_miss_latency::total 29576000 # number of ReadSharedReq MSHR miss cycles 648system.l2cache.demand_mshr_miss_latency::cpu.inst 22841000 # number of demand (read+write) MSHR miss cycles 649system.l2cache.demand_mshr_miss_latency::cpu.data 10749000 # number of demand (read+write) MSHR miss cycles 650system.l2cache.demand_mshr_miss_latency::total 33590000 # number of demand (read+write) MSHR miss cycles 651system.l2cache.overall_mshr_miss_latency::cpu.inst 22841000 # number of overall MSHR miss cycles 652system.l2cache.overall_mshr_miss_latency::cpu.data 10749000 # number of overall MSHR miss cycles 653system.l2cache.overall_mshr_miss_latency::total 33590000 # number of overall MSHR miss cycles 654system.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses 655system.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses 656system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst 0.986532 # mshr miss rate for ReadSharedReq accesses 657system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadSharedReq accesses 658system.l2cache.ReadSharedReq_mshr_miss_rate::total 0.989583 # mshr miss rate for ReadSharedReq accesses 659system.l2cache.demand_mshr_miss_rate::cpu.inst 0.986532 # mshr miss rate for demand accesses 660system.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses 661system.l2cache.demand_mshr_miss_rate::total 0.990783 # mshr miss rate for demand accesses 662system.l2cache.overall_mshr_miss_rate::cpu.inst 0.986532 # mshr miss rate for overall accesses 663system.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses 664system.l2cache.overall_mshr_miss_rate::total 0.990783 # mshr miss rate for overall accesses 665system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 80280 # average ReadExReq mshr miss latency 666system.l2cache.ReadExReq_avg_mshr_miss_latency::total 80280 # average ReadExReq mshr miss latency 667system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 77955.631399 # average ReadSharedReq mshr miss latency 668system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 77413.793103 # average ReadSharedReq mshr miss latency 669system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 77831.578947 # average ReadSharedReq mshr miss latency 670system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 77955.631399 # average overall mshr miss latency 671system.l2cache.demand_avg_mshr_miss_latency::cpu.data 78459.854015 # average overall mshr miss latency 672system.l2cache.demand_avg_mshr_miss_latency::total 78116.279070 # average overall mshr miss latency 673system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 77955.631399 # average overall mshr miss latency 674system.l2cache.overall_avg_mshr_miss_latency::cpu.data 78459.854015 # average overall mshr miss latency 675system.l2cache.overall_avg_mshr_miss_latency::total 78116.279070 # average overall mshr miss latency 676system.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 677system.membus.trans_dist::ReadResp 380 # Transaction distribution 678system.membus.trans_dist::ReadExReq 50 # Transaction distribution 679system.membus.trans_dist::ReadExResp 50 # Transaction distribution 680system.membus.trans_dist::ReadSharedReq 380 # Transaction distribution 681system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port 860 # Packet count per connected master and slave (bytes) 682system.membus.pkt_count::total 860 # Packet count per connected master and slave (bytes) 683system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port 27520 # Cumulative packet size per connected master and slave (bytes) 684system.membus.pkt_size::total 27520 # Cumulative packet size per connected master and slave (bytes) 685system.membus.snoops 0 # Total snoops (count) 686system.membus.snoop_fanout::samples 430 # Request fanout histogram 687system.membus.snoop_fanout::mean 0 # Request fanout histogram 688system.membus.snoop_fanout::stdev 0 # Request fanout histogram 689system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 690system.membus.snoop_fanout::0 430 100.00% 100.00% # Request fanout histogram 691system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram 692system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 693system.membus.snoop_fanout::min_value 0 # Request fanout histogram 694system.membus.snoop_fanout::max_value 0 # Request fanout histogram 695system.membus.snoop_fanout::total 430 # Request fanout histogram 696system.membus.reqLayer0.occupancy 430000 # Layer occupancy (ticks) 697system.membus.reqLayer0.utilization 0.7 # Layer utilization (%) 698system.membus.respLayer0.occupancy 2299000 # Layer occupancy (ticks) 699system.membus.respLayer0.utilization 3.9 # Layer utilization (%) 700 701---------- End Simulation Statistics ----------	545system.l2bus.snoop_fanout::total 528 # Request fanout histogram 546system.l2bus.reqLayer0.occupancy 528000 # Layer occupancy (ticks) 547system.l2bus.reqLayer0.utilization 0.9 # Layer utilization (%) 548system.l2bus.respLayer0.occupancy 891000 # Layer occupancy (ticks) 549system.l2bus.respLayer0.utilization 1.5 # Layer utilization (%) 550system.l2bus.respLayer1.occupancy 411000 # Layer occupancy (ticks) 551system.l2bus.respLayer1.utilization 0.7 # Layer utilization (%) 552system.l2cache.tags.replacements 0 # number of replacements 553system.l2cache.tags.tagsinuse 183.881600 # Cycle average of tags in use 554system.l2cache.tags.total_refs 98 # Total number of references to valid blocks. 555system.l2cache.tags.sampled_refs 380 # Sample count of references to valid blocks. 556system.l2cache.tags.avg_refs 0.257895 # Average number of references to valid blocks. 557system.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 558system.l2cache.tags.occ_blocks::cpu.inst 130.357827 # Average occupied blocks per requestor 559system.l2cache.tags.occ_blocks::cpu.data 53.523773 # Average occupied blocks per requestor 560system.l2cache.tags.occ_percent::cpu.inst 0.031826 # Average percentage of cache occupancy 561system.l2cache.tags.occ_percent::cpu.data 0.013067 # Average percentage of cache occupancy 562system.l2cache.tags.occ_percent::total 0.044893 # Average percentage of cache occupancy 563system.l2cache.tags.occ_task_id_blocks::1024 380 # Occupied blocks per task id 564system.l2cache.tags.age_task_id_blocks_1024::0 77 # Occupied blocks per task id 565system.l2cache.tags.age_task_id_blocks_1024::1 303 # Occupied blocks per task id 566system.l2cache.tags.occ_task_id_percent::1024 0.092773 # Percentage of cache occupancy per task id 567system.l2cache.tags.tag_accesses 4654 # Number of tag accesses 568system.l2cache.tags.data_accesses 4654 # Number of data accesses 569system.l2cache.ReadSharedReq_hits::cpu.inst 4 # number of ReadSharedReq hits 570system.l2cache.ReadSharedReq_hits::total 4 # number of ReadSharedReq hits 571system.l2cache.demand_hits::cpu.inst 4 # number of demand (read+write) hits 572system.l2cache.demand_hits::total 4 # number of demand (read+write) hits 573system.l2cache.overall_hits::cpu.inst 4 # number of overall hits 574system.l2cache.overall_hits::total 4 # number of overall hits 575system.l2cache.ReadExReq_misses::cpu.data 50 # number of ReadExReq misses 576system.l2cache.ReadExReq_misses::total 50 # number of ReadExReq misses 577system.l2cache.ReadSharedReq_misses::cpu.inst 293 # number of ReadSharedReq misses 578system.l2cache.ReadSharedReq_misses::cpu.data 87 # number of ReadSharedReq misses 579system.l2cache.ReadSharedReq_misses::total 380 # number of ReadSharedReq misses 580system.l2cache.demand_misses::cpu.inst 293 # number of demand (read+write) misses 581system.l2cache.demand_misses::cpu.data 137 # number of demand (read+write) misses 582system.l2cache.demand_misses::total 430 # number of demand (read+write) misses 583system.l2cache.overall_misses::cpu.inst 293 # number of overall misses 584system.l2cache.overall_misses::cpu.data 137 # number of overall misses 585system.l2cache.overall_misses::total 430 # number of overall misses 586system.l2cache.ReadExReq_miss_latency::cpu.data 5014000 # number of ReadExReq miss cycles 587system.l2cache.ReadExReq_miss_latency::total 5014000 # number of ReadExReq miss cycles 588system.l2cache.ReadSharedReq_miss_latency::cpu.inst 28701000 # number of ReadSharedReq miss cycles 589system.l2cache.ReadSharedReq_miss_latency::cpu.data 8475000 # number of ReadSharedReq miss cycles 590system.l2cache.ReadSharedReq_miss_latency::total 37176000 # number of ReadSharedReq miss cycles 591system.l2cache.demand_miss_latency::cpu.inst 28701000 # number of demand (read+write) miss cycles 592system.l2cache.demand_miss_latency::cpu.data 13489000 # number of demand (read+write) miss cycles 593system.l2cache.demand_miss_latency::total 42190000 # number of demand (read+write) miss cycles 594system.l2cache.overall_miss_latency::cpu.inst 28701000 # number of overall miss cycles 595system.l2cache.overall_miss_latency::cpu.data 13489000 # number of overall miss cycles 596system.l2cache.overall_miss_latency::total 42190000 # number of overall miss cycles 597system.l2cache.ReadExReq_accesses::cpu.data 50 # number of ReadExReq accesses(hits+misses) 598system.l2cache.ReadExReq_accesses::total 50 # number of ReadExReq accesses(hits+misses) 599system.l2cache.ReadSharedReq_accesses::cpu.inst 297 # number of ReadSharedReq accesses(hits+misses) 600system.l2cache.ReadSharedReq_accesses::cpu.data 87 # number of ReadSharedReq accesses(hits+misses) 601system.l2cache.ReadSharedReq_accesses::total 384 # number of ReadSharedReq accesses(hits+misses) 602system.l2cache.demand_accesses::cpu.inst 297 # number of demand (read+write) accesses 603system.l2cache.demand_accesses::cpu.data 137 # number of demand (read+write) accesses 604system.l2cache.demand_accesses::total 434 # number of demand (read+write) accesses 605system.l2cache.overall_accesses::cpu.inst 297 # number of overall (read+write) accesses 606system.l2cache.overall_accesses::cpu.data 137 # number of overall (read+write) accesses 607system.l2cache.overall_accesses::total 434 # number of overall (read+write) accesses 608system.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses 609system.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses 610system.l2cache.ReadSharedReq_miss_rate::cpu.inst 0.986532 # miss rate for ReadSharedReq accesses 611system.l2cache.ReadSharedReq_miss_rate::cpu.data 1 # miss rate for ReadSharedReq accesses 612system.l2cache.ReadSharedReq_miss_rate::total 0.989583 # miss rate for ReadSharedReq accesses 613system.l2cache.demand_miss_rate::cpu.inst 0.986532 # miss rate for demand accesses 614system.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses 615system.l2cache.demand_miss_rate::total 0.990783 # miss rate for demand accesses 616system.l2cache.overall_miss_rate::cpu.inst 0.986532 # miss rate for overall accesses 617system.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses 618system.l2cache.overall_miss_rate::total 0.990783 # miss rate for overall accesses 619system.l2cache.ReadExReq_avg_miss_latency::cpu.data 100280 # average ReadExReq miss latency 620system.l2cache.ReadExReq_avg_miss_latency::total 100280 # average ReadExReq miss latency 621system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 97955.631399 # average ReadSharedReq miss latency 622system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 97413.793103 # average ReadSharedReq miss latency 623system.l2cache.ReadSharedReq_avg_miss_latency::total 97831.578947 # average ReadSharedReq miss latency 624system.l2cache.demand_avg_miss_latency::cpu.inst 97955.631399 # average overall miss latency 625system.l2cache.demand_avg_miss_latency::cpu.data 98459.854015 # average overall miss latency 626system.l2cache.demand_avg_miss_latency::total 98116.279070 # average overall miss latency 627system.l2cache.overall_avg_miss_latency::cpu.inst 97955.631399 # average overall miss latency 628system.l2cache.overall_avg_miss_latency::cpu.data 98459.854015 # average overall miss latency 629system.l2cache.overall_avg_miss_latency::total 98116.279070 # average overall miss latency 630system.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 631system.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 632system.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 633system.l2cache.blocked::no_targets 0 # number of cycles access was blocked 634system.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 635system.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 636system.l2cache.fast_writes 0 # number of fast writes performed 637system.l2cache.cache_copies 0 # number of cache copies performed 638system.l2cache.ReadExReq_mshr_misses::cpu.data 50 # number of ReadExReq MSHR misses 639system.l2cache.ReadExReq_mshr_misses::total 50 # number of ReadExReq MSHR misses 640system.l2cache.ReadSharedReq_mshr_misses::cpu.inst 293 # number of ReadSharedReq MSHR misses 641system.l2cache.ReadSharedReq_mshr_misses::cpu.data 87 # number of ReadSharedReq MSHR misses 642system.l2cache.ReadSharedReq_mshr_misses::total 380 # number of ReadSharedReq MSHR misses 643system.l2cache.demand_mshr_misses::cpu.inst 293 # number of demand (read+write) MSHR misses 644system.l2cache.demand_mshr_misses::cpu.data 137 # number of demand (read+write) MSHR misses 645system.l2cache.demand_mshr_misses::total 430 # number of demand (read+write) MSHR misses 646system.l2cache.overall_mshr_misses::cpu.inst 293 # number of overall MSHR misses 647system.l2cache.overall_mshr_misses::cpu.data 137 # number of overall MSHR misses 648system.l2cache.overall_mshr_misses::total 430 # number of overall MSHR misses 649system.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4014000 # number of ReadExReq MSHR miss cycles 650system.l2cache.ReadExReq_mshr_miss_latency::total 4014000 # number of ReadExReq MSHR miss cycles 651system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst 22841000 # number of ReadSharedReq MSHR miss cycles 652system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 6735000 # number of ReadSharedReq MSHR miss cycles 653system.l2cache.ReadSharedReq_mshr_miss_latency::total 29576000 # number of ReadSharedReq MSHR miss cycles 654system.l2cache.demand_mshr_miss_latency::cpu.inst 22841000 # number of demand (read+write) MSHR miss cycles 655system.l2cache.demand_mshr_miss_latency::cpu.data 10749000 # number of demand (read+write) MSHR miss cycles 656system.l2cache.demand_mshr_miss_latency::total 33590000 # number of demand (read+write) MSHR miss cycles 657system.l2cache.overall_mshr_miss_latency::cpu.inst 22841000 # number of overall MSHR miss cycles 658system.l2cache.overall_mshr_miss_latency::cpu.data 10749000 # number of overall MSHR miss cycles 659system.l2cache.overall_mshr_miss_latency::total 33590000 # number of overall MSHR miss cycles 660system.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses 661system.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses 662system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst 0.986532 # mshr miss rate for ReadSharedReq accesses 663system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadSharedReq accesses 664system.l2cache.ReadSharedReq_mshr_miss_rate::total 0.989583 # mshr miss rate for ReadSharedReq accesses 665system.l2cache.demand_mshr_miss_rate::cpu.inst 0.986532 # mshr miss rate for demand accesses 666system.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses 667system.l2cache.demand_mshr_miss_rate::total 0.990783 # mshr miss rate for demand accesses 668system.l2cache.overall_mshr_miss_rate::cpu.inst 0.986532 # mshr miss rate for overall accesses 669system.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses 670system.l2cache.overall_mshr_miss_rate::total 0.990783 # mshr miss rate for overall accesses 671system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 80280 # average ReadExReq mshr miss latency 672system.l2cache.ReadExReq_avg_mshr_miss_latency::total 80280 # average ReadExReq mshr miss latency 673system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 77955.631399 # average ReadSharedReq mshr miss latency 674system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 77413.793103 # average ReadSharedReq mshr miss latency 675system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 77831.578947 # average ReadSharedReq mshr miss latency 676system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 77955.631399 # average overall mshr miss latency 677system.l2cache.demand_avg_mshr_miss_latency::cpu.data 78459.854015 # average overall mshr miss latency 678system.l2cache.demand_avg_mshr_miss_latency::total 78116.279070 # average overall mshr miss latency 679system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 77955.631399 # average overall mshr miss latency 680system.l2cache.overall_avg_mshr_miss_latency::cpu.data 78459.854015 # average overall mshr miss latency 681system.l2cache.overall_avg_mshr_miss_latency::total 78116.279070 # average overall mshr miss latency 682system.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 683system.membus.trans_dist::ReadResp 380 # Transaction distribution 684system.membus.trans_dist::ReadExReq 50 # Transaction distribution 685system.membus.trans_dist::ReadExResp 50 # Transaction distribution 686system.membus.trans_dist::ReadSharedReq 380 # Transaction distribution 687system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port 860 # Packet count per connected master and slave (bytes) 688system.membus.pkt_count::total 860 # Packet count per connected master and slave (bytes) 689system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port 27520 # Cumulative packet size per connected master and slave (bytes) 690system.membus.pkt_size::total 27520 # Cumulative packet size per connected master and slave (bytes) 691system.membus.snoops 0 # Total snoops (count) 692system.membus.snoop_fanout::samples 430 # Request fanout histogram 693system.membus.snoop_fanout::mean 0 # Request fanout histogram 694system.membus.snoop_fanout::stdev 0 # Request fanout histogram 695system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 696system.membus.snoop_fanout::0 430 100.00% 100.00% # Request fanout histogram 697system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram 698system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 699system.membus.snoop_fanout::min_value 0 # Request fanout histogram 700system.membus.snoop_fanout::max_value 0 # Request fanout histogram 701system.membus.snoop_fanout::total 430 # Request fanout histogram 702system.membus.reqLayer0.occupancy 430000 # Layer occupancy (ticks) 703system.membus.reqLayer0.utilization 0.7 # Layer utilization (%) 704system.membus.respLayer0.occupancy 2299000 # Layer occupancy (ticks) 705system.membus.respLayer0.utilization 3.9 # Layer utilization (%) 706 707---------- End Simulation Statistics ----------