1
2---------- Begin Simulation Statistics ----------
3sim_seconds 0.000210 # Number of seconds simulated
4sim_ticks 209715500 # Number of ticks simulated
5final_tick 209715500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
6sim_freq 1000000000000 # Frequency of simulated ticks
7host_inst_rate 42175 # Simulator instruction rate (inst/s)
8host_op_rate 42174 # Simulator op (including micro ops) rate (op/s)
9host_tick_rate 78069260 # Simulator tick rate (ticks/s)
10host_mem_usage 242960 # Number of bytes of host memory used
11host_seconds 2.69 # Real time elapsed on the host
12sim_insts 113291 # Number of instructions simulated
13sim_ops 113291 # Number of ops (including micro ops) simulated
14system.voltage_domain.voltage 1 # Voltage in Volts
15system.clk_domain.clock 1000 # Clock period in ticks
16system.physmem.pwrStateResidencyTicks::UNDEFINED 209715500 # Cumulative time (in ticks) in various power states
17system.physmem.bytes_read::cpu.inst 37952 # Number of bytes read from this memory
18system.physmem.bytes_read::cpu.data 16640 # Number of bytes read from this memory
19system.physmem.bytes_read::total 54592 # Number of bytes read from this memory
20system.physmem.bytes_inst_read::cpu.inst 37952 # Number of instructions bytes read from this memory
21system.physmem.bytes_inst_read::total 37952 # Number of instructions bytes read from this memory
22system.physmem.num_reads::cpu.inst 593 # Number of read requests responded to by this memory
23system.physmem.num_reads::cpu.data 260 # Number of read requests responded to by this memory
24system.physmem.num_reads::total 853 # Number of read requests responded to by this memory
25system.physmem.bw_read::cpu.inst 180968979 # Total read bandwidth from this memory (bytes/s)
26system.physmem.bw_read::cpu.data 79345590 # Total read bandwidth from this memory (bytes/s)
27system.physmem.bw_read::total 260314569 # Total read bandwidth from this memory (bytes/s)
28system.physmem.bw_inst_read::cpu.inst 180968979 # Instruction read bandwidth from this memory (bytes/s)
29system.physmem.bw_inst_read::total 180968979 # Instruction read bandwidth from this memory (bytes/s)
30system.physmem.bw_total::cpu.inst 180968979 # Total bandwidth to/from this memory (bytes/s)
31system.physmem.bw_total::cpu.data 79345590 # Total bandwidth to/from this memory (bytes/s)
32system.physmem.bw_total::total 260314569 # Total bandwidth to/from this memory (bytes/s)
33system.pwrStateResidencyTicks::UNDEFINED 209715500 # Cumulative time (in ticks) in various power states
34system.cpu_clk_domain.clock 500 # Clock period in ticks
35system.cpu.dtb.read_hits 0 # DTB read hits
36system.cpu.dtb.read_misses 0 # DTB read misses
37system.cpu.dtb.read_accesses 0 # DTB read accesses
38system.cpu.dtb.write_hits 0 # DTB write hits
39system.cpu.dtb.write_misses 0 # DTB write misses
40system.cpu.dtb.write_accesses 0 # DTB write accesses
41system.cpu.dtb.hits 0 # DTB hits
42system.cpu.dtb.misses 0 # DTB misses
43system.cpu.dtb.accesses 0 # DTB accesses
44system.cpu.itb.read_hits 0 # DTB read hits
45system.cpu.itb.read_misses 0 # DTB read misses
46system.cpu.itb.read_accesses 0 # DTB read accesses
47system.cpu.itb.write_hits 0 # DTB write hits
48system.cpu.itb.write_misses 0 # DTB write misses
49system.cpu.itb.write_accesses 0 # DTB write accesses
50system.cpu.itb.hits 0 # DTB hits
51system.cpu.itb.misses 0 # DTB misses
52system.cpu.itb.accesses 0 # DTB accesses
53system.cpu.workload.numSyscalls 45 # Number of system calls
54system.cpu.pwrStateResidencyTicks::ON 209715500 # Cumulative time (in ticks) in various power states
55system.cpu.numCycles 419431 # number of cpu cycles simulated
56system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
57system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
58system.cpu.committedInsts 113291 # Number of instructions committed
59system.cpu.committedOps 113291 # Number of ops (including micro ops) committed
60system.cpu.num_int_alu_accesses 113292 # Number of integer alu accesses
61system.cpu.num_fp_alu_accesses 0 # Number of float alu accesses
62system.cpu.num_func_calls 8529 # number of times a function call or return occured
63system.cpu.num_conditional_control_insts 17391 # number of instructions that are conditional controls
64system.cpu.num_int_insts 113292 # number of integer instructions
65system.cpu.num_fp_insts 0 # number of float instructions
66system.cpu.num_int_register_reads 151096 # number of times the integer registers were read
67system.cpu.num_int_register_writes 76188 # number of times the integer registers were written
68system.cpu.num_fp_register_reads 0 # number of times the floating registers were read
69system.cpu.num_fp_register_writes 0 # number of times the floating registers were written
70system.cpu.num_mem_refs 43493 # number of memory refs
71system.cpu.num_load_insts 23780 # Number of load instructions
72system.cpu.num_store_insts 19713 # Number of store instructions
73system.cpu.num_idle_cycles 0 # Number of idle cycles
74system.cpu.num_busy_cycles 419431 # Number of busy cycles
75system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
76system.cpu.idle_fraction 0 # Percentage of idle cycles
77system.cpu.Branches 25920 # Number of branches fetched
78system.cpu.op_class::No_OpClass 45 0.04% 0.04% # Class of executed instruction
79system.cpu.op_class::IntAlu 69651 61.45% 61.49% # Class of executed instruction
80system.cpu.op_class::IntMult 122 0.11% 61.60% # Class of executed instruction
81system.cpu.op_class::IntDiv 26 0.02% 61.63% # Class of executed instruction
82system.cpu.op_class::FloatAdd 0 0.00% 61.63% # Class of executed instruction
83system.cpu.op_class::FloatCmp 0 0.00% 61.63% # Class of executed instruction
84system.cpu.op_class::FloatCvt 0 0.00% 61.63% # Class of executed instruction
85system.cpu.op_class::FloatMult 0 0.00% 61.63% # Class of executed instruction
86system.cpu.op_class::FloatMultAcc 0 0.00% 61.63% # Class of executed instruction
87system.cpu.op_class::FloatDiv 0 0.00% 61.63% # Class of executed instruction
88system.cpu.op_class::FloatMisc 0 0.00% 61.63% # Class of executed instruction
89system.cpu.op_class::FloatSqrt 0 0.00% 61.63% # Class of executed instruction
90system.cpu.op_class::SimdAdd 0 0.00% 61.63% # Class of executed instruction
91system.cpu.op_class::SimdAddAcc 0 0.00% 61.63% # Class of executed instruction
92system.cpu.op_class::SimdAlu 0 0.00% 61.63% # Class of executed instruction
93system.cpu.op_class::SimdCmp 0 0.00% 61.63% # Class of executed instruction
94system.cpu.op_class::SimdCvt 0 0.00% 61.63% # Class of executed instruction
95system.cpu.op_class::SimdMisc 0 0.00% 61.63% # Class of executed instruction
96system.cpu.op_class::SimdMult 0 0.00% 61.63% # Class of executed instruction
97system.cpu.op_class::SimdMultAcc 0 0.00% 61.63% # Class of executed instruction
98system.cpu.op_class::SimdShift 0 0.00% 61.63% # Class of executed instruction
99system.cpu.op_class::SimdShiftAcc 0 0.00% 61.63% # Class of executed instruction
100system.cpu.op_class::SimdSqrt 0 0.00% 61.63% # Class of executed instruction
101system.cpu.op_class::SimdFloatAdd 0 0.00% 61.63% # Class of executed instruction
102system.cpu.op_class::SimdFloatAlu 0 0.00% 61.63% # Class of executed instruction
103system.cpu.op_class::SimdFloatCmp 0 0.00% 61.63% # Class of executed instruction
104system.cpu.op_class::SimdFloatCvt 0 0.00% 61.63% # Class of executed instruction
105system.cpu.op_class::SimdFloatDiv 0 0.00% 61.63% # Class of executed instruction
106system.cpu.op_class::SimdFloatMisc 0 0.00% 61.63% # Class of executed instruction
107system.cpu.op_class::SimdFloatMult 0 0.00% 61.63% # Class of executed instruction
108system.cpu.op_class::SimdFloatMultAcc 0 0.00% 61.63% # Class of executed instruction
109system.cpu.op_class::SimdFloatSqrt 0 0.00% 61.63% # Class of executed instruction
110system.cpu.op_class::MemRead 23780 20.98% 82.61% # Class of executed instruction
111system.cpu.op_class::MemWrite 19713 17.39% 100.00% # Class of executed instruction
112system.cpu.op_class::FloatMemRead 0 0.00% 100.00% # Class of executed instruction
113system.cpu.op_class::FloatMemWrite 0 0.00% 100.00% # Class of executed instruction
114system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
115system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
116system.cpu.op_class::total 113337 # Class of executed instruction
117system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 209715500 # Cumulative time (in ticks) in various power states
118system.cpu.dcache.tags.replacements 0 # number of replacements
119system.cpu.dcache.tags.tagsinuse 215.473039 # Cycle average of tags in use
120system.cpu.dcache.tags.total_refs 43232 # Total number of references to valid blocks.
121system.cpu.dcache.tags.sampled_refs 260 # Sample count of references to valid blocks.
122system.cpu.dcache.tags.avg_refs 166.276923 # Average number of references to valid blocks.
123system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
124system.cpu.dcache.tags.occ_blocks::cpu.data 215.473039 # Average occupied blocks per requestor
125system.cpu.dcache.tags.occ_percent::cpu.data 0.052606 # Average percentage of cache occupancy
126system.cpu.dcache.tags.occ_percent::total 0.052606 # Average percentage of cache occupancy
127system.cpu.dcache.tags.occ_task_id_blocks::1024 260 # Occupied blocks per task id
128system.cpu.dcache.tags.age_task_id_blocks_1024::0 4 # Occupied blocks per task id
129system.cpu.dcache.tags.age_task_id_blocks_1024::1 33 # Occupied blocks per task id
130system.cpu.dcache.tags.age_task_id_blocks_1024::2 223 # Occupied blocks per task id
131system.cpu.dcache.tags.occ_task_id_percent::1024 0.063477 # Percentage of cache occupancy per task id
132system.cpu.dcache.tags.tag_accesses 87244 # Number of tag accesses
133system.cpu.dcache.tags.data_accesses 87244 # Number of data accesses
134system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 209715500 # Cumulative time (in ticks) in various power states
135system.cpu.dcache.ReadReq_hits::cpu.data 23719 # number of ReadReq hits
136system.cpu.dcache.ReadReq_hits::total 23719 # number of ReadReq hits
137system.cpu.dcache.WriteReq_hits::cpu.data 19513 # number of WriteReq hits
138system.cpu.dcache.WriteReq_hits::total 19513 # number of WriteReq hits
139system.cpu.dcache.demand_hits::cpu.data 43232 # number of demand (read+write) hits
140system.cpu.dcache.demand_hits::total 43232 # number of demand (read+write) hits
141system.cpu.dcache.overall_hits::cpu.data 43232 # number of overall hits
142system.cpu.dcache.overall_hits::total 43232 # number of overall hits
143system.cpu.dcache.ReadReq_misses::cpu.data 61 # number of ReadReq misses
144system.cpu.dcache.ReadReq_misses::total 61 # number of ReadReq misses
145system.cpu.dcache.WriteReq_misses::cpu.data 199 # number of WriteReq misses
146system.cpu.dcache.WriteReq_misses::total 199 # number of WriteReq misses
147system.cpu.dcache.demand_misses::cpu.data 260 # number of demand (read+write) misses
148system.cpu.dcache.demand_misses::total 260 # number of demand (read+write) misses
149system.cpu.dcache.overall_misses::cpu.data 260 # number of overall misses
150system.cpu.dcache.overall_misses::total 260 # number of overall misses
151system.cpu.dcache.ReadReq_miss_latency::cpu.data 3843000 # number of ReadReq miss cycles
152system.cpu.dcache.ReadReq_miss_latency::total 3843000 # number of ReadReq miss cycles
153system.cpu.dcache.WriteReq_miss_latency::cpu.data 12537000 # number of WriteReq miss cycles
154system.cpu.dcache.WriteReq_miss_latency::total 12537000 # number of WriteReq miss cycles
155system.cpu.dcache.demand_miss_latency::cpu.data 16380000 # number of demand (read+write) miss cycles
156system.cpu.dcache.demand_miss_latency::total 16380000 # number of demand (read+write) miss cycles
157system.cpu.dcache.overall_miss_latency::cpu.data 16380000 # number of overall miss cycles
158system.cpu.dcache.overall_miss_latency::total 16380000 # number of overall miss cycles
159system.cpu.dcache.ReadReq_accesses::cpu.data 23780 # number of ReadReq accesses(hits+misses)
160system.cpu.dcache.ReadReq_accesses::total 23780 # number of ReadReq accesses(hits+misses)
161system.cpu.dcache.WriteReq_accesses::cpu.data 19712 # number of WriteReq accesses(hits+misses)
162system.cpu.dcache.WriteReq_accesses::total 19712 # number of WriteReq accesses(hits+misses)
163system.cpu.dcache.demand_accesses::cpu.data 43492 # number of demand (read+write) accesses
164system.cpu.dcache.demand_accesses::total 43492 # number of demand (read+write) accesses
165system.cpu.dcache.overall_accesses::cpu.data 43492 # number of overall (read+write) accesses
166system.cpu.dcache.overall_accesses::total 43492 # number of overall (read+write) accesses
167system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.002565 # miss rate for ReadReq accesses
168system.cpu.dcache.ReadReq_miss_rate::total 0.002565 # miss rate for ReadReq accesses
169system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.010095 # miss rate for WriteReq accesses
170system.cpu.dcache.WriteReq_miss_rate::total 0.010095 # miss rate for WriteReq accesses
171system.cpu.dcache.demand_miss_rate::cpu.data 0.005978 # miss rate for demand accesses
172system.cpu.dcache.demand_miss_rate::total 0.005978 # miss rate for demand accesses
173system.cpu.dcache.overall_miss_rate::cpu.data 0.005978 # miss rate for overall accesses
174system.cpu.dcache.overall_miss_rate::total 0.005978 # miss rate for overall accesses
175system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 63000 # average ReadReq miss latency
176system.cpu.dcache.ReadReq_avg_miss_latency::total 63000 # average ReadReq miss latency
177system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 63000 # average WriteReq miss latency
178system.cpu.dcache.WriteReq_avg_miss_latency::total 63000 # average WriteReq miss latency
179system.cpu.dcache.demand_avg_miss_latency::cpu.data 63000 # average overall miss latency
180system.cpu.dcache.demand_avg_miss_latency::total 63000 # average overall miss latency
181system.cpu.dcache.overall_avg_miss_latency::cpu.data 63000 # average overall miss latency
182system.cpu.dcache.overall_avg_miss_latency::total 63000 # average overall miss latency
183system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
184system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
185system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
186system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
187system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
188system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
189system.cpu.dcache.ReadReq_mshr_misses::cpu.data 61 # number of ReadReq MSHR misses
190system.cpu.dcache.ReadReq_mshr_misses::total 61 # number of ReadReq MSHR misses
191system.cpu.dcache.WriteReq_mshr_misses::cpu.data 199 # number of WriteReq MSHR misses
192system.cpu.dcache.WriteReq_mshr_misses::total 199 # number of WriteReq MSHR misses
193system.cpu.dcache.demand_mshr_misses::cpu.data 260 # number of demand (read+write) MSHR misses
194system.cpu.dcache.demand_mshr_misses::total 260 # number of demand (read+write) MSHR misses
195system.cpu.dcache.overall_mshr_misses::cpu.data 260 # number of overall MSHR misses
196system.cpu.dcache.overall_mshr_misses::total 260 # number of overall MSHR misses
197system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3782000 # number of ReadReq MSHR miss cycles
198system.cpu.dcache.ReadReq_mshr_miss_latency::total 3782000 # number of ReadReq MSHR miss cycles
199system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 12338000 # number of WriteReq MSHR miss cycles
200system.cpu.dcache.WriteReq_mshr_miss_latency::total 12338000 # number of WriteReq MSHR miss cycles
201system.cpu.dcache.demand_mshr_miss_latency::cpu.data 16120000 # number of demand (read+write) MSHR miss cycles
202system.cpu.dcache.demand_mshr_miss_latency::total 16120000 # number of demand (read+write) MSHR miss cycles
203system.cpu.dcache.overall_mshr_miss_latency::cpu.data 16120000 # number of overall MSHR miss cycles
204system.cpu.dcache.overall_mshr_miss_latency::total 16120000 # number of overall MSHR miss cycles
205system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002565 # mshr miss rate for ReadReq accesses
206system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002565 # mshr miss rate for ReadReq accesses
207system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.010095 # mshr miss rate for WriteReq accesses
208system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.010095 # mshr miss rate for WriteReq accesses
209system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.005978 # mshr miss rate for demand accesses
210system.cpu.dcache.demand_mshr_miss_rate::total 0.005978 # mshr miss rate for demand accesses
211system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.005978 # mshr miss rate for overall accesses
212system.cpu.dcache.overall_mshr_miss_rate::total 0.005978 # mshr miss rate for overall accesses
213system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 62000 # average ReadReq mshr miss latency
214system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62000 # average ReadReq mshr miss latency
215system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 62000 # average WriteReq mshr miss latency
216system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62000 # average WriteReq mshr miss latency
217system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 62000 # average overall mshr miss latency
218system.cpu.dcache.demand_avg_mshr_miss_latency::total 62000 # average overall mshr miss latency
219system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 62000 # average overall mshr miss latency
220system.cpu.dcache.overall_avg_mshr_miss_latency::total 62000 # average overall mshr miss latency
221system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 209715500 # Cumulative time (in ticks) in various power states
222system.cpu.icache.tags.replacements 6 # number of replacements
223system.cpu.icache.tags.tagsinuse 302.746737 # Cycle average of tags in use
224system.cpu.icache.tags.total_refs 112745 # Total number of references to valid blocks.
225system.cpu.icache.tags.sampled_refs 593 # Sample count of references to valid blocks.
226system.cpu.icache.tags.avg_refs 190.126476 # Average number of references to valid blocks.
227system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
228system.cpu.icache.tags.occ_blocks::cpu.inst 302.746737 # Average occupied blocks per requestor
229system.cpu.icache.tags.occ_percent::cpu.inst 0.147826 # Average percentage of cache occupancy
230system.cpu.icache.tags.occ_percent::total 0.147826 # Average percentage of cache occupancy
231system.cpu.icache.tags.occ_task_id_blocks::1024 587 # Occupied blocks per task id
232system.cpu.icache.tags.age_task_id_blocks_1024::0 35 # Occupied blocks per task id
233system.cpu.icache.tags.age_task_id_blocks_1024::1 229 # Occupied blocks per task id
234system.cpu.icache.tags.age_task_id_blocks_1024::2 323 # Occupied blocks per task id
235system.cpu.icache.tags.occ_task_id_percent::1024 0.286621 # Percentage of cache occupancy per task id
236system.cpu.icache.tags.tag_accesses 227269 # Number of tag accesses
237system.cpu.icache.tags.data_accesses 227269 # Number of data accesses
238system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 209715500 # Cumulative time (in ticks) in various power states
239system.cpu.icache.ReadReq_hits::cpu.inst 112745 # number of ReadReq hits
240system.cpu.icache.ReadReq_hits::total 112745 # number of ReadReq hits
241system.cpu.icache.demand_hits::cpu.inst 112745 # number of demand (read+write) hits
242system.cpu.icache.demand_hits::total 112745 # number of demand (read+write) hits
243system.cpu.icache.overall_hits::cpu.inst 112745 # number of overall hits
244system.cpu.icache.overall_hits::total 112745 # number of overall hits
245system.cpu.icache.ReadReq_misses::cpu.inst 593 # number of ReadReq misses
246system.cpu.icache.ReadReq_misses::total 593 # number of ReadReq misses
247system.cpu.icache.demand_misses::cpu.inst 593 # number of demand (read+write) misses
248system.cpu.icache.demand_misses::total 593 # number of demand (read+write) misses
249system.cpu.icache.overall_misses::cpu.inst 593 # number of overall misses
250system.cpu.icache.overall_misses::total 593 # number of overall misses
251system.cpu.icache.ReadReq_miss_latency::cpu.inst 37359500 # number of ReadReq miss cycles
252system.cpu.icache.ReadReq_miss_latency::total 37359500 # number of ReadReq miss cycles
253system.cpu.icache.demand_miss_latency::cpu.inst 37359500 # number of demand (read+write) miss cycles
254system.cpu.icache.demand_miss_latency::total 37359500 # number of demand (read+write) miss cycles
255system.cpu.icache.overall_miss_latency::cpu.inst 37359500 # number of overall miss cycles
256system.cpu.icache.overall_miss_latency::total 37359500 # number of overall miss cycles
257system.cpu.icache.ReadReq_accesses::cpu.inst 113338 # number of ReadReq accesses(hits+misses)
258system.cpu.icache.ReadReq_accesses::total 113338 # number of ReadReq accesses(hits+misses)
259system.cpu.icache.demand_accesses::cpu.inst 113338 # number of demand (read+write) accesses
260system.cpu.icache.demand_accesses::total 113338 # number of demand (read+write) accesses
261system.cpu.icache.overall_accesses::cpu.inst 113338 # number of overall (read+write) accesses
262system.cpu.icache.overall_accesses::total 113338 # number of overall (read+write) accesses
263system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.005232 # miss rate for ReadReq accesses
264system.cpu.icache.ReadReq_miss_rate::total 0.005232 # miss rate for ReadReq accesses
265system.cpu.icache.demand_miss_rate::cpu.inst 0.005232 # miss rate for demand accesses
266system.cpu.icache.demand_miss_rate::total 0.005232 # miss rate for demand accesses
267system.cpu.icache.overall_miss_rate::cpu.inst 0.005232 # miss rate for overall accesses
268system.cpu.icache.overall_miss_rate::total 0.005232 # miss rate for overall accesses
269system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 63000.843170 # average ReadReq miss latency
270system.cpu.icache.ReadReq_avg_miss_latency::total 63000.843170 # average ReadReq miss latency
271system.cpu.icache.demand_avg_miss_latency::cpu.inst 63000.843170 # average overall miss latency
272system.cpu.icache.demand_avg_miss_latency::total 63000.843170 # average overall miss latency
273system.cpu.icache.overall_avg_miss_latency::cpu.inst 63000.843170 # average overall miss latency
274system.cpu.icache.overall_avg_miss_latency::total 63000.843170 # average overall miss latency
275system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
276system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
277system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
278system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
279system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
280system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
281system.cpu.icache.writebacks::writebacks 6 # number of writebacks
282system.cpu.icache.writebacks::total 6 # number of writebacks
283system.cpu.icache.ReadReq_mshr_misses::cpu.inst 593 # number of ReadReq MSHR misses
284system.cpu.icache.ReadReq_mshr_misses::total 593 # number of ReadReq MSHR misses
285system.cpu.icache.demand_mshr_misses::cpu.inst 593 # number of demand (read+write) MSHR misses
286system.cpu.icache.demand_mshr_misses::total 593 # number of demand (read+write) MSHR misses
287system.cpu.icache.overall_mshr_misses::cpu.inst 593 # number of overall MSHR misses
288system.cpu.icache.overall_mshr_misses::total 593 # number of overall MSHR misses
289system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 36766500 # number of ReadReq MSHR miss cycles
290system.cpu.icache.ReadReq_mshr_miss_latency::total 36766500 # number of ReadReq MSHR miss cycles
291system.cpu.icache.demand_mshr_miss_latency::cpu.inst 36766500 # number of demand (read+write) MSHR miss cycles
292system.cpu.icache.demand_mshr_miss_latency::total 36766500 # number of demand (read+write) MSHR miss cycles
293system.cpu.icache.overall_mshr_miss_latency::cpu.inst 36766500 # number of overall MSHR miss cycles
294system.cpu.icache.overall_mshr_miss_latency::total 36766500 # number of overall MSHR miss cycles
295system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.005232 # mshr miss rate for ReadReq accesses
296system.cpu.icache.ReadReq_mshr_miss_rate::total 0.005232 # mshr miss rate for ReadReq accesses
297system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.005232 # mshr miss rate for demand accesses
298system.cpu.icache.demand_mshr_miss_rate::total 0.005232 # mshr miss rate for demand accesses
299system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.005232 # mshr miss rate for overall accesses
300system.cpu.icache.overall_mshr_miss_rate::total 0.005232 # mshr miss rate for overall accesses
301system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 62000.843170 # average ReadReq mshr miss latency
302system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62000.843170 # average ReadReq mshr miss latency
303system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 62000.843170 # average overall mshr miss latency
304system.cpu.icache.demand_avg_mshr_miss_latency::total 62000.843170 # average overall mshr miss latency
305system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 62000.843170 # average overall mshr miss latency
306system.cpu.icache.overall_avg_mshr_miss_latency::total 62000.843170 # average overall mshr miss latency
307system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 209715500 # Cumulative time (in ticks) in various power states
308system.cpu.l2cache.tags.replacements 0 # number of replacements
309system.cpu.l2cache.tags.tagsinuse 520.331439 # Cycle average of tags in use
310system.cpu.l2cache.tags.total_refs 6 # Total number of references to valid blocks.
311system.cpu.l2cache.tags.sampled_refs 853 # Sample count of references to valid blocks.
312system.cpu.l2cache.tags.avg_refs 0.007034 # Average number of references to valid blocks.
313system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
314system.cpu.l2cache.tags.occ_blocks::cpu.inst 304.845382 # Average occupied blocks per requestor
315system.cpu.l2cache.tags.occ_blocks::cpu.data 215.486056 # Average occupied blocks per requestor
316system.cpu.l2cache.tags.occ_percent::cpu.inst 0.009303 # Average percentage of cache occupancy
317system.cpu.l2cache.tags.occ_percent::cpu.data 0.006576 # Average percentage of cache occupancy
318system.cpu.l2cache.tags.occ_percent::total 0.015879 # Average percentage of cache occupancy
319system.cpu.l2cache.tags.occ_task_id_blocks::1024 853 # Occupied blocks per task id
320system.cpu.l2cache.tags.age_task_id_blocks_1024::0 39 # Occupied blocks per task id
321system.cpu.l2cache.tags.age_task_id_blocks_1024::1 262 # Occupied blocks per task id
322system.cpu.l2cache.tags.age_task_id_blocks_1024::2 552 # Occupied blocks per task id
323system.cpu.l2cache.tags.occ_task_id_percent::1024 0.026031 # Percentage of cache occupancy per task id
324system.cpu.l2cache.tags.tag_accesses 7725 # Number of tag accesses
325system.cpu.l2cache.tags.data_accesses 7725 # Number of data accesses
326system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 209715500 # Cumulative time (in ticks) in various power states
327system.cpu.l2cache.WritebackClean_hits::writebacks 6 # number of WritebackClean hits
328system.cpu.l2cache.WritebackClean_hits::total 6 # number of WritebackClean hits
329system.cpu.l2cache.ReadExReq_misses::cpu.data 199 # number of ReadExReq misses
330system.cpu.l2cache.ReadExReq_misses::total 199 # number of ReadExReq misses
331system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 593 # number of ReadCleanReq misses
332system.cpu.l2cache.ReadCleanReq_misses::total 593 # number of ReadCleanReq misses
333system.cpu.l2cache.ReadSharedReq_misses::cpu.data 61 # number of ReadSharedReq misses
334system.cpu.l2cache.ReadSharedReq_misses::total 61 # number of ReadSharedReq misses
335system.cpu.l2cache.demand_misses::cpu.inst 593 # number of demand (read+write) misses
336system.cpu.l2cache.demand_misses::cpu.data 260 # number of demand (read+write) misses
337system.cpu.l2cache.demand_misses::total 853 # number of demand (read+write) misses
338system.cpu.l2cache.overall_misses::cpu.inst 593 # number of overall misses
339system.cpu.l2cache.overall_misses::cpu.data 260 # number of overall misses
340system.cpu.l2cache.overall_misses::total 853 # number of overall misses
341system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 12039500 # number of ReadExReq miss cycles
342system.cpu.l2cache.ReadExReq_miss_latency::total 12039500 # number of ReadExReq miss cycles
343system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 35877000 # number of ReadCleanReq miss cycles
344system.cpu.l2cache.ReadCleanReq_miss_latency::total 35877000 # number of ReadCleanReq miss cycles
345system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 3690500 # number of ReadSharedReq miss cycles
346system.cpu.l2cache.ReadSharedReq_miss_latency::total 3690500 # number of ReadSharedReq miss cycles
347system.cpu.l2cache.demand_miss_latency::cpu.inst 35877000 # number of demand (read+write) miss cycles
348system.cpu.l2cache.demand_miss_latency::cpu.data 15730000 # number of demand (read+write) miss cycles
349system.cpu.l2cache.demand_miss_latency::total 51607000 # number of demand (read+write) miss cycles
350system.cpu.l2cache.overall_miss_latency::cpu.inst 35877000 # number of overall miss cycles
351system.cpu.l2cache.overall_miss_latency::cpu.data 15730000 # number of overall miss cycles
352system.cpu.l2cache.overall_miss_latency::total 51607000 # number of overall miss cycles
353system.cpu.l2cache.WritebackClean_accesses::writebacks 6 # number of WritebackClean accesses(hits+misses)
354system.cpu.l2cache.WritebackClean_accesses::total 6 # number of WritebackClean accesses(hits+misses)
355system.cpu.l2cache.ReadExReq_accesses::cpu.data 199 # number of ReadExReq accesses(hits+misses)
356system.cpu.l2cache.ReadExReq_accesses::total 199 # number of ReadExReq accesses(hits+misses)
357system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 593 # number of ReadCleanReq accesses(hits+misses)
358system.cpu.l2cache.ReadCleanReq_accesses::total 593 # number of ReadCleanReq accesses(hits+misses)
359system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 61 # number of ReadSharedReq accesses(hits+misses)
360system.cpu.l2cache.ReadSharedReq_accesses::total 61 # number of ReadSharedReq accesses(hits+misses)
361system.cpu.l2cache.demand_accesses::cpu.inst 593 # number of demand (read+write) accesses
362system.cpu.l2cache.demand_accesses::cpu.data 260 # number of demand (read+write) accesses
363system.cpu.l2cache.demand_accesses::total 853 # number of demand (read+write) accesses
364system.cpu.l2cache.overall_accesses::cpu.inst 593 # number of overall (read+write) accesses
365system.cpu.l2cache.overall_accesses::cpu.data 260 # number of overall (read+write) accesses
366system.cpu.l2cache.overall_accesses::total 853 # number of overall (read+write) accesses
367system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses
368system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses
369system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 1 # miss rate for ReadCleanReq accesses
370system.cpu.l2cache.ReadCleanReq_miss_rate::total 1 # miss rate for ReadCleanReq accesses
371system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 1 # miss rate for ReadSharedReq accesses
372system.cpu.l2cache.ReadSharedReq_miss_rate::total 1 # miss rate for ReadSharedReq accesses
373system.cpu.l2cache.demand_miss_rate::cpu.inst 1 # miss rate for demand accesses
374system.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses
375system.cpu.l2cache.demand_miss_rate::total 1 # miss rate for demand accesses
376system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses
377system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses
378system.cpu.l2cache.overall_miss_rate::total 1 # miss rate for overall accesses
379system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 60500 # average ReadExReq miss latency
380system.cpu.l2cache.ReadExReq_avg_miss_latency::total 60500 # average ReadExReq miss latency
381system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 60500.843170 # average ReadCleanReq miss latency
382system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 60500.843170 # average ReadCleanReq miss latency
383system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 60500 # average ReadSharedReq miss latency
384system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 60500 # average ReadSharedReq miss latency
385system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 60500.843170 # average overall miss latency
386system.cpu.l2cache.demand_avg_miss_latency::cpu.data 60500 # average overall miss latency
387system.cpu.l2cache.demand_avg_miss_latency::total 60500.586166 # average overall miss latency
388system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 60500.843170 # average overall miss latency
389system.cpu.l2cache.overall_avg_miss_latency::cpu.data 60500 # average overall miss latency
390system.cpu.l2cache.overall_avg_miss_latency::total 60500.586166 # average overall miss latency
391system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
392system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
393system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
394system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
395system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
396system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
397system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 199 # number of ReadExReq MSHR misses
398system.cpu.l2cache.ReadExReq_mshr_misses::total 199 # number of ReadExReq MSHR misses
399system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 593 # number of ReadCleanReq MSHR misses
400system.cpu.l2cache.ReadCleanReq_mshr_misses::total 593 # number of ReadCleanReq MSHR misses
401system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 61 # number of ReadSharedReq MSHR misses
402system.cpu.l2cache.ReadSharedReq_mshr_misses::total 61 # number of ReadSharedReq MSHR misses
403system.cpu.l2cache.demand_mshr_misses::cpu.inst 593 # number of demand (read+write) MSHR misses
404system.cpu.l2cache.demand_mshr_misses::cpu.data 260 # number of demand (read+write) MSHR misses
405system.cpu.l2cache.demand_mshr_misses::total 853 # number of demand (read+write) MSHR misses
406system.cpu.l2cache.overall_mshr_misses::cpu.inst 593 # number of overall MSHR misses
407system.cpu.l2cache.overall_mshr_misses::cpu.data 260 # number of overall MSHR misses
408system.cpu.l2cache.overall_mshr_misses::total 853 # number of overall MSHR misses
409system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 10049500 # number of ReadExReq MSHR miss cycles
410system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 10049500 # number of ReadExReq MSHR miss cycles
411system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 29947000 # number of ReadCleanReq MSHR miss cycles
412system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 29947000 # number of ReadCleanReq MSHR miss cycles
413system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 3080500 # number of ReadSharedReq MSHR miss cycles
414system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 3080500 # number of ReadSharedReq MSHR miss cycles
415system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 29947000 # number of demand (read+write) MSHR miss cycles
416system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 13130000 # number of demand (read+write) MSHR miss cycles
417system.cpu.l2cache.demand_mshr_miss_latency::total 43077000 # number of demand (read+write) MSHR miss cycles
418system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 29947000 # number of overall MSHR miss cycles
419system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 13130000 # number of overall MSHR miss cycles
420system.cpu.l2cache.overall_mshr_miss_latency::total 43077000 # number of overall MSHR miss cycles
421system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses
422system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses
423system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadCleanReq accesses
424system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 1 # mshr miss rate for ReadCleanReq accesses
425system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadSharedReq accesses
426system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 1 # mshr miss rate for ReadSharedReq accesses
427system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 1 # mshr miss rate for demand accesses
428system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses
429system.cpu.l2cache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses
430system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses
431system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses
432system.cpu.l2cache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses
433system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 50500 # average ReadExReq mshr miss latency
434system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 50500 # average ReadExReq mshr miss latency
435system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 50500.843170 # average ReadCleanReq mshr miss latency
436system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 50500.843170 # average ReadCleanReq mshr miss latency
437system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 50500 # average ReadSharedReq mshr miss latency
438system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 50500 # average ReadSharedReq mshr miss latency
439system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 50500.843170 # average overall mshr miss latency
440system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 50500 # average overall mshr miss latency
441system.cpu.l2cache.demand_avg_mshr_miss_latency::total 50500.586166 # average overall mshr miss latency
442system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 50500.843170 # average overall mshr miss latency
443system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 50500 # average overall mshr miss latency
444system.cpu.l2cache.overall_avg_mshr_miss_latency::total 50500.586166 # average overall mshr miss latency
445system.cpu.toL2Bus.snoop_filter.tot_requests 859 # Total number of requests made to the snoop filter.
446system.cpu.toL2Bus.snoop_filter.hit_single_requests 6 # Number of requests hitting in the snoop filter with a single holder of the requested data.
447system.cpu.toL2Bus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
448system.cpu.toL2Bus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
449system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
450system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
451system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 209715500 # Cumulative time (in ticks) in various power states
452system.cpu.toL2Bus.trans_dist::ReadResp 654 # Transaction distribution
453system.cpu.toL2Bus.trans_dist::WritebackClean 6 # Transaction distribution
454system.cpu.toL2Bus.trans_dist::ReadExReq 199 # Transaction distribution
455system.cpu.toL2Bus.trans_dist::ReadExResp 199 # Transaction distribution
456system.cpu.toL2Bus.trans_dist::ReadCleanReq 593 # Transaction distribution
457system.cpu.toL2Bus.trans_dist::ReadSharedReq 61 # Transaction distribution
458system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1192 # Packet count per connected master and slave (bytes)
459system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 520 # Packet count per connected master and slave (bytes)
460system.cpu.toL2Bus.pkt_count::total 1712 # Packet count per connected master and slave (bytes)
461system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 38336 # Cumulative packet size per connected master and slave (bytes)
462system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 16640 # Cumulative packet size per connected master and slave (bytes)
463system.cpu.toL2Bus.pkt_size::total 54976 # Cumulative packet size per connected master and slave (bytes)
464system.cpu.toL2Bus.snoops 0 # Total snoops (count)
465system.cpu.toL2Bus.snoopTraffic 0 # Total snoop traffic (bytes)
466system.cpu.toL2Bus.snoop_fanout::samples 853 # Request fanout histogram
467system.cpu.toL2Bus.snoop_fanout::mean 0 # Request fanout histogram
468system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram
469system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
470system.cpu.toL2Bus.snoop_fanout::0 853 100.00% 100.00% # Request fanout histogram
471system.cpu.toL2Bus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
472system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
473system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
474system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram
475system.cpu.toL2Bus.snoop_fanout::max_value 0 # Request fanout histogram
476system.cpu.toL2Bus.snoop_fanout::total 853 # Request fanout histogram
477system.cpu.toL2Bus.reqLayer0.occupancy 435500 # Layer occupancy (ticks)
478system.cpu.toL2Bus.reqLayer0.utilization 0.2 # Layer utilization (%)
479system.cpu.toL2Bus.respLayer0.occupancy 889500 # Layer occupancy (ticks)
480system.cpu.toL2Bus.respLayer0.utilization 0.4 # Layer utilization (%)
481system.cpu.toL2Bus.respLayer1.occupancy 390000 # Layer occupancy (ticks)
482system.cpu.toL2Bus.respLayer1.utilization 0.2 # Layer utilization (%)
483system.membus.snoop_filter.tot_requests 853 # Total number of requests made to the snoop filter.
484system.membus.snoop_filter.hit_single_requests 0 # Number of requests hitting in the snoop filter with a single holder of the requested data.
485system.membus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
486system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
487system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
488system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
489system.membus.pwrStateResidencyTicks::UNDEFINED 209715500 # Cumulative time (in ticks) in various power states
490system.membus.trans_dist::ReadResp 654 # Transaction distribution
491system.membus.trans_dist::ReadExReq 199 # Transaction distribution
492system.membus.trans_dist::ReadExResp 199 # Transaction distribution
493system.membus.trans_dist::ReadSharedReq 654 # Transaction distribution
494system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1706 # Packet count per connected master and slave (bytes)
495system.membus.pkt_count::total 1706 # Packet count per connected master and slave (bytes)
496system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 54592 # Cumulative packet size per connected master and slave (bytes)
497system.membus.pkt_size::total 54592 # Cumulative packet size per connected master and slave (bytes)
498system.membus.snoops 0 # Total snoops (count)
499system.membus.snoopTraffic 0 # Total snoop traffic (bytes)
500system.membus.snoop_fanout::samples 853 # Request fanout histogram
501system.membus.snoop_fanout::mean 0 # Request fanout histogram
502system.membus.snoop_fanout::stdev 0 # Request fanout histogram
503system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
504system.membus.snoop_fanout::0 853 100.00% 100.00% # Request fanout histogram
505system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
506system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
507system.membus.snoop_fanout::min_value 0 # Request fanout histogram
508system.membus.snoop_fanout::max_value 0 # Request fanout histogram
509system.membus.snoop_fanout::total 853 # Request fanout histogram
510system.membus.reqLayer0.occupancy 853500 # Layer occupancy (ticks)
511system.membus.reqLayer0.utilization 0.4 # Layer utilization (%)
512system.membus.respLayer1.occupancy 4265000 # Layer occupancy (ticks)
513system.membus.respLayer1.utilization 2.0 # Layer utilization (%)
514
515---------- End Simulation Statistics ----------
2---------- Begin Simulation Statistics ----------
3sim_seconds 0.000210 # Number of seconds simulated
4sim_ticks 209715500 # Number of ticks simulated
5final_tick 209715500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
6sim_freq 1000000000000 # Frequency of simulated ticks
7host_inst_rate 42175 # Simulator instruction rate (inst/s)
8host_op_rate 42174 # Simulator op (including micro ops) rate (op/s)
9host_tick_rate 78069260 # Simulator tick rate (ticks/s)
10host_mem_usage 242960 # Number of bytes of host memory used
11host_seconds 2.69 # Real time elapsed on the host
12sim_insts 113291 # Number of instructions simulated
13sim_ops 113291 # Number of ops (including micro ops) simulated
14system.voltage_domain.voltage 1 # Voltage in Volts
15system.clk_domain.clock 1000 # Clock period in ticks
16system.physmem.pwrStateResidencyTicks::UNDEFINED 209715500 # Cumulative time (in ticks) in various power states
17system.physmem.bytes_read::cpu.inst 37952 # Number of bytes read from this memory
18system.physmem.bytes_read::cpu.data 16640 # Number of bytes read from this memory
19system.physmem.bytes_read::total 54592 # Number of bytes read from this memory
20system.physmem.bytes_inst_read::cpu.inst 37952 # Number of instructions bytes read from this memory
21system.physmem.bytes_inst_read::total 37952 # Number of instructions bytes read from this memory
22system.physmem.num_reads::cpu.inst 593 # Number of read requests responded to by this memory
23system.physmem.num_reads::cpu.data 260 # Number of read requests responded to by this memory
24system.physmem.num_reads::total 853 # Number of read requests responded to by this memory
25system.physmem.bw_read::cpu.inst 180968979 # Total read bandwidth from this memory (bytes/s)
26system.physmem.bw_read::cpu.data 79345590 # Total read bandwidth from this memory (bytes/s)
27system.physmem.bw_read::total 260314569 # Total read bandwidth from this memory (bytes/s)
28system.physmem.bw_inst_read::cpu.inst 180968979 # Instruction read bandwidth from this memory (bytes/s)
29system.physmem.bw_inst_read::total 180968979 # Instruction read bandwidth from this memory (bytes/s)
30system.physmem.bw_total::cpu.inst 180968979 # Total bandwidth to/from this memory (bytes/s)
31system.physmem.bw_total::cpu.data 79345590 # Total bandwidth to/from this memory (bytes/s)
32system.physmem.bw_total::total 260314569 # Total bandwidth to/from this memory (bytes/s)
33system.pwrStateResidencyTicks::UNDEFINED 209715500 # Cumulative time (in ticks) in various power states
34system.cpu_clk_domain.clock 500 # Clock period in ticks
35system.cpu.dtb.read_hits 0 # DTB read hits
36system.cpu.dtb.read_misses 0 # DTB read misses
37system.cpu.dtb.read_accesses 0 # DTB read accesses
38system.cpu.dtb.write_hits 0 # DTB write hits
39system.cpu.dtb.write_misses 0 # DTB write misses
40system.cpu.dtb.write_accesses 0 # DTB write accesses
41system.cpu.dtb.hits 0 # DTB hits
42system.cpu.dtb.misses 0 # DTB misses
43system.cpu.dtb.accesses 0 # DTB accesses
44system.cpu.itb.read_hits 0 # DTB read hits
45system.cpu.itb.read_misses 0 # DTB read misses
46system.cpu.itb.read_accesses 0 # DTB read accesses
47system.cpu.itb.write_hits 0 # DTB write hits
48system.cpu.itb.write_misses 0 # DTB write misses
49system.cpu.itb.write_accesses 0 # DTB write accesses
50system.cpu.itb.hits 0 # DTB hits
51system.cpu.itb.misses 0 # DTB misses
52system.cpu.itb.accesses 0 # DTB accesses
53system.cpu.workload.numSyscalls 45 # Number of system calls
54system.cpu.pwrStateResidencyTicks::ON 209715500 # Cumulative time (in ticks) in various power states
55system.cpu.numCycles 419431 # number of cpu cycles simulated
56system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
57system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
58system.cpu.committedInsts 113291 # Number of instructions committed
59system.cpu.committedOps 113291 # Number of ops (including micro ops) committed
60system.cpu.num_int_alu_accesses 113292 # Number of integer alu accesses
61system.cpu.num_fp_alu_accesses 0 # Number of float alu accesses
62system.cpu.num_func_calls 8529 # number of times a function call or return occured
63system.cpu.num_conditional_control_insts 17391 # number of instructions that are conditional controls
64system.cpu.num_int_insts 113292 # number of integer instructions
65system.cpu.num_fp_insts 0 # number of float instructions
66system.cpu.num_int_register_reads 151096 # number of times the integer registers were read
67system.cpu.num_int_register_writes 76188 # number of times the integer registers were written
68system.cpu.num_fp_register_reads 0 # number of times the floating registers were read
69system.cpu.num_fp_register_writes 0 # number of times the floating registers were written
70system.cpu.num_mem_refs 43493 # number of memory refs
71system.cpu.num_load_insts 23780 # Number of load instructions
72system.cpu.num_store_insts 19713 # Number of store instructions
73system.cpu.num_idle_cycles 0 # Number of idle cycles
74system.cpu.num_busy_cycles 419431 # Number of busy cycles
75system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
76system.cpu.idle_fraction 0 # Percentage of idle cycles
77system.cpu.Branches 25920 # Number of branches fetched
78system.cpu.op_class::No_OpClass 45 0.04% 0.04% # Class of executed instruction
79system.cpu.op_class::IntAlu 69651 61.45% 61.49% # Class of executed instruction
80system.cpu.op_class::IntMult 122 0.11% 61.60% # Class of executed instruction
81system.cpu.op_class::IntDiv 26 0.02% 61.63% # Class of executed instruction
82system.cpu.op_class::FloatAdd 0 0.00% 61.63% # Class of executed instruction
83system.cpu.op_class::FloatCmp 0 0.00% 61.63% # Class of executed instruction
84system.cpu.op_class::FloatCvt 0 0.00% 61.63% # Class of executed instruction
85system.cpu.op_class::FloatMult 0 0.00% 61.63% # Class of executed instruction
86system.cpu.op_class::FloatMultAcc 0 0.00% 61.63% # Class of executed instruction
87system.cpu.op_class::FloatDiv 0 0.00% 61.63% # Class of executed instruction
88system.cpu.op_class::FloatMisc 0 0.00% 61.63% # Class of executed instruction
89system.cpu.op_class::FloatSqrt 0 0.00% 61.63% # Class of executed instruction
90system.cpu.op_class::SimdAdd 0 0.00% 61.63% # Class of executed instruction
91system.cpu.op_class::SimdAddAcc 0 0.00% 61.63% # Class of executed instruction
92system.cpu.op_class::SimdAlu 0 0.00% 61.63% # Class of executed instruction
93system.cpu.op_class::SimdCmp 0 0.00% 61.63% # Class of executed instruction
94system.cpu.op_class::SimdCvt 0 0.00% 61.63% # Class of executed instruction
95system.cpu.op_class::SimdMisc 0 0.00% 61.63% # Class of executed instruction
96system.cpu.op_class::SimdMult 0 0.00% 61.63% # Class of executed instruction
97system.cpu.op_class::SimdMultAcc 0 0.00% 61.63% # Class of executed instruction
98system.cpu.op_class::SimdShift 0 0.00% 61.63% # Class of executed instruction
99system.cpu.op_class::SimdShiftAcc 0 0.00% 61.63% # Class of executed instruction
100system.cpu.op_class::SimdSqrt 0 0.00% 61.63% # Class of executed instruction
101system.cpu.op_class::SimdFloatAdd 0 0.00% 61.63% # Class of executed instruction
102system.cpu.op_class::SimdFloatAlu 0 0.00% 61.63% # Class of executed instruction
103system.cpu.op_class::SimdFloatCmp 0 0.00% 61.63% # Class of executed instruction
104system.cpu.op_class::SimdFloatCvt 0 0.00% 61.63% # Class of executed instruction
105system.cpu.op_class::SimdFloatDiv 0 0.00% 61.63% # Class of executed instruction
106system.cpu.op_class::SimdFloatMisc 0 0.00% 61.63% # Class of executed instruction
107system.cpu.op_class::SimdFloatMult 0 0.00% 61.63% # Class of executed instruction
108system.cpu.op_class::SimdFloatMultAcc 0 0.00% 61.63% # Class of executed instruction
109system.cpu.op_class::SimdFloatSqrt 0 0.00% 61.63% # Class of executed instruction
110system.cpu.op_class::MemRead 23780 20.98% 82.61% # Class of executed instruction
111system.cpu.op_class::MemWrite 19713 17.39% 100.00% # Class of executed instruction
112system.cpu.op_class::FloatMemRead 0 0.00% 100.00% # Class of executed instruction
113system.cpu.op_class::FloatMemWrite 0 0.00% 100.00% # Class of executed instruction
114system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
115system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
116system.cpu.op_class::total 113337 # Class of executed instruction
117system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 209715500 # Cumulative time (in ticks) in various power states
118system.cpu.dcache.tags.replacements 0 # number of replacements
119system.cpu.dcache.tags.tagsinuse 215.473039 # Cycle average of tags in use
120system.cpu.dcache.tags.total_refs 43232 # Total number of references to valid blocks.
121system.cpu.dcache.tags.sampled_refs 260 # Sample count of references to valid blocks.
122system.cpu.dcache.tags.avg_refs 166.276923 # Average number of references to valid blocks.
123system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
124system.cpu.dcache.tags.occ_blocks::cpu.data 215.473039 # Average occupied blocks per requestor
125system.cpu.dcache.tags.occ_percent::cpu.data 0.052606 # Average percentage of cache occupancy
126system.cpu.dcache.tags.occ_percent::total 0.052606 # Average percentage of cache occupancy
127system.cpu.dcache.tags.occ_task_id_blocks::1024 260 # Occupied blocks per task id
128system.cpu.dcache.tags.age_task_id_blocks_1024::0 4 # Occupied blocks per task id
129system.cpu.dcache.tags.age_task_id_blocks_1024::1 33 # Occupied blocks per task id
130system.cpu.dcache.tags.age_task_id_blocks_1024::2 223 # Occupied blocks per task id
131system.cpu.dcache.tags.occ_task_id_percent::1024 0.063477 # Percentage of cache occupancy per task id
132system.cpu.dcache.tags.tag_accesses 87244 # Number of tag accesses
133system.cpu.dcache.tags.data_accesses 87244 # Number of data accesses
134system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 209715500 # Cumulative time (in ticks) in various power states
135system.cpu.dcache.ReadReq_hits::cpu.data 23719 # number of ReadReq hits
136system.cpu.dcache.ReadReq_hits::total 23719 # number of ReadReq hits
137system.cpu.dcache.WriteReq_hits::cpu.data 19513 # number of WriteReq hits
138system.cpu.dcache.WriteReq_hits::total 19513 # number of WriteReq hits
139system.cpu.dcache.demand_hits::cpu.data 43232 # number of demand (read+write) hits
140system.cpu.dcache.demand_hits::total 43232 # number of demand (read+write) hits
141system.cpu.dcache.overall_hits::cpu.data 43232 # number of overall hits
142system.cpu.dcache.overall_hits::total 43232 # number of overall hits
143system.cpu.dcache.ReadReq_misses::cpu.data 61 # number of ReadReq misses
144system.cpu.dcache.ReadReq_misses::total 61 # number of ReadReq misses
145system.cpu.dcache.WriteReq_misses::cpu.data 199 # number of WriteReq misses
146system.cpu.dcache.WriteReq_misses::total 199 # number of WriteReq misses
147system.cpu.dcache.demand_misses::cpu.data 260 # number of demand (read+write) misses
148system.cpu.dcache.demand_misses::total 260 # number of demand (read+write) misses
149system.cpu.dcache.overall_misses::cpu.data 260 # number of overall misses
150system.cpu.dcache.overall_misses::total 260 # number of overall misses
151system.cpu.dcache.ReadReq_miss_latency::cpu.data 3843000 # number of ReadReq miss cycles
152system.cpu.dcache.ReadReq_miss_latency::total 3843000 # number of ReadReq miss cycles
153system.cpu.dcache.WriteReq_miss_latency::cpu.data 12537000 # number of WriteReq miss cycles
154system.cpu.dcache.WriteReq_miss_latency::total 12537000 # number of WriteReq miss cycles
155system.cpu.dcache.demand_miss_latency::cpu.data 16380000 # number of demand (read+write) miss cycles
156system.cpu.dcache.demand_miss_latency::total 16380000 # number of demand (read+write) miss cycles
157system.cpu.dcache.overall_miss_latency::cpu.data 16380000 # number of overall miss cycles
158system.cpu.dcache.overall_miss_latency::total 16380000 # number of overall miss cycles
159system.cpu.dcache.ReadReq_accesses::cpu.data 23780 # number of ReadReq accesses(hits+misses)
160system.cpu.dcache.ReadReq_accesses::total 23780 # number of ReadReq accesses(hits+misses)
161system.cpu.dcache.WriteReq_accesses::cpu.data 19712 # number of WriteReq accesses(hits+misses)
162system.cpu.dcache.WriteReq_accesses::total 19712 # number of WriteReq accesses(hits+misses)
163system.cpu.dcache.demand_accesses::cpu.data 43492 # number of demand (read+write) accesses
164system.cpu.dcache.demand_accesses::total 43492 # number of demand (read+write) accesses
165system.cpu.dcache.overall_accesses::cpu.data 43492 # number of overall (read+write) accesses
166system.cpu.dcache.overall_accesses::total 43492 # number of overall (read+write) accesses
167system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.002565 # miss rate for ReadReq accesses
168system.cpu.dcache.ReadReq_miss_rate::total 0.002565 # miss rate for ReadReq accesses
169system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.010095 # miss rate for WriteReq accesses
170system.cpu.dcache.WriteReq_miss_rate::total 0.010095 # miss rate for WriteReq accesses
171system.cpu.dcache.demand_miss_rate::cpu.data 0.005978 # miss rate for demand accesses
172system.cpu.dcache.demand_miss_rate::total 0.005978 # miss rate for demand accesses
173system.cpu.dcache.overall_miss_rate::cpu.data 0.005978 # miss rate for overall accesses
174system.cpu.dcache.overall_miss_rate::total 0.005978 # miss rate for overall accesses
175system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 63000 # average ReadReq miss latency
176system.cpu.dcache.ReadReq_avg_miss_latency::total 63000 # average ReadReq miss latency
177system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 63000 # average WriteReq miss latency
178system.cpu.dcache.WriteReq_avg_miss_latency::total 63000 # average WriteReq miss latency
179system.cpu.dcache.demand_avg_miss_latency::cpu.data 63000 # average overall miss latency
180system.cpu.dcache.demand_avg_miss_latency::total 63000 # average overall miss latency
181system.cpu.dcache.overall_avg_miss_latency::cpu.data 63000 # average overall miss latency
182system.cpu.dcache.overall_avg_miss_latency::total 63000 # average overall miss latency
183system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
184system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
185system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
186system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
187system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
188system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
189system.cpu.dcache.ReadReq_mshr_misses::cpu.data 61 # number of ReadReq MSHR misses
190system.cpu.dcache.ReadReq_mshr_misses::total 61 # number of ReadReq MSHR misses
191system.cpu.dcache.WriteReq_mshr_misses::cpu.data 199 # number of WriteReq MSHR misses
192system.cpu.dcache.WriteReq_mshr_misses::total 199 # number of WriteReq MSHR misses
193system.cpu.dcache.demand_mshr_misses::cpu.data 260 # number of demand (read+write) MSHR misses
194system.cpu.dcache.demand_mshr_misses::total 260 # number of demand (read+write) MSHR misses
195system.cpu.dcache.overall_mshr_misses::cpu.data 260 # number of overall MSHR misses
196system.cpu.dcache.overall_mshr_misses::total 260 # number of overall MSHR misses
197system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3782000 # number of ReadReq MSHR miss cycles
198system.cpu.dcache.ReadReq_mshr_miss_latency::total 3782000 # number of ReadReq MSHR miss cycles
199system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 12338000 # number of WriteReq MSHR miss cycles
200system.cpu.dcache.WriteReq_mshr_miss_latency::total 12338000 # number of WriteReq MSHR miss cycles
201system.cpu.dcache.demand_mshr_miss_latency::cpu.data 16120000 # number of demand (read+write) MSHR miss cycles
202system.cpu.dcache.demand_mshr_miss_latency::total 16120000 # number of demand (read+write) MSHR miss cycles
203system.cpu.dcache.overall_mshr_miss_latency::cpu.data 16120000 # number of overall MSHR miss cycles
204system.cpu.dcache.overall_mshr_miss_latency::total 16120000 # number of overall MSHR miss cycles
205system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002565 # mshr miss rate for ReadReq accesses
206system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002565 # mshr miss rate for ReadReq accesses
207system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.010095 # mshr miss rate for WriteReq accesses
208system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.010095 # mshr miss rate for WriteReq accesses
209system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.005978 # mshr miss rate for demand accesses
210system.cpu.dcache.demand_mshr_miss_rate::total 0.005978 # mshr miss rate for demand accesses
211system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.005978 # mshr miss rate for overall accesses
212system.cpu.dcache.overall_mshr_miss_rate::total 0.005978 # mshr miss rate for overall accesses
213system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 62000 # average ReadReq mshr miss latency
214system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62000 # average ReadReq mshr miss latency
215system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 62000 # average WriteReq mshr miss latency
216system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62000 # average WriteReq mshr miss latency
217system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 62000 # average overall mshr miss latency
218system.cpu.dcache.demand_avg_mshr_miss_latency::total 62000 # average overall mshr miss latency
219system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 62000 # average overall mshr miss latency
220system.cpu.dcache.overall_avg_mshr_miss_latency::total 62000 # average overall mshr miss latency
221system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 209715500 # Cumulative time (in ticks) in various power states
222system.cpu.icache.tags.replacements 6 # number of replacements
223system.cpu.icache.tags.tagsinuse 302.746737 # Cycle average of tags in use
224system.cpu.icache.tags.total_refs 112745 # Total number of references to valid blocks.
225system.cpu.icache.tags.sampled_refs 593 # Sample count of references to valid blocks.
226system.cpu.icache.tags.avg_refs 190.126476 # Average number of references to valid blocks.
227system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
228system.cpu.icache.tags.occ_blocks::cpu.inst 302.746737 # Average occupied blocks per requestor
229system.cpu.icache.tags.occ_percent::cpu.inst 0.147826 # Average percentage of cache occupancy
230system.cpu.icache.tags.occ_percent::total 0.147826 # Average percentage of cache occupancy
231system.cpu.icache.tags.occ_task_id_blocks::1024 587 # Occupied blocks per task id
232system.cpu.icache.tags.age_task_id_blocks_1024::0 35 # Occupied blocks per task id
233system.cpu.icache.tags.age_task_id_blocks_1024::1 229 # Occupied blocks per task id
234system.cpu.icache.tags.age_task_id_blocks_1024::2 323 # Occupied blocks per task id
235system.cpu.icache.tags.occ_task_id_percent::1024 0.286621 # Percentage of cache occupancy per task id
236system.cpu.icache.tags.tag_accesses 227269 # Number of tag accesses
237system.cpu.icache.tags.data_accesses 227269 # Number of data accesses
238system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 209715500 # Cumulative time (in ticks) in various power states
239system.cpu.icache.ReadReq_hits::cpu.inst 112745 # number of ReadReq hits
240system.cpu.icache.ReadReq_hits::total 112745 # number of ReadReq hits
241system.cpu.icache.demand_hits::cpu.inst 112745 # number of demand (read+write) hits
242system.cpu.icache.demand_hits::total 112745 # number of demand (read+write) hits
243system.cpu.icache.overall_hits::cpu.inst 112745 # number of overall hits
244system.cpu.icache.overall_hits::total 112745 # number of overall hits
245system.cpu.icache.ReadReq_misses::cpu.inst 593 # number of ReadReq misses
246system.cpu.icache.ReadReq_misses::total 593 # number of ReadReq misses
247system.cpu.icache.demand_misses::cpu.inst 593 # number of demand (read+write) misses
248system.cpu.icache.demand_misses::total 593 # number of demand (read+write) misses
249system.cpu.icache.overall_misses::cpu.inst 593 # number of overall misses
250system.cpu.icache.overall_misses::total 593 # number of overall misses
251system.cpu.icache.ReadReq_miss_latency::cpu.inst 37359500 # number of ReadReq miss cycles
252system.cpu.icache.ReadReq_miss_latency::total 37359500 # number of ReadReq miss cycles
253system.cpu.icache.demand_miss_latency::cpu.inst 37359500 # number of demand (read+write) miss cycles
254system.cpu.icache.demand_miss_latency::total 37359500 # number of demand (read+write) miss cycles
255system.cpu.icache.overall_miss_latency::cpu.inst 37359500 # number of overall miss cycles
256system.cpu.icache.overall_miss_latency::total 37359500 # number of overall miss cycles
257system.cpu.icache.ReadReq_accesses::cpu.inst 113338 # number of ReadReq accesses(hits+misses)
258system.cpu.icache.ReadReq_accesses::total 113338 # number of ReadReq accesses(hits+misses)
259system.cpu.icache.demand_accesses::cpu.inst 113338 # number of demand (read+write) accesses
260system.cpu.icache.demand_accesses::total 113338 # number of demand (read+write) accesses
261system.cpu.icache.overall_accesses::cpu.inst 113338 # number of overall (read+write) accesses
262system.cpu.icache.overall_accesses::total 113338 # number of overall (read+write) accesses
263system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.005232 # miss rate for ReadReq accesses
264system.cpu.icache.ReadReq_miss_rate::total 0.005232 # miss rate for ReadReq accesses
265system.cpu.icache.demand_miss_rate::cpu.inst 0.005232 # miss rate for demand accesses
266system.cpu.icache.demand_miss_rate::total 0.005232 # miss rate for demand accesses
267system.cpu.icache.overall_miss_rate::cpu.inst 0.005232 # miss rate for overall accesses
268system.cpu.icache.overall_miss_rate::total 0.005232 # miss rate for overall accesses
269system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 63000.843170 # average ReadReq miss latency
270system.cpu.icache.ReadReq_avg_miss_latency::total 63000.843170 # average ReadReq miss latency
271system.cpu.icache.demand_avg_miss_latency::cpu.inst 63000.843170 # average overall miss latency
272system.cpu.icache.demand_avg_miss_latency::total 63000.843170 # average overall miss latency
273system.cpu.icache.overall_avg_miss_latency::cpu.inst 63000.843170 # average overall miss latency
274system.cpu.icache.overall_avg_miss_latency::total 63000.843170 # average overall miss latency
275system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
276system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
277system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
278system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
279system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
280system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
281system.cpu.icache.writebacks::writebacks 6 # number of writebacks
282system.cpu.icache.writebacks::total 6 # number of writebacks
283system.cpu.icache.ReadReq_mshr_misses::cpu.inst 593 # number of ReadReq MSHR misses
284system.cpu.icache.ReadReq_mshr_misses::total 593 # number of ReadReq MSHR misses
285system.cpu.icache.demand_mshr_misses::cpu.inst 593 # number of demand (read+write) MSHR misses
286system.cpu.icache.demand_mshr_misses::total 593 # number of demand (read+write) MSHR misses
287system.cpu.icache.overall_mshr_misses::cpu.inst 593 # number of overall MSHR misses
288system.cpu.icache.overall_mshr_misses::total 593 # number of overall MSHR misses
289system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 36766500 # number of ReadReq MSHR miss cycles
290system.cpu.icache.ReadReq_mshr_miss_latency::total 36766500 # number of ReadReq MSHR miss cycles
291system.cpu.icache.demand_mshr_miss_latency::cpu.inst 36766500 # number of demand (read+write) MSHR miss cycles
292system.cpu.icache.demand_mshr_miss_latency::total 36766500 # number of demand (read+write) MSHR miss cycles
293system.cpu.icache.overall_mshr_miss_latency::cpu.inst 36766500 # number of overall MSHR miss cycles
294system.cpu.icache.overall_mshr_miss_latency::total 36766500 # number of overall MSHR miss cycles
295system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.005232 # mshr miss rate for ReadReq accesses
296system.cpu.icache.ReadReq_mshr_miss_rate::total 0.005232 # mshr miss rate for ReadReq accesses
297system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.005232 # mshr miss rate for demand accesses
298system.cpu.icache.demand_mshr_miss_rate::total 0.005232 # mshr miss rate for demand accesses
299system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.005232 # mshr miss rate for overall accesses
300system.cpu.icache.overall_mshr_miss_rate::total 0.005232 # mshr miss rate for overall accesses
301system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 62000.843170 # average ReadReq mshr miss latency
302system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62000.843170 # average ReadReq mshr miss latency
303system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 62000.843170 # average overall mshr miss latency
304system.cpu.icache.demand_avg_mshr_miss_latency::total 62000.843170 # average overall mshr miss latency
305system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 62000.843170 # average overall mshr miss latency
306system.cpu.icache.overall_avg_mshr_miss_latency::total 62000.843170 # average overall mshr miss latency
307system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 209715500 # Cumulative time (in ticks) in various power states
308system.cpu.l2cache.tags.replacements 0 # number of replacements
309system.cpu.l2cache.tags.tagsinuse 520.331439 # Cycle average of tags in use
310system.cpu.l2cache.tags.total_refs 6 # Total number of references to valid blocks.
311system.cpu.l2cache.tags.sampled_refs 853 # Sample count of references to valid blocks.
312system.cpu.l2cache.tags.avg_refs 0.007034 # Average number of references to valid blocks.
313system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
314system.cpu.l2cache.tags.occ_blocks::cpu.inst 304.845382 # Average occupied blocks per requestor
315system.cpu.l2cache.tags.occ_blocks::cpu.data 215.486056 # Average occupied blocks per requestor
316system.cpu.l2cache.tags.occ_percent::cpu.inst 0.009303 # Average percentage of cache occupancy
317system.cpu.l2cache.tags.occ_percent::cpu.data 0.006576 # Average percentage of cache occupancy
318system.cpu.l2cache.tags.occ_percent::total 0.015879 # Average percentage of cache occupancy
319system.cpu.l2cache.tags.occ_task_id_blocks::1024 853 # Occupied blocks per task id
320system.cpu.l2cache.tags.age_task_id_blocks_1024::0 39 # Occupied blocks per task id
321system.cpu.l2cache.tags.age_task_id_blocks_1024::1 262 # Occupied blocks per task id
322system.cpu.l2cache.tags.age_task_id_blocks_1024::2 552 # Occupied blocks per task id
323system.cpu.l2cache.tags.occ_task_id_percent::1024 0.026031 # Percentage of cache occupancy per task id
324system.cpu.l2cache.tags.tag_accesses 7725 # Number of tag accesses
325system.cpu.l2cache.tags.data_accesses 7725 # Number of data accesses
326system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 209715500 # Cumulative time (in ticks) in various power states
327system.cpu.l2cache.WritebackClean_hits::writebacks 6 # number of WritebackClean hits
328system.cpu.l2cache.WritebackClean_hits::total 6 # number of WritebackClean hits
329system.cpu.l2cache.ReadExReq_misses::cpu.data 199 # number of ReadExReq misses
330system.cpu.l2cache.ReadExReq_misses::total 199 # number of ReadExReq misses
331system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 593 # number of ReadCleanReq misses
332system.cpu.l2cache.ReadCleanReq_misses::total 593 # number of ReadCleanReq misses
333system.cpu.l2cache.ReadSharedReq_misses::cpu.data 61 # number of ReadSharedReq misses
334system.cpu.l2cache.ReadSharedReq_misses::total 61 # number of ReadSharedReq misses
335system.cpu.l2cache.demand_misses::cpu.inst 593 # number of demand (read+write) misses
336system.cpu.l2cache.demand_misses::cpu.data 260 # number of demand (read+write) misses
337system.cpu.l2cache.demand_misses::total 853 # number of demand (read+write) misses
338system.cpu.l2cache.overall_misses::cpu.inst 593 # number of overall misses
339system.cpu.l2cache.overall_misses::cpu.data 260 # number of overall misses
340system.cpu.l2cache.overall_misses::total 853 # number of overall misses
341system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 12039500 # number of ReadExReq miss cycles
342system.cpu.l2cache.ReadExReq_miss_latency::total 12039500 # number of ReadExReq miss cycles
343system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 35877000 # number of ReadCleanReq miss cycles
344system.cpu.l2cache.ReadCleanReq_miss_latency::total 35877000 # number of ReadCleanReq miss cycles
345system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 3690500 # number of ReadSharedReq miss cycles
346system.cpu.l2cache.ReadSharedReq_miss_latency::total 3690500 # number of ReadSharedReq miss cycles
347system.cpu.l2cache.demand_miss_latency::cpu.inst 35877000 # number of demand (read+write) miss cycles
348system.cpu.l2cache.demand_miss_latency::cpu.data 15730000 # number of demand (read+write) miss cycles
349system.cpu.l2cache.demand_miss_latency::total 51607000 # number of demand (read+write) miss cycles
350system.cpu.l2cache.overall_miss_latency::cpu.inst 35877000 # number of overall miss cycles
351system.cpu.l2cache.overall_miss_latency::cpu.data 15730000 # number of overall miss cycles
352system.cpu.l2cache.overall_miss_latency::total 51607000 # number of overall miss cycles
353system.cpu.l2cache.WritebackClean_accesses::writebacks 6 # number of WritebackClean accesses(hits+misses)
354system.cpu.l2cache.WritebackClean_accesses::total 6 # number of WritebackClean accesses(hits+misses)
355system.cpu.l2cache.ReadExReq_accesses::cpu.data 199 # number of ReadExReq accesses(hits+misses)
356system.cpu.l2cache.ReadExReq_accesses::total 199 # number of ReadExReq accesses(hits+misses)
357system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 593 # number of ReadCleanReq accesses(hits+misses)
358system.cpu.l2cache.ReadCleanReq_accesses::total 593 # number of ReadCleanReq accesses(hits+misses)
359system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 61 # number of ReadSharedReq accesses(hits+misses)
360system.cpu.l2cache.ReadSharedReq_accesses::total 61 # number of ReadSharedReq accesses(hits+misses)
361system.cpu.l2cache.demand_accesses::cpu.inst 593 # number of demand (read+write) accesses
362system.cpu.l2cache.demand_accesses::cpu.data 260 # number of demand (read+write) accesses
363system.cpu.l2cache.demand_accesses::total 853 # number of demand (read+write) accesses
364system.cpu.l2cache.overall_accesses::cpu.inst 593 # number of overall (read+write) accesses
365system.cpu.l2cache.overall_accesses::cpu.data 260 # number of overall (read+write) accesses
366system.cpu.l2cache.overall_accesses::total 853 # number of overall (read+write) accesses
367system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses
368system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses
369system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 1 # miss rate for ReadCleanReq accesses
370system.cpu.l2cache.ReadCleanReq_miss_rate::total 1 # miss rate for ReadCleanReq accesses
371system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 1 # miss rate for ReadSharedReq accesses
372system.cpu.l2cache.ReadSharedReq_miss_rate::total 1 # miss rate for ReadSharedReq accesses
373system.cpu.l2cache.demand_miss_rate::cpu.inst 1 # miss rate for demand accesses
374system.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses
375system.cpu.l2cache.demand_miss_rate::total 1 # miss rate for demand accesses
376system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses
377system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses
378system.cpu.l2cache.overall_miss_rate::total 1 # miss rate for overall accesses
379system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 60500 # average ReadExReq miss latency
380system.cpu.l2cache.ReadExReq_avg_miss_latency::total 60500 # average ReadExReq miss latency
381system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 60500.843170 # average ReadCleanReq miss latency
382system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 60500.843170 # average ReadCleanReq miss latency
383system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 60500 # average ReadSharedReq miss latency
384system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 60500 # average ReadSharedReq miss latency
385system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 60500.843170 # average overall miss latency
386system.cpu.l2cache.demand_avg_miss_latency::cpu.data 60500 # average overall miss latency
387system.cpu.l2cache.demand_avg_miss_latency::total 60500.586166 # average overall miss latency
388system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 60500.843170 # average overall miss latency
389system.cpu.l2cache.overall_avg_miss_latency::cpu.data 60500 # average overall miss latency
390system.cpu.l2cache.overall_avg_miss_latency::total 60500.586166 # average overall miss latency
391system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
392system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
393system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
394system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
395system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
396system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
397system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 199 # number of ReadExReq MSHR misses
398system.cpu.l2cache.ReadExReq_mshr_misses::total 199 # number of ReadExReq MSHR misses
399system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 593 # number of ReadCleanReq MSHR misses
400system.cpu.l2cache.ReadCleanReq_mshr_misses::total 593 # number of ReadCleanReq MSHR misses
401system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 61 # number of ReadSharedReq MSHR misses
402system.cpu.l2cache.ReadSharedReq_mshr_misses::total 61 # number of ReadSharedReq MSHR misses
403system.cpu.l2cache.demand_mshr_misses::cpu.inst 593 # number of demand (read+write) MSHR misses
404system.cpu.l2cache.demand_mshr_misses::cpu.data 260 # number of demand (read+write) MSHR misses
405system.cpu.l2cache.demand_mshr_misses::total 853 # number of demand (read+write) MSHR misses
406system.cpu.l2cache.overall_mshr_misses::cpu.inst 593 # number of overall MSHR misses
407system.cpu.l2cache.overall_mshr_misses::cpu.data 260 # number of overall MSHR misses
408system.cpu.l2cache.overall_mshr_misses::total 853 # number of overall MSHR misses
409system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 10049500 # number of ReadExReq MSHR miss cycles
410system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 10049500 # number of ReadExReq MSHR miss cycles
411system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 29947000 # number of ReadCleanReq MSHR miss cycles
412system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 29947000 # number of ReadCleanReq MSHR miss cycles
413system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 3080500 # number of ReadSharedReq MSHR miss cycles
414system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 3080500 # number of ReadSharedReq MSHR miss cycles
415system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 29947000 # number of demand (read+write) MSHR miss cycles
416system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 13130000 # number of demand (read+write) MSHR miss cycles
417system.cpu.l2cache.demand_mshr_miss_latency::total 43077000 # number of demand (read+write) MSHR miss cycles
418system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 29947000 # number of overall MSHR miss cycles
419system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 13130000 # number of overall MSHR miss cycles
420system.cpu.l2cache.overall_mshr_miss_latency::total 43077000 # number of overall MSHR miss cycles
421system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses
422system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses
423system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadCleanReq accesses
424system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 1 # mshr miss rate for ReadCleanReq accesses
425system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadSharedReq accesses
426system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 1 # mshr miss rate for ReadSharedReq accesses
427system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 1 # mshr miss rate for demand accesses
428system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses
429system.cpu.l2cache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses
430system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses
431system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses
432system.cpu.l2cache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses
433system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 50500 # average ReadExReq mshr miss latency
434system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 50500 # average ReadExReq mshr miss latency
435system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 50500.843170 # average ReadCleanReq mshr miss latency
436system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 50500.843170 # average ReadCleanReq mshr miss latency
437system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 50500 # average ReadSharedReq mshr miss latency
438system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 50500 # average ReadSharedReq mshr miss latency
439system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 50500.843170 # average overall mshr miss latency
440system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 50500 # average overall mshr miss latency
441system.cpu.l2cache.demand_avg_mshr_miss_latency::total 50500.586166 # average overall mshr miss latency
442system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 50500.843170 # average overall mshr miss latency
443system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 50500 # average overall mshr miss latency
444system.cpu.l2cache.overall_avg_mshr_miss_latency::total 50500.586166 # average overall mshr miss latency
445system.cpu.toL2Bus.snoop_filter.tot_requests 859 # Total number of requests made to the snoop filter.
446system.cpu.toL2Bus.snoop_filter.hit_single_requests 6 # Number of requests hitting in the snoop filter with a single holder of the requested data.
447system.cpu.toL2Bus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
448system.cpu.toL2Bus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
449system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
450system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
451system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 209715500 # Cumulative time (in ticks) in various power states
452system.cpu.toL2Bus.trans_dist::ReadResp 654 # Transaction distribution
453system.cpu.toL2Bus.trans_dist::WritebackClean 6 # Transaction distribution
454system.cpu.toL2Bus.trans_dist::ReadExReq 199 # Transaction distribution
455system.cpu.toL2Bus.trans_dist::ReadExResp 199 # Transaction distribution
456system.cpu.toL2Bus.trans_dist::ReadCleanReq 593 # Transaction distribution
457system.cpu.toL2Bus.trans_dist::ReadSharedReq 61 # Transaction distribution
458system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1192 # Packet count per connected master and slave (bytes)
459system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 520 # Packet count per connected master and slave (bytes)
460system.cpu.toL2Bus.pkt_count::total 1712 # Packet count per connected master and slave (bytes)
461system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 38336 # Cumulative packet size per connected master and slave (bytes)
462system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 16640 # Cumulative packet size per connected master and slave (bytes)
463system.cpu.toL2Bus.pkt_size::total 54976 # Cumulative packet size per connected master and slave (bytes)
464system.cpu.toL2Bus.snoops 0 # Total snoops (count)
465system.cpu.toL2Bus.snoopTraffic 0 # Total snoop traffic (bytes)
466system.cpu.toL2Bus.snoop_fanout::samples 853 # Request fanout histogram
467system.cpu.toL2Bus.snoop_fanout::mean 0 # Request fanout histogram
468system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram
469system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
470system.cpu.toL2Bus.snoop_fanout::0 853 100.00% 100.00% # Request fanout histogram
471system.cpu.toL2Bus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
472system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
473system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
474system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram
475system.cpu.toL2Bus.snoop_fanout::max_value 0 # Request fanout histogram
476system.cpu.toL2Bus.snoop_fanout::total 853 # Request fanout histogram
477system.cpu.toL2Bus.reqLayer0.occupancy 435500 # Layer occupancy (ticks)
478system.cpu.toL2Bus.reqLayer0.utilization 0.2 # Layer utilization (%)
479system.cpu.toL2Bus.respLayer0.occupancy 889500 # Layer occupancy (ticks)
480system.cpu.toL2Bus.respLayer0.utilization 0.4 # Layer utilization (%)
481system.cpu.toL2Bus.respLayer1.occupancy 390000 # Layer occupancy (ticks)
482system.cpu.toL2Bus.respLayer1.utilization 0.2 # Layer utilization (%)
483system.membus.snoop_filter.tot_requests 853 # Total number of requests made to the snoop filter.
484system.membus.snoop_filter.hit_single_requests 0 # Number of requests hitting in the snoop filter with a single holder of the requested data.
485system.membus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
486system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
487system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
488system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
489system.membus.pwrStateResidencyTicks::UNDEFINED 209715500 # Cumulative time (in ticks) in various power states
490system.membus.trans_dist::ReadResp 654 # Transaction distribution
491system.membus.trans_dist::ReadExReq 199 # Transaction distribution
492system.membus.trans_dist::ReadExResp 199 # Transaction distribution
493system.membus.trans_dist::ReadSharedReq 654 # Transaction distribution
494system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1706 # Packet count per connected master and slave (bytes)
495system.membus.pkt_count::total 1706 # Packet count per connected master and slave (bytes)
496system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 54592 # Cumulative packet size per connected master and slave (bytes)
497system.membus.pkt_size::total 54592 # Cumulative packet size per connected master and slave (bytes)
498system.membus.snoops 0 # Total snoops (count)
499system.membus.snoopTraffic 0 # Total snoop traffic (bytes)
500system.membus.snoop_fanout::samples 853 # Request fanout histogram
501system.membus.snoop_fanout::mean 0 # Request fanout histogram
502system.membus.snoop_fanout::stdev 0 # Request fanout histogram
503system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
504system.membus.snoop_fanout::0 853 100.00% 100.00% # Request fanout histogram
505system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
506system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
507system.membus.snoop_fanout::min_value 0 # Request fanout histogram
508system.membus.snoop_fanout::max_value 0 # Request fanout histogram
509system.membus.snoop_fanout::total 853 # Request fanout histogram
510system.membus.reqLayer0.occupancy 853500 # Layer occupancy (ticks)
511system.membus.reqLayer0.utilization 0.4 # Layer utilization (%)
512system.membus.respLayer1.occupancy 4265000 # Layer occupancy (ticks)
513system.membus.respLayer1.utilization 2.0 # Layer utilization (%)
514
515---------- End Simulation Statistics ----------