1
2---------- Begin Simulation Statistics ----------
| 1
2---------- Begin Simulation Statistics ----------
|
3sim_seconds 0.000353 # Number of seconds simulated
4sim_ticks 352925500 # Number of ticks simulated
5final_tick 352925500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
6sim_freq 1000000000000 # Frequency of simulated ticks
7host_inst_rate 23308 # Simulator instruction rate (inst/s)
8host_op_rate 23308 # Simulator op (including micro ops) rate (op/s)
9host_tick_rate 40827277 # Simulator tick rate (ticks/s)
10host_mem_usage 243536 # Number of bytes of host memory used
11host_seconds 8.64 # Real time elapsed on the host
12sim_insts 201478 # Number of instructions simulated
13sim_ops 201478 # Number of ops (including micro ops) simulated
14system.voltage_domain.voltage 1 # Voltage in Volts
15system.clk_domain.clock 1000 # Clock period in ticks
16system.physmem.pwrStateResidencyTicks::UNDEFINED 352925500 # Cumulative time (in ticks) in various power states
17system.physmem.bytes_read::cpu.inst 55168 # Number of bytes read from this memory
18system.physmem.bytes_read::cpu.data 18368 # Number of bytes read from this memory
19system.physmem.bytes_read::total 73536 # Number of bytes read from this memory
20system.physmem.bytes_inst_read::cpu.inst 55168 # Number of instructions bytes read from this memory
21system.physmem.bytes_inst_read::total 55168 # Number of instructions bytes read from this memory
22system.physmem.num_reads::cpu.inst 862 # Number of read requests responded to by this memory
23system.physmem.num_reads::cpu.data 287 # Number of read requests responded to by this memory
24system.physmem.num_reads::total 1149 # Number of read requests responded to by this memory
25system.physmem.bw_read::cpu.inst 156316276 # Total read bandwidth from this memory (bytes/s)
26system.physmem.bw_read::cpu.data 52044978 # Total read bandwidth from this memory (bytes/s)
27system.physmem.bw_read::total 208361255 # Total read bandwidth from this memory (bytes/s)
28system.physmem.bw_inst_read::cpu.inst 156316276 # Instruction read bandwidth from this memory (bytes/s)
29system.physmem.bw_inst_read::total 156316276 # Instruction read bandwidth from this memory (bytes/s)
30system.physmem.bw_total::cpu.inst 156316276 # Total bandwidth to/from this memory (bytes/s)
31system.physmem.bw_total::cpu.data 52044978 # Total bandwidth to/from this memory (bytes/s)
32system.physmem.bw_total::total 208361255 # Total bandwidth to/from this memory (bytes/s)
33system.pwrStateResidencyTicks::UNDEFINED 352925500 # Cumulative time (in ticks) in various power states
34system.cpu_clk_domain.clock 500 # Clock period in ticks
35system.cpu.dtb.read_hits 0 # DTB read hits
36system.cpu.dtb.read_misses 0 # DTB read misses
37system.cpu.dtb.read_accesses 0 # DTB read accesses
38system.cpu.dtb.write_hits 0 # DTB write hits
39system.cpu.dtb.write_misses 0 # DTB write misses
40system.cpu.dtb.write_accesses 0 # DTB write accesses
41system.cpu.dtb.hits 0 # DTB hits
42system.cpu.dtb.misses 0 # DTB misses
43system.cpu.dtb.accesses 0 # DTB accesses
44system.cpu.itb.read_hits 0 # DTB read hits
45system.cpu.itb.read_misses 0 # DTB read misses
46system.cpu.itb.read_accesses 0 # DTB read accesses
47system.cpu.itb.write_hits 0 # DTB write hits
48system.cpu.itb.write_misses 0 # DTB write misses
49system.cpu.itb.write_accesses 0 # DTB write accesses
50system.cpu.itb.hits 0 # DTB hits
51system.cpu.itb.misses 0 # DTB misses
52system.cpu.itb.accesses 0 # DTB accesses
53system.cpu.workload.num_syscalls 130 # Number of system calls
54system.cpu.pwrStateResidencyTicks::ON 352925500 # Cumulative time (in ticks) in various power states
55system.cpu.numCycles 705851 # number of cpu cycles simulated
56system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
57system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
58system.cpu.committedInsts 201478 # Number of instructions committed
59system.cpu.committedOps 201478 # Number of ops (including micro ops) committed
60system.cpu.num_int_alu_accesses 201477 # Number of integer alu accesses
61system.cpu.num_fp_alu_accesses 0 # Number of float alu accesses
62system.cpu.num_func_calls 14627 # number of times a function call or return occured
63system.cpu.num_conditional_control_insts 30164 # number of instructions that are conditional controls
64system.cpu.num_int_insts 201477 # number of integer instructions
65system.cpu.num_fp_insts 0 # number of float instructions
66system.cpu.num_int_register_reads 266871 # number of times the integer registers were read
67system.cpu.num_int_register_writes 137624 # number of times the integer registers were written
68system.cpu.num_fp_register_reads 0 # number of times the floating registers were read
69system.cpu.num_fp_register_writes 0 # number of times the floating registers were written
70system.cpu.num_mem_refs 80078 # number of memory refs
71system.cpu.num_load_insts 46389 # Number of load instructions
72system.cpu.num_store_insts 33689 # Number of store instructions
73system.cpu.num_idle_cycles 0 # Number of idle cycles
74system.cpu.num_busy_cycles 705851 # Number of busy cycles
75system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
76system.cpu.idle_fraction 0 # Percentage of idle cycles
77system.cpu.Branches 44791 # Number of branches fetched
78system.cpu.op_class::No_OpClass 132 0.07% 0.07% # Class of executed instruction
79system.cpu.op_class::IntAlu 120936 59.99% 60.05% # Class of executed instruction
80system.cpu.op_class::IntMult 297 0.15% 60.20% # Class of executed instruction
81system.cpu.op_class::IntDiv 166 0.08% 60.28% # Class of executed instruction
82system.cpu.op_class::FloatAdd 0 0.00% 60.28% # Class of executed instruction
83system.cpu.op_class::FloatCmp 0 0.00% 60.28% # Class of executed instruction
84system.cpu.op_class::FloatCvt 0 0.00% 60.28% # Class of executed instruction
85system.cpu.op_class::FloatMult 0 0.00% 60.28% # Class of executed instruction
86system.cpu.op_class::FloatMultAcc 0 0.00% 60.28% # Class of executed instruction
87system.cpu.op_class::FloatDiv 0 0.00% 60.28% # Class of executed instruction
88system.cpu.op_class::FloatMisc 0 0.00% 60.28% # Class of executed instruction
89system.cpu.op_class::FloatSqrt 0 0.00% 60.28% # Class of executed instruction
90system.cpu.op_class::SimdAdd 0 0.00% 60.28% # Class of executed instruction
91system.cpu.op_class::SimdAddAcc 0 0.00% 60.28% # Class of executed instruction
92system.cpu.op_class::SimdAlu 0 0.00% 60.28% # Class of executed instruction
93system.cpu.op_class::SimdCmp 0 0.00% 60.28% # Class of executed instruction
94system.cpu.op_class::SimdCvt 0 0.00% 60.28% # Class of executed instruction
95system.cpu.op_class::SimdMisc 0 0.00% 60.28% # Class of executed instruction
96system.cpu.op_class::SimdMult 0 0.00% 60.28% # Class of executed instruction
97system.cpu.op_class::SimdMultAcc 0 0.00% 60.28% # Class of executed instruction
98system.cpu.op_class::SimdShift 0 0.00% 60.28% # Class of executed instruction
99system.cpu.op_class::SimdShiftAcc 0 0.00% 60.28% # Class of executed instruction
100system.cpu.op_class::SimdSqrt 0 0.00% 60.28% # Class of executed instruction
101system.cpu.op_class::SimdFloatAdd 0 0.00% 60.28% # Class of executed instruction
102system.cpu.op_class::SimdFloatAlu 0 0.00% 60.28% # Class of executed instruction
103system.cpu.op_class::SimdFloatCmp 0 0.00% 60.28% # Class of executed instruction
104system.cpu.op_class::SimdFloatCvt 0 0.00% 60.28% # Class of executed instruction
105system.cpu.op_class::SimdFloatDiv 0 0.00% 60.28% # Class of executed instruction
106system.cpu.op_class::SimdFloatMisc 0 0.00% 60.28% # Class of executed instruction
107system.cpu.op_class::SimdFloatMult 0 0.00% 60.28% # Class of executed instruction
108system.cpu.op_class::SimdFloatMultAcc 0 0.00% 60.28% # Class of executed instruction
109system.cpu.op_class::SimdFloatSqrt 0 0.00% 60.28% # Class of executed instruction
110system.cpu.op_class::MemRead 46389 23.01% 83.29% # Class of executed instruction
111system.cpu.op_class::MemWrite 33689 16.71% 100.00% # Class of executed instruction
112system.cpu.op_class::FloatMemRead 0 0.00% 100.00% # Class of executed instruction
113system.cpu.op_class::FloatMemWrite 0 0.00% 100.00% # Class of executed instruction
114system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
115system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
116system.cpu.op_class::total 201609 # Class of executed instruction
117system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 352925500 # Cumulative time (in ticks) in various power states
118system.cpu.dcache.tags.replacements 0 # number of replacements
119system.cpu.dcache.tags.tagsinuse 237.806291 # Cycle average of tags in use
120system.cpu.dcache.tags.total_refs 79790 # Total number of references to valid blocks.
121system.cpu.dcache.tags.sampled_refs 287 # Sample count of references to valid blocks.
122system.cpu.dcache.tags.avg_refs 278.013937 # Average number of references to valid blocks.
123system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
124system.cpu.dcache.tags.occ_blocks::cpu.data 237.806291 # Average occupied blocks per requestor
125system.cpu.dcache.tags.occ_percent::cpu.data 0.058058 # Average percentage of cache occupancy
126system.cpu.dcache.tags.occ_percent::total 0.058058 # Average percentage of cache occupancy
127system.cpu.dcache.tags.occ_task_id_blocks::1024 287 # Occupied blocks per task id
128system.cpu.dcache.tags.age_task_id_blocks_1024::0 5 # Occupied blocks per task id
129system.cpu.dcache.tags.age_task_id_blocks_1024::1 18 # Occupied blocks per task id
130system.cpu.dcache.tags.age_task_id_blocks_1024::2 264 # Occupied blocks per task id
131system.cpu.dcache.tags.occ_task_id_percent::1024 0.070068 # Percentage of cache occupancy per task id
132system.cpu.dcache.tags.tag_accesses 160441 # Number of tag accesses
133system.cpu.dcache.tags.data_accesses 160441 # Number of data accesses
134system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 352925500 # Cumulative time (in ticks) in various power states
135system.cpu.dcache.ReadReq_hits::cpu.data 46314 # number of ReadReq hits
136system.cpu.dcache.ReadReq_hits::total 46314 # number of ReadReq hits
137system.cpu.dcache.WriteReq_hits::cpu.data 33476 # number of WriteReq hits
138system.cpu.dcache.WriteReq_hits::total 33476 # number of WriteReq hits
139system.cpu.dcache.demand_hits::cpu.data 79790 # number of demand (read+write) hits
140system.cpu.dcache.demand_hits::total 79790 # number of demand (read+write) hits
141system.cpu.dcache.overall_hits::cpu.data 79790 # number of overall hits
142system.cpu.dcache.overall_hits::total 79790 # number of overall hits
143system.cpu.dcache.ReadReq_misses::cpu.data 75 # number of ReadReq misses
144system.cpu.dcache.ReadReq_misses::total 75 # number of ReadReq misses
145system.cpu.dcache.WriteReq_misses::cpu.data 212 # number of WriteReq misses
146system.cpu.dcache.WriteReq_misses::total 212 # number of WriteReq misses
147system.cpu.dcache.demand_misses::cpu.data 287 # number of demand (read+write) misses
148system.cpu.dcache.demand_misses::total 287 # number of demand (read+write) misses
149system.cpu.dcache.overall_misses::cpu.data 287 # number of overall misses
150system.cpu.dcache.overall_misses::total 287 # number of overall misses
151system.cpu.dcache.ReadReq_miss_latency::cpu.data 4725000 # number of ReadReq miss cycles
152system.cpu.dcache.ReadReq_miss_latency::total 4725000 # number of ReadReq miss cycles
153system.cpu.dcache.WriteReq_miss_latency::cpu.data 13356000 # number of WriteReq miss cycles
154system.cpu.dcache.WriteReq_miss_latency::total 13356000 # number of WriteReq miss cycles
155system.cpu.dcache.demand_miss_latency::cpu.data 18081000 # number of demand (read+write) miss cycles
156system.cpu.dcache.demand_miss_latency::total 18081000 # number of demand (read+write) miss cycles
157system.cpu.dcache.overall_miss_latency::cpu.data 18081000 # number of overall miss cycles
158system.cpu.dcache.overall_miss_latency::total 18081000 # number of overall miss cycles
159system.cpu.dcache.ReadReq_accesses::cpu.data 46389 # number of ReadReq accesses(hits+misses)
160system.cpu.dcache.ReadReq_accesses::total 46389 # number of ReadReq accesses(hits+misses)
161system.cpu.dcache.WriteReq_accesses::cpu.data 33688 # number of WriteReq accesses(hits+misses)
162system.cpu.dcache.WriteReq_accesses::total 33688 # number of WriteReq accesses(hits+misses)
163system.cpu.dcache.demand_accesses::cpu.data 80077 # number of demand (read+write) accesses
164system.cpu.dcache.demand_accesses::total 80077 # number of demand (read+write) accesses
165system.cpu.dcache.overall_accesses::cpu.data 80077 # number of overall (read+write) accesses
166system.cpu.dcache.overall_accesses::total 80077 # number of overall (read+write) accesses
167system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.001617 # miss rate for ReadReq accesses
168system.cpu.dcache.ReadReq_miss_rate::total 0.001617 # miss rate for ReadReq accesses
169system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.006293 # miss rate for WriteReq accesses
170system.cpu.dcache.WriteReq_miss_rate::total 0.006293 # miss rate for WriteReq accesses
171system.cpu.dcache.demand_miss_rate::cpu.data 0.003584 # miss rate for demand accesses
172system.cpu.dcache.demand_miss_rate::total 0.003584 # miss rate for demand accesses
173system.cpu.dcache.overall_miss_rate::cpu.data 0.003584 # miss rate for overall accesses
174system.cpu.dcache.overall_miss_rate::total 0.003584 # miss rate for overall accesses
175system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 63000 # average ReadReq miss latency
176system.cpu.dcache.ReadReq_avg_miss_latency::total 63000 # average ReadReq miss latency
177system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 63000 # average WriteReq miss latency
178system.cpu.dcache.WriteReq_avg_miss_latency::total 63000 # average WriteReq miss latency
179system.cpu.dcache.demand_avg_miss_latency::cpu.data 63000 # average overall miss latency
180system.cpu.dcache.demand_avg_miss_latency::total 63000 # average overall miss latency
181system.cpu.dcache.overall_avg_miss_latency::cpu.data 63000 # average overall miss latency
182system.cpu.dcache.overall_avg_miss_latency::total 63000 # average overall miss latency
183system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
184system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
185system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
186system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
187system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
188system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
189system.cpu.dcache.ReadReq_mshr_misses::cpu.data 75 # number of ReadReq MSHR misses
190system.cpu.dcache.ReadReq_mshr_misses::total 75 # number of ReadReq MSHR misses
191system.cpu.dcache.WriteReq_mshr_misses::cpu.data 212 # number of WriteReq MSHR misses
192system.cpu.dcache.WriteReq_mshr_misses::total 212 # number of WriteReq MSHR misses
193system.cpu.dcache.demand_mshr_misses::cpu.data 287 # number of demand (read+write) MSHR misses
194system.cpu.dcache.demand_mshr_misses::total 287 # number of demand (read+write) MSHR misses
195system.cpu.dcache.overall_mshr_misses::cpu.data 287 # number of overall MSHR misses
196system.cpu.dcache.overall_mshr_misses::total 287 # number of overall MSHR misses
197system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4650000 # number of ReadReq MSHR miss cycles
198system.cpu.dcache.ReadReq_mshr_miss_latency::total 4650000 # number of ReadReq MSHR miss cycles
199system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 13144000 # number of WriteReq MSHR miss cycles
200system.cpu.dcache.WriteReq_mshr_miss_latency::total 13144000 # number of WriteReq MSHR miss cycles
201system.cpu.dcache.demand_mshr_miss_latency::cpu.data 17794000 # number of demand (read+write) MSHR miss cycles
202system.cpu.dcache.demand_mshr_miss_latency::total 17794000 # number of demand (read+write) MSHR miss cycles
203system.cpu.dcache.overall_mshr_miss_latency::cpu.data 17794000 # number of overall MSHR miss cycles
204system.cpu.dcache.overall_mshr_miss_latency::total 17794000 # number of overall MSHR miss cycles
205system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.001617 # mshr miss rate for ReadReq accesses
206system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.001617 # mshr miss rate for ReadReq accesses
207system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.006293 # mshr miss rate for WriteReq accesses
208system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.006293 # mshr miss rate for WriteReq accesses
209system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.003584 # mshr miss rate for demand accesses
210system.cpu.dcache.demand_mshr_miss_rate::total 0.003584 # mshr miss rate for demand accesses
211system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.003584 # mshr miss rate for overall accesses
212system.cpu.dcache.overall_mshr_miss_rate::total 0.003584 # mshr miss rate for overall accesses
213system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 62000 # average ReadReq mshr miss latency
214system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62000 # average ReadReq mshr miss latency
215system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 62000 # average WriteReq mshr miss latency
216system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62000 # average WriteReq mshr miss latency
217system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 62000 # average overall mshr miss latency
218system.cpu.dcache.demand_avg_mshr_miss_latency::total 62000 # average overall mshr miss latency
219system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 62000 # average overall mshr miss latency
220system.cpu.dcache.overall_avg_mshr_miss_latency::total 62000 # average overall mshr miss latency
221system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 352925500 # Cumulative time (in ticks) in various power states
222system.cpu.icache.tags.replacements 16 # number of replacements
223system.cpu.icache.tags.tagsinuse 467.242122 # Cycle average of tags in use
224system.cpu.icache.tags.total_refs 200748 # Total number of references to valid blocks.
225system.cpu.icache.tags.sampled_refs 862 # Sample count of references to valid blocks.
226system.cpu.icache.tags.avg_refs 232.886311 # Average number of references to valid blocks.
227system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
228system.cpu.icache.tags.occ_blocks::cpu.inst 467.242122 # Average occupied blocks per requestor
229system.cpu.icache.tags.occ_percent::cpu.inst 0.228146 # Average percentage of cache occupancy
230system.cpu.icache.tags.occ_percent::total 0.228146 # Average percentage of cache occupancy
231system.cpu.icache.tags.occ_task_id_blocks::1024 846 # Occupied blocks per task id
232system.cpu.icache.tags.age_task_id_blocks_1024::0 47 # Occupied blocks per task id
233system.cpu.icache.tags.age_task_id_blocks_1024::1 167 # Occupied blocks per task id
234system.cpu.icache.tags.age_task_id_blocks_1024::2 632 # Occupied blocks per task id
235system.cpu.icache.tags.occ_task_id_percent::1024 0.413086 # Percentage of cache occupancy per task id
236system.cpu.icache.tags.tag_accesses 404082 # Number of tag accesses
237system.cpu.icache.tags.data_accesses 404082 # Number of data accesses
238system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 352925500 # Cumulative time (in ticks) in various power states
239system.cpu.icache.ReadReq_hits::cpu.inst 200748 # number of ReadReq hits
240system.cpu.icache.ReadReq_hits::total 200748 # number of ReadReq hits
241system.cpu.icache.demand_hits::cpu.inst 200748 # number of demand (read+write) hits
242system.cpu.icache.demand_hits::total 200748 # number of demand (read+write) hits
243system.cpu.icache.overall_hits::cpu.inst 200748 # number of overall hits
244system.cpu.icache.overall_hits::total 200748 # number of overall hits
245system.cpu.icache.ReadReq_misses::cpu.inst 862 # number of ReadReq misses
246system.cpu.icache.ReadReq_misses::total 862 # number of ReadReq misses
247system.cpu.icache.demand_misses::cpu.inst 862 # number of demand (read+write) misses
248system.cpu.icache.demand_misses::total 862 # number of demand (read+write) misses
249system.cpu.icache.overall_misses::cpu.inst 862 # number of overall misses
250system.cpu.icache.overall_misses::total 862 # number of overall misses
251system.cpu.icache.ReadReq_miss_latency::cpu.inst 54307500 # number of ReadReq miss cycles
252system.cpu.icache.ReadReq_miss_latency::total 54307500 # number of ReadReq miss cycles
253system.cpu.icache.demand_miss_latency::cpu.inst 54307500 # number of demand (read+write) miss cycles
254system.cpu.icache.demand_miss_latency::total 54307500 # number of demand (read+write) miss cycles
255system.cpu.icache.overall_miss_latency::cpu.inst 54307500 # number of overall miss cycles
256system.cpu.icache.overall_miss_latency::total 54307500 # number of overall miss cycles
257system.cpu.icache.ReadReq_accesses::cpu.inst 201610 # number of ReadReq accesses(hits+misses)
258system.cpu.icache.ReadReq_accesses::total 201610 # number of ReadReq accesses(hits+misses)
259system.cpu.icache.demand_accesses::cpu.inst 201610 # number of demand (read+write) accesses
260system.cpu.icache.demand_accesses::total 201610 # number of demand (read+write) accesses
261system.cpu.icache.overall_accesses::cpu.inst 201610 # number of overall (read+write) accesses
262system.cpu.icache.overall_accesses::total 201610 # number of overall (read+write) accesses
263system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.004276 # miss rate for ReadReq accesses
264system.cpu.icache.ReadReq_miss_rate::total 0.004276 # miss rate for ReadReq accesses
265system.cpu.icache.demand_miss_rate::cpu.inst 0.004276 # miss rate for demand accesses
266system.cpu.icache.demand_miss_rate::total 0.004276 # miss rate for demand accesses
267system.cpu.icache.overall_miss_rate::cpu.inst 0.004276 # miss rate for overall accesses
268system.cpu.icache.overall_miss_rate::total 0.004276 # miss rate for overall accesses
269system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 63001.740139 # average ReadReq miss latency
270system.cpu.icache.ReadReq_avg_miss_latency::total 63001.740139 # average ReadReq miss latency
271system.cpu.icache.demand_avg_miss_latency::cpu.inst 63001.740139 # average overall miss latency
272system.cpu.icache.demand_avg_miss_latency::total 63001.740139 # average overall miss latency
273system.cpu.icache.overall_avg_miss_latency::cpu.inst 63001.740139 # average overall miss latency
274system.cpu.icache.overall_avg_miss_latency::total 63001.740139 # average overall miss latency
275system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
276system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
277system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
278system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
279system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
280system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
281system.cpu.icache.writebacks::writebacks 16 # number of writebacks
282system.cpu.icache.writebacks::total 16 # number of writebacks
283system.cpu.icache.ReadReq_mshr_misses::cpu.inst 862 # number of ReadReq MSHR misses
284system.cpu.icache.ReadReq_mshr_misses::total 862 # number of ReadReq MSHR misses
285system.cpu.icache.demand_mshr_misses::cpu.inst 862 # number of demand (read+write) MSHR misses
286system.cpu.icache.demand_mshr_misses::total 862 # number of demand (read+write) MSHR misses
287system.cpu.icache.overall_mshr_misses::cpu.inst 862 # number of overall MSHR misses
288system.cpu.icache.overall_mshr_misses::total 862 # number of overall MSHR misses
289system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 53445500 # number of ReadReq MSHR miss cycles
290system.cpu.icache.ReadReq_mshr_miss_latency::total 53445500 # number of ReadReq MSHR miss cycles
291system.cpu.icache.demand_mshr_miss_latency::cpu.inst 53445500 # number of demand (read+write) MSHR miss cycles
292system.cpu.icache.demand_mshr_miss_latency::total 53445500 # number of demand (read+write) MSHR miss cycles
293system.cpu.icache.overall_mshr_miss_latency::cpu.inst 53445500 # number of overall MSHR miss cycles
294system.cpu.icache.overall_mshr_miss_latency::total 53445500 # number of overall MSHR miss cycles
295system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.004276 # mshr miss rate for ReadReq accesses
296system.cpu.icache.ReadReq_mshr_miss_rate::total 0.004276 # mshr miss rate for ReadReq accesses
297system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.004276 # mshr miss rate for demand accesses
298system.cpu.icache.demand_mshr_miss_rate::total 0.004276 # mshr miss rate for demand accesses
299system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.004276 # mshr miss rate for overall accesses
300system.cpu.icache.overall_mshr_miss_rate::total 0.004276 # mshr miss rate for overall accesses
301system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 62001.740139 # average ReadReq mshr miss latency
302system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62001.740139 # average ReadReq mshr miss latency
303system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 62001.740139 # average overall mshr miss latency
304system.cpu.icache.demand_avg_mshr_miss_latency::total 62001.740139 # average overall mshr miss latency
305system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 62001.740139 # average overall mshr miss latency
306system.cpu.icache.overall_avg_mshr_miss_latency::total 62001.740139 # average overall mshr miss latency
307system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 352925500 # Cumulative time (in ticks) in various power states
308system.cpu.l2cache.tags.replacements 0 # number of replacements
309system.cpu.l2cache.tags.tagsinuse 708.129693 # Cycle average of tags in use
310system.cpu.l2cache.tags.total_refs 16 # Total number of references to valid blocks.
311system.cpu.l2cache.tags.sampled_refs 1149 # Sample count of references to valid blocks.
312system.cpu.l2cache.tags.avg_refs 0.013925 # Average number of references to valid blocks.
313system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
314system.cpu.l2cache.tags.occ_blocks::cpu.inst 470.314864 # Average occupied blocks per requestor
315system.cpu.l2cache.tags.occ_blocks::cpu.data 237.814829 # Average occupied blocks per requestor
316system.cpu.l2cache.tags.occ_percent::cpu.inst 0.014353 # Average percentage of cache occupancy
317system.cpu.l2cache.tags.occ_percent::cpu.data 0.007258 # Average percentage of cache occupancy
318system.cpu.l2cache.tags.occ_percent::total 0.021610 # Average percentage of cache occupancy
319system.cpu.l2cache.tags.occ_task_id_blocks::1024 1149 # Occupied blocks per task id
320system.cpu.l2cache.tags.age_task_id_blocks_1024::0 52 # Occupied blocks per task id
321system.cpu.l2cache.tags.age_task_id_blocks_1024::1 185 # Occupied blocks per task id
322system.cpu.l2cache.tags.age_task_id_blocks_1024::2 912 # Occupied blocks per task id
323system.cpu.l2cache.tags.occ_task_id_percent::1024 0.035065 # Percentage of cache occupancy per task id
324system.cpu.l2cache.tags.tag_accesses 10469 # Number of tag accesses
325system.cpu.l2cache.tags.data_accesses 10469 # Number of data accesses
326system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 352925500 # Cumulative time (in ticks) in various power states
327system.cpu.l2cache.WritebackClean_hits::writebacks 16 # number of WritebackClean hits
328system.cpu.l2cache.WritebackClean_hits::total 16 # number of WritebackClean hits
329system.cpu.l2cache.ReadExReq_misses::cpu.data 212 # number of ReadExReq misses
330system.cpu.l2cache.ReadExReq_misses::total 212 # number of ReadExReq misses
331system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 862 # number of ReadCleanReq misses
332system.cpu.l2cache.ReadCleanReq_misses::total 862 # number of ReadCleanReq misses
333system.cpu.l2cache.ReadSharedReq_misses::cpu.data 75 # number of ReadSharedReq misses
334system.cpu.l2cache.ReadSharedReq_misses::total 75 # number of ReadSharedReq misses
335system.cpu.l2cache.demand_misses::cpu.inst 862 # number of demand (read+write) misses
336system.cpu.l2cache.demand_misses::cpu.data 287 # number of demand (read+write) misses
337system.cpu.l2cache.demand_misses::total 1149 # number of demand (read+write) misses
338system.cpu.l2cache.overall_misses::cpu.inst 862 # number of overall misses
339system.cpu.l2cache.overall_misses::cpu.data 287 # number of overall misses
340system.cpu.l2cache.overall_misses::total 1149 # number of overall misses
341system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 12826000 # number of ReadExReq miss cycles
342system.cpu.l2cache.ReadExReq_miss_latency::total 12826000 # number of ReadExReq miss cycles
343system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 52152000 # number of ReadCleanReq miss cycles
344system.cpu.l2cache.ReadCleanReq_miss_latency::total 52152000 # number of ReadCleanReq miss cycles
345system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 4537500 # number of ReadSharedReq miss cycles
346system.cpu.l2cache.ReadSharedReq_miss_latency::total 4537500 # number of ReadSharedReq miss cycles
347system.cpu.l2cache.demand_miss_latency::cpu.inst 52152000 # number of demand (read+write) miss cycles
348system.cpu.l2cache.demand_miss_latency::cpu.data 17363500 # number of demand (read+write) miss cycles
349system.cpu.l2cache.demand_miss_latency::total 69515500 # number of demand (read+write) miss cycles
350system.cpu.l2cache.overall_miss_latency::cpu.inst 52152000 # number of overall miss cycles
351system.cpu.l2cache.overall_miss_latency::cpu.data 17363500 # number of overall miss cycles
352system.cpu.l2cache.overall_miss_latency::total 69515500 # number of overall miss cycles
353system.cpu.l2cache.WritebackClean_accesses::writebacks 16 # number of WritebackClean accesses(hits+misses)
354system.cpu.l2cache.WritebackClean_accesses::total 16 # number of WritebackClean accesses(hits+misses)
355system.cpu.l2cache.ReadExReq_accesses::cpu.data 212 # number of ReadExReq accesses(hits+misses)
356system.cpu.l2cache.ReadExReq_accesses::total 212 # number of ReadExReq accesses(hits+misses)
357system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 862 # number of ReadCleanReq accesses(hits+misses)
358system.cpu.l2cache.ReadCleanReq_accesses::total 862 # number of ReadCleanReq accesses(hits+misses)
359system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 75 # number of ReadSharedReq accesses(hits+misses)
360system.cpu.l2cache.ReadSharedReq_accesses::total 75 # number of ReadSharedReq accesses(hits+misses)
361system.cpu.l2cache.demand_accesses::cpu.inst 862 # number of demand (read+write) accesses
362system.cpu.l2cache.demand_accesses::cpu.data 287 # number of demand (read+write) accesses
363system.cpu.l2cache.demand_accesses::total 1149 # number of demand (read+write) accesses
364system.cpu.l2cache.overall_accesses::cpu.inst 862 # number of overall (read+write) accesses
365system.cpu.l2cache.overall_accesses::cpu.data 287 # number of overall (read+write) accesses
366system.cpu.l2cache.overall_accesses::total 1149 # number of overall (read+write) accesses
367system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses
368system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses
369system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 1 # miss rate for ReadCleanReq accesses
370system.cpu.l2cache.ReadCleanReq_miss_rate::total 1 # miss rate for ReadCleanReq accesses
371system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 1 # miss rate for ReadSharedReq accesses
372system.cpu.l2cache.ReadSharedReq_miss_rate::total 1 # miss rate for ReadSharedReq accesses
373system.cpu.l2cache.demand_miss_rate::cpu.inst 1 # miss rate for demand accesses
374system.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses
375system.cpu.l2cache.demand_miss_rate::total 1 # miss rate for demand accesses
376system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses
377system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses
378system.cpu.l2cache.overall_miss_rate::total 1 # miss rate for overall accesses
379system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 60500 # average ReadExReq miss latency
380system.cpu.l2cache.ReadExReq_avg_miss_latency::total 60500 # average ReadExReq miss latency
381system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 60501.160093 # average ReadCleanReq miss latency
382system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 60501.160093 # average ReadCleanReq miss latency
383system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 60500 # average ReadSharedReq miss latency
384system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 60500 # average ReadSharedReq miss latency
385system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 60501.160093 # average overall miss latency
386system.cpu.l2cache.demand_avg_miss_latency::cpu.data 60500 # average overall miss latency
387system.cpu.l2cache.demand_avg_miss_latency::total 60500.870322 # average overall miss latency
388system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 60501.160093 # average overall miss latency
389system.cpu.l2cache.overall_avg_miss_latency::cpu.data 60500 # average overall miss latency
390system.cpu.l2cache.overall_avg_miss_latency::total 60500.870322 # average overall miss latency
391system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
392system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
393system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
394system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
395system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
396system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
397system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 212 # number of ReadExReq MSHR misses
398system.cpu.l2cache.ReadExReq_mshr_misses::total 212 # number of ReadExReq MSHR misses
399system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 862 # number of ReadCleanReq MSHR misses
400system.cpu.l2cache.ReadCleanReq_mshr_misses::total 862 # number of ReadCleanReq MSHR misses
401system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 75 # number of ReadSharedReq MSHR misses
402system.cpu.l2cache.ReadSharedReq_mshr_misses::total 75 # number of ReadSharedReq MSHR misses
403system.cpu.l2cache.demand_mshr_misses::cpu.inst 862 # number of demand (read+write) MSHR misses
404system.cpu.l2cache.demand_mshr_misses::cpu.data 287 # number of demand (read+write) MSHR misses
405system.cpu.l2cache.demand_mshr_misses::total 1149 # number of demand (read+write) MSHR misses
406system.cpu.l2cache.overall_mshr_misses::cpu.inst 862 # number of overall MSHR misses
407system.cpu.l2cache.overall_mshr_misses::cpu.data 287 # number of overall MSHR misses
408system.cpu.l2cache.overall_mshr_misses::total 1149 # number of overall MSHR misses
409system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 10706000 # number of ReadExReq MSHR miss cycles
410system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 10706000 # number of ReadExReq MSHR miss cycles
411system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 43532000 # number of ReadCleanReq MSHR miss cycles
412system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 43532000 # number of ReadCleanReq MSHR miss cycles
413system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 3787500 # number of ReadSharedReq MSHR miss cycles
414system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 3787500 # number of ReadSharedReq MSHR miss cycles
415system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 43532000 # number of demand (read+write) MSHR miss cycles
416system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 14493500 # number of demand (read+write) MSHR miss cycles
417system.cpu.l2cache.demand_mshr_miss_latency::total 58025500 # number of demand (read+write) MSHR miss cycles
418system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 43532000 # number of overall MSHR miss cycles
419system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 14493500 # number of overall MSHR miss cycles
420system.cpu.l2cache.overall_mshr_miss_latency::total 58025500 # number of overall MSHR miss cycles
421system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses
422system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses
423system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadCleanReq accesses
424system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 1 # mshr miss rate for ReadCleanReq accesses
425system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadSharedReq accesses
426system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 1 # mshr miss rate for ReadSharedReq accesses
427system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 1 # mshr miss rate for demand accesses
428system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses
429system.cpu.l2cache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses
430system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses
431system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses
432system.cpu.l2cache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses
433system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 50500 # average ReadExReq mshr miss latency
434system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 50500 # average ReadExReq mshr miss latency
435system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 50501.160093 # average ReadCleanReq mshr miss latency
436system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 50501.160093 # average ReadCleanReq mshr miss latency
437system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 50500 # average ReadSharedReq mshr miss latency
438system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 50500 # average ReadSharedReq mshr miss latency
439system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 50501.160093 # average overall mshr miss latency
440system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 50500 # average overall mshr miss latency
441system.cpu.l2cache.demand_avg_mshr_miss_latency::total 50500.870322 # average overall mshr miss latency
442system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 50501.160093 # average overall mshr miss latency
443system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 50500 # average overall mshr miss latency
444system.cpu.l2cache.overall_avg_mshr_miss_latency::total 50500.870322 # average overall mshr miss latency
445system.cpu.toL2Bus.snoop_filter.tot_requests 1165 # Total number of requests made to the snoop filter.
446system.cpu.toL2Bus.snoop_filter.hit_single_requests 16 # Number of requests hitting in the snoop filter with a single holder of the requested data.
447system.cpu.toL2Bus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
448system.cpu.toL2Bus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
449system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
450system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
451system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 352925500 # Cumulative time (in ticks) in various power states
452system.cpu.toL2Bus.trans_dist::ReadResp 937 # Transaction distribution
453system.cpu.toL2Bus.trans_dist::WritebackClean 16 # Transaction distribution
454system.cpu.toL2Bus.trans_dist::ReadExReq 212 # Transaction distribution
455system.cpu.toL2Bus.trans_dist::ReadExResp 212 # Transaction distribution
456system.cpu.toL2Bus.trans_dist::ReadCleanReq 862 # Transaction distribution
457system.cpu.toL2Bus.trans_dist::ReadSharedReq 75 # Transaction distribution
458system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1740 # Packet count per connected master and slave (bytes)
459system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 574 # Packet count per connected master and slave (bytes)
460system.cpu.toL2Bus.pkt_count::total 2314 # Packet count per connected master and slave (bytes)
461system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 56192 # Cumulative packet size per connected master and slave (bytes)
462system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 18368 # Cumulative packet size per connected master and slave (bytes)
463system.cpu.toL2Bus.pkt_size::total 74560 # Cumulative packet size per connected master and slave (bytes)
464system.cpu.toL2Bus.snoops 0 # Total snoops (count)
465system.cpu.toL2Bus.snoopTraffic 0 # Total snoop traffic (bytes)
466system.cpu.toL2Bus.snoop_fanout::samples 1149 # Request fanout histogram
467system.cpu.toL2Bus.snoop_fanout::mean 0 # Request fanout histogram
468system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram
469system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
470system.cpu.toL2Bus.snoop_fanout::0 1149 100.00% 100.00% # Request fanout histogram
471system.cpu.toL2Bus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
472system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
473system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
474system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram
475system.cpu.toL2Bus.snoop_fanout::max_value 0 # Request fanout histogram
476system.cpu.toL2Bus.snoop_fanout::total 1149 # Request fanout histogram
477system.cpu.toL2Bus.reqLayer0.occupancy 598500 # Layer occupancy (ticks)
478system.cpu.toL2Bus.reqLayer0.utilization 0.2 # Layer utilization (%)
479system.cpu.toL2Bus.respLayer0.occupancy 1293000 # Layer occupancy (ticks)
480system.cpu.toL2Bus.respLayer0.utilization 0.4 # Layer utilization (%)
481system.cpu.toL2Bus.respLayer1.occupancy 430500 # Layer occupancy (ticks)
482system.cpu.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%)
483system.membus.snoop_filter.tot_requests 1149 # Total number of requests made to the snoop filter.
484system.membus.snoop_filter.hit_single_requests 0 # Number of requests hitting in the snoop filter with a single holder of the requested data.
485system.membus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
486system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
487system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
488system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
489system.membus.pwrStateResidencyTicks::UNDEFINED 352925500 # Cumulative time (in ticks) in various power states
490system.membus.trans_dist::ReadResp 937 # Transaction distribution
491system.membus.trans_dist::ReadExReq 212 # Transaction distribution
492system.membus.trans_dist::ReadExResp 212 # Transaction distribution
493system.membus.trans_dist::ReadSharedReq 937 # Transaction distribution
494system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 2298 # Packet count per connected master and slave (bytes)
495system.membus.pkt_count::total 2298 # Packet count per connected master and slave (bytes)
496system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 73536 # Cumulative packet size per connected master and slave (bytes)
497system.membus.pkt_size::total 73536 # Cumulative packet size per connected master and slave (bytes)
498system.membus.snoops 0 # Total snoops (count)
499system.membus.snoopTraffic 0 # Total snoop traffic (bytes)
500system.membus.snoop_fanout::samples 1149 # Request fanout histogram
501system.membus.snoop_fanout::mean 0 # Request fanout histogram
502system.membus.snoop_fanout::stdev 0 # Request fanout histogram
503system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
504system.membus.snoop_fanout::0 1149 100.00% 100.00% # Request fanout histogram
505system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
506system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
507system.membus.snoop_fanout::min_value 0 # Request fanout histogram
508system.membus.snoop_fanout::max_value 0 # Request fanout histogram
509system.membus.snoop_fanout::total 1149 # Request fanout histogram
510system.membus.reqLayer0.occupancy 1150000 # Layer occupancy (ticks)
511system.membus.reqLayer0.utilization 0.3 # Layer utilization (%)
512system.membus.respLayer1.occupancy 5745000 # Layer occupancy (ticks)
513system.membus.respLayer1.utilization 1.6 # Layer utilization (%)
| 3sim_seconds 0.000509
4sim_ticks 508585500
5final_tick 508585500
6sim_freq 1000000000000
7host_inst_rate 3721
8host_op_rate 3732
9host_tick_rate 7088392
10host_mem_usage 270008
11host_seconds 71.75
12sim_insts 266983
13sim_ops 267753
14system.voltage_domain.voltage 1
15system.clk_domain.clock 1000
16system.physmem.pwrStateResidencyTicks::UNDEFINED 508585500
17system.physmem.bytes_read::cpu.inst 60992
18system.physmem.bytes_read::cpu.data 30976
19system.physmem.bytes_read::total 91968
20system.physmem.bytes_inst_read::cpu.inst 60992
21system.physmem.bytes_inst_read::total 60992
22system.physmem.num_reads::cpu.inst 953
23system.physmem.num_reads::cpu.data 484
24system.physmem.num_reads::total 1437
25system.physmem.bw_read::cpu.inst 119924772
26system.physmem.bw_read::cpu.data 60906180
27system.physmem.bw_read::total 180830952
28system.physmem.bw_inst_read::cpu.inst 119924772
29system.physmem.bw_inst_read::total 119924772
30system.physmem.bw_total::cpu.inst 119924772
31system.physmem.bw_total::cpu.data 60906180
32system.physmem.bw_total::total 180830952
33system.pwrStateResidencyTicks::UNDEFINED 508585500
34system.cpu_clk_domain.clock 500
35system.cpu.dtb.read_hits 0
36system.cpu.dtb.read_misses 0
37system.cpu.dtb.read_accesses 0
38system.cpu.dtb.write_hits 0
39system.cpu.dtb.write_misses 0
40system.cpu.dtb.write_accesses 0
41system.cpu.dtb.hits 0
42system.cpu.dtb.misses 0
43system.cpu.dtb.accesses 0
44system.cpu.itb.read_hits 0
45system.cpu.itb.read_misses 0
46system.cpu.itb.read_accesses 0
47system.cpu.itb.write_hits 0
48system.cpu.itb.write_misses 0
49system.cpu.itb.write_accesses 0
50system.cpu.itb.hits 0
51system.cpu.itb.misses 0
52system.cpu.itb.accesses 0
53system.cpu.workload.numSyscalls 182
54system.cpu.pwrStateResidencyTicks::ON 508585500
55system.cpu.numCycles 1017171
56system.cpu.numWorkItemsStarted 0
57system.cpu.numWorkItemsCompleted 0
58system.cpu.committedInsts 266983
59system.cpu.committedOps 267753
60system.cpu.num_int_alu_accesses 266336
61system.cpu.num_fp_alu_accesses 12
62system.cpu.num_vec_alu_accesses 0
63system.cpu.num_func_calls 15688
64system.cpu.num_conditional_control_insts 41227
65system.cpu.num_int_insts 266336
66system.cpu.num_fp_insts 12
67system.cpu.num_vec_insts 0
68system.cpu.num_int_register_reads 334534
69system.cpu.num_int_register_writes 178355
70system.cpu.num_fp_register_reads 12
71system.cpu.num_fp_register_writes 0
72system.cpu.num_vec_register_reads 0
73system.cpu.num_vec_register_writes 0
74system.cpu.num_mem_refs 109337
75system.cpu.num_load_insts 67806
76system.cpu.num_store_insts 41531
77system.cpu.num_idle_cycles 0
78system.cpu.num_busy_cycles 1017171
79system.cpu.not_idle_fraction 1
80system.cpu.idle_fraction 0
81system.cpu.Branches 56915
82system.cpu.op_class::No_OpClass 191 0.07% 0.07%
83system.cpu.op_class::IntAlu 157741 58.87% 58.94%
84system.cpu.op_class::IntMult 436 0.16% 59.11%
85system.cpu.op_class::IntDiv 230 0.09% 59.19%
86system.cpu.op_class::FloatAdd 0 0.00% 59.19%
87system.cpu.op_class::FloatCmp 0 0.00% 59.19%
88system.cpu.op_class::FloatCvt 0 0.00% 59.19%
89system.cpu.op_class::FloatMult 0 0.00% 59.19%
90system.cpu.op_class::FloatMultAcc 0 0.00% 59.19%
91system.cpu.op_class::FloatDiv 0 0.00% 59.19%
92system.cpu.op_class::FloatMisc 0 0.00% 59.19%
93system.cpu.op_class::FloatSqrt 0 0.00% 59.19%
94system.cpu.op_class::SimdAdd 0 0.00% 59.19%
95system.cpu.op_class::SimdAddAcc 0 0.00% 59.19%
96system.cpu.op_class::SimdAlu 0 0.00% 59.19%
97system.cpu.op_class::SimdCmp 0 0.00% 59.19%
98system.cpu.op_class::SimdCvt 0 0.00% 59.19%
99system.cpu.op_class::SimdMisc 0 0.00% 59.19%
100system.cpu.op_class::SimdMult 0 0.00% 59.19%
101system.cpu.op_class::SimdMultAcc 0 0.00% 59.19%
102system.cpu.op_class::SimdShift 0 0.00% 59.19%
103system.cpu.op_class::SimdShiftAcc 0 0.00% 59.19%
104system.cpu.op_class::SimdSqrt 0 0.00% 59.19%
105system.cpu.op_class::SimdFloatAdd 0 0.00% 59.19%
106system.cpu.op_class::SimdFloatAlu 0 0.00% 59.19%
107system.cpu.op_class::SimdFloatCmp 0 0.00% 59.19%
108system.cpu.op_class::SimdFloatCvt 0 0.00% 59.19%
109system.cpu.op_class::SimdFloatDiv 0 0.00% 59.19%
110system.cpu.op_class::SimdFloatMisc 0 0.00% 59.19%
111system.cpu.op_class::SimdFloatMult 0 0.00% 59.19%
112system.cpu.op_class::SimdFloatMultAcc 0 0.00% 59.19%
113system.cpu.op_class::SimdFloatSqrt 0 0.00% 59.19%
114system.cpu.op_class::MemRead 67806 25.31% 84.50%
115system.cpu.op_class::MemWrite 41519 15.50% 100.00%
116system.cpu.op_class::FloatMemRead 0 0.00% 100.00%
117system.cpu.op_class::FloatMemWrite 12 0.00% 100.00%
118system.cpu.op_class::IprAccess 0 0.00% 100.00%
119system.cpu.op_class::InstPrefetch 0 0.00% 100.00%
120system.cpu.op_class::total 267935
121system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 508585500
122system.cpu.dcache.tags.replacements 0
123system.cpu.dcache.tags.tagsinuse 397.981012
124system.cpu.dcache.tags.total_refs 108853
125system.cpu.dcache.tags.sampled_refs 484
126system.cpu.dcache.tags.avg_refs 224.902893
127system.cpu.dcache.tags.warmup_cycle 0
128system.cpu.dcache.tags.occ_blocks::cpu.data 397.981012
129system.cpu.dcache.tags.occ_percent::cpu.data 0.097163
130system.cpu.dcache.tags.occ_percent::total 0.097163
131system.cpu.dcache.tags.occ_task_id_blocks::1024 484
132system.cpu.dcache.tags.age_task_id_blocks_1024::0 14
133system.cpu.dcache.tags.age_task_id_blocks_1024::1 7
134system.cpu.dcache.tags.age_task_id_blocks_1024::2 463
135system.cpu.dcache.tags.occ_task_id_percent::1024 0.118164
136system.cpu.dcache.tags.tag_accesses 219158
137system.cpu.dcache.tags.data_accesses 219158
138system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 508585500
139system.cpu.dcache.ReadReq_hits::cpu.data 66769
140system.cpu.dcache.ReadReq_hits::total 66769
141system.cpu.dcache.WriteReq_hits::cpu.data 40527
142system.cpu.dcache.WriteReq_hits::total 40527
143system.cpu.dcache.LoadLockedReq_hits::cpu.data 778
144system.cpu.dcache.LoadLockedReq_hits::total 778
145system.cpu.dcache.StoreCondReq_hits::cpu.data 779
146system.cpu.dcache.StoreCondReq_hits::total 779
147system.cpu.dcache.demand_hits::cpu.data 107296
148system.cpu.dcache.demand_hits::total 107296
149system.cpu.dcache.overall_hits::cpu.data 107296
150system.cpu.dcache.overall_hits::total 107296
151system.cpu.dcache.ReadReq_misses::cpu.data 258
152system.cpu.dcache.ReadReq_misses::total 258
153system.cpu.dcache.WriteReq_misses::cpu.data 225
154system.cpu.dcache.WriteReq_misses::total 225
155system.cpu.dcache.LoadLockedReq_misses::cpu.data 1
156system.cpu.dcache.LoadLockedReq_misses::total 1
157system.cpu.dcache.demand_misses::cpu.data 483
158system.cpu.dcache.demand_misses::total 483
159system.cpu.dcache.overall_misses::cpu.data 483
160system.cpu.dcache.overall_misses::total 483
161system.cpu.dcache.ReadReq_miss_latency::cpu.data 16254000
162system.cpu.dcache.ReadReq_miss_latency::total 16254000
163system.cpu.dcache.WriteReq_miss_latency::cpu.data 14175000
164system.cpu.dcache.WriteReq_miss_latency::total 14175000
165system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 63000
166system.cpu.dcache.LoadLockedReq_miss_latency::total 63000
167system.cpu.dcache.demand_miss_latency::cpu.data 30429000
168system.cpu.dcache.demand_miss_latency::total 30429000
169system.cpu.dcache.overall_miss_latency::cpu.data 30429000
170system.cpu.dcache.overall_miss_latency::total 30429000
171system.cpu.dcache.ReadReq_accesses::cpu.data 67027
172system.cpu.dcache.ReadReq_accesses::total 67027
173system.cpu.dcache.WriteReq_accesses::cpu.data 40752
174system.cpu.dcache.WriteReq_accesses::total 40752
175system.cpu.dcache.LoadLockedReq_accesses::cpu.data 779
176system.cpu.dcache.LoadLockedReq_accesses::total 779
177system.cpu.dcache.StoreCondReq_accesses::cpu.data 779
178system.cpu.dcache.StoreCondReq_accesses::total 779
179system.cpu.dcache.demand_accesses::cpu.data 107779
180system.cpu.dcache.demand_accesses::total 107779
181system.cpu.dcache.overall_accesses::cpu.data 107779
182system.cpu.dcache.overall_accesses::total 107779
183system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.003849
184system.cpu.dcache.ReadReq_miss_rate::total 0.003849
185system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.005521
186system.cpu.dcache.WriteReq_miss_rate::total 0.005521
187system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.001284
188system.cpu.dcache.LoadLockedReq_miss_rate::total 0.001284
189system.cpu.dcache.demand_miss_rate::cpu.data 0.004481
190system.cpu.dcache.demand_miss_rate::total 0.004481
191system.cpu.dcache.overall_miss_rate::cpu.data 0.004481
192system.cpu.dcache.overall_miss_rate::total 0.004481
193system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 63000
194system.cpu.dcache.ReadReq_avg_miss_latency::total 63000
195system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 63000
196system.cpu.dcache.WriteReq_avg_miss_latency::total 63000
197system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 63000
198system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 63000
199system.cpu.dcache.demand_avg_miss_latency::cpu.data 63000
200system.cpu.dcache.demand_avg_miss_latency::total 63000
201system.cpu.dcache.overall_avg_miss_latency::cpu.data 63000
202system.cpu.dcache.overall_avg_miss_latency::total 63000
203system.cpu.dcache.blocked_cycles::no_mshrs 0
204system.cpu.dcache.blocked_cycles::no_targets 0
205system.cpu.dcache.blocked::no_mshrs 0
206system.cpu.dcache.blocked::no_targets 0
207system.cpu.dcache.avg_blocked_cycles::no_mshrs nan
208system.cpu.dcache.avg_blocked_cycles::no_targets nan
209system.cpu.dcache.ReadReq_mshr_misses::cpu.data 258
210system.cpu.dcache.ReadReq_mshr_misses::total 258
211system.cpu.dcache.WriteReq_mshr_misses::cpu.data 225
212system.cpu.dcache.WriteReq_mshr_misses::total 225
213system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 1
214system.cpu.dcache.LoadLockedReq_mshr_misses::total 1
215system.cpu.dcache.demand_mshr_misses::cpu.data 483
216system.cpu.dcache.demand_mshr_misses::total 483
217system.cpu.dcache.overall_mshr_misses::cpu.data 483
218system.cpu.dcache.overall_mshr_misses::total 483
219system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 15996000
220system.cpu.dcache.ReadReq_mshr_miss_latency::total 15996000
221system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 13950000
222system.cpu.dcache.WriteReq_mshr_miss_latency::total 13950000
223system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 62000
224system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 62000
225system.cpu.dcache.demand_mshr_miss_latency::cpu.data 29946000
226system.cpu.dcache.demand_mshr_miss_latency::total 29946000
227system.cpu.dcache.overall_mshr_miss_latency::cpu.data 29946000
228system.cpu.dcache.overall_mshr_miss_latency::total 29946000
229system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.003849
230system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.003849
231system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.005521
232system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.005521
233system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.001284
234system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.001284
235system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.004481
236system.cpu.dcache.demand_mshr_miss_rate::total 0.004481
237system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.004481
238system.cpu.dcache.overall_mshr_miss_rate::total 0.004481
239system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 62000
240system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62000
241system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 62000
242system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62000
243system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 62000
244system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 62000
245system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 62000
246system.cpu.dcache.demand_avg_mshr_miss_latency::total 62000
247system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 62000
248system.cpu.dcache.overall_avg_mshr_miss_latency::total 62000
249system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 508585500
250system.cpu.icache.tags.replacements 44
251system.cpu.icache.tags.tagsinuse 603.393635
252system.cpu.icache.tags.total_refs 309176
253system.cpu.icache.tags.sampled_refs 955
254system.cpu.icache.tags.avg_refs 323.744503
255system.cpu.icache.tags.warmup_cycle 0
256system.cpu.icache.tags.occ_blocks::cpu.inst 603.393635
257system.cpu.icache.tags.occ_percent::cpu.inst 0.294626
258system.cpu.icache.tags.occ_percent::total 0.294626
259system.cpu.icache.tags.occ_task_id_blocks::1024 911
260system.cpu.icache.tags.age_task_id_blocks_1024::0 42
261system.cpu.icache.tags.age_task_id_blocks_1024::1 65
262system.cpu.icache.tags.age_task_id_blocks_1024::2 804
263system.cpu.icache.tags.occ_task_id_percent::1024 0.444824
264system.cpu.icache.tags.tag_accesses 621217
265system.cpu.icache.tags.data_accesses 621217
266system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 508585500
267system.cpu.icache.ReadReq_hits::cpu.inst 309176
268system.cpu.icache.ReadReq_hits::total 309176
269system.cpu.icache.demand_hits::cpu.inst 309176
270system.cpu.icache.demand_hits::total 309176
271system.cpu.icache.overall_hits::cpu.inst 309176
272system.cpu.icache.overall_hits::total 309176
273system.cpu.icache.ReadReq_misses::cpu.inst 955
274system.cpu.icache.ReadReq_misses::total 955
275system.cpu.icache.demand_misses::cpu.inst 955
276system.cpu.icache.demand_misses::total 955
277system.cpu.icache.overall_misses::cpu.inst 955
278system.cpu.icache.overall_misses::total 955
279system.cpu.icache.ReadReq_miss_latency::cpu.inst 60065500
280system.cpu.icache.ReadReq_miss_latency::total 60065500
281system.cpu.icache.demand_miss_latency::cpu.inst 60065500
282system.cpu.icache.demand_miss_latency::total 60065500
283system.cpu.icache.overall_miss_latency::cpu.inst 60065500
284system.cpu.icache.overall_miss_latency::total 60065500
285system.cpu.icache.ReadReq_accesses::cpu.inst 310131
286system.cpu.icache.ReadReq_accesses::total 310131
287system.cpu.icache.demand_accesses::cpu.inst 310131
288system.cpu.icache.demand_accesses::total 310131
289system.cpu.icache.overall_accesses::cpu.inst 310131
290system.cpu.icache.overall_accesses::total 310131
291system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.003079
292system.cpu.icache.ReadReq_miss_rate::total 0.003079
293system.cpu.icache.demand_miss_rate::cpu.inst 0.003079
294system.cpu.icache.demand_miss_rate::total 0.003079
295system.cpu.icache.overall_miss_rate::cpu.inst 0.003079
296system.cpu.icache.overall_miss_rate::total 0.003079
297system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 62895.811518
298system.cpu.icache.ReadReq_avg_miss_latency::total 62895.811518
299system.cpu.icache.demand_avg_miss_latency::cpu.inst 62895.811518
300system.cpu.icache.demand_avg_miss_latency::total 62895.811518
301system.cpu.icache.overall_avg_miss_latency::cpu.inst 62895.811518
302system.cpu.icache.overall_avg_miss_latency::total 62895.811518
303system.cpu.icache.blocked_cycles::no_mshrs 0
304system.cpu.icache.blocked_cycles::no_targets 0
305system.cpu.icache.blocked::no_mshrs 0
306system.cpu.icache.blocked::no_targets 0
307system.cpu.icache.avg_blocked_cycles::no_mshrs nan
308system.cpu.icache.avg_blocked_cycles::no_targets nan
309system.cpu.icache.writebacks::writebacks 44
310system.cpu.icache.writebacks::total 44
311system.cpu.icache.ReadReq_mshr_misses::cpu.inst 955
312system.cpu.icache.ReadReq_mshr_misses::total 955
313system.cpu.icache.demand_mshr_misses::cpu.inst 955
314system.cpu.icache.demand_mshr_misses::total 955
315system.cpu.icache.overall_mshr_misses::cpu.inst 955
316system.cpu.icache.overall_mshr_misses::total 955
317system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 59110500
318system.cpu.icache.ReadReq_mshr_miss_latency::total 59110500
319system.cpu.icache.demand_mshr_miss_latency::cpu.inst 59110500
320system.cpu.icache.demand_mshr_miss_latency::total 59110500
321system.cpu.icache.overall_mshr_miss_latency::cpu.inst 59110500
322system.cpu.icache.overall_mshr_miss_latency::total 59110500
323system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.003079
324system.cpu.icache.ReadReq_mshr_miss_rate::total 0.003079
325system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.003079
326system.cpu.icache.demand_mshr_miss_rate::total 0.003079
327system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.003079
328system.cpu.icache.overall_mshr_miss_rate::total 0.003079
329system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 61895.811518
330system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61895.811518
331system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 61895.811518
332system.cpu.icache.demand_avg_mshr_miss_latency::total 61895.811518
333system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 61895.811518
334system.cpu.icache.overall_avg_mshr_miss_latency::total 61895.811518
335system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 508585500
336system.cpu.l2cache.tags.replacements 0
337system.cpu.l2cache.tags.tagsinuse 1026.033062
338system.cpu.l2cache.tags.total_refs 46
339system.cpu.l2cache.tags.sampled_refs 1437
340system.cpu.l2cache.tags.avg_refs 0.032011
341system.cpu.l2cache.tags.warmup_cycle 0
342system.cpu.l2cache.tags.occ_blocks::cpu.inst 628.042057
343system.cpu.l2cache.tags.occ_blocks::cpu.data 397.991005
344system.cpu.l2cache.tags.occ_percent::cpu.inst 0.019166
345system.cpu.l2cache.tags.occ_percent::cpu.data 0.012146
346system.cpu.l2cache.tags.occ_percent::total 0.031312
347system.cpu.l2cache.tags.occ_task_id_blocks::1024 1437
348system.cpu.l2cache.tags.age_task_id_blocks_1024::0 56
349system.cpu.l2cache.tags.age_task_id_blocks_1024::1 72
350system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1309
351system.cpu.l2cache.tags.occ_task_id_percent::1024 0.043854
352system.cpu.l2cache.tags.tag_accesses 13301
353system.cpu.l2cache.tags.data_accesses 13301
354system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 508585500
355system.cpu.l2cache.WritebackClean_hits::writebacks 44
356system.cpu.l2cache.WritebackClean_hits::total 44
357system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 2
358system.cpu.l2cache.ReadCleanReq_hits::total 2
359system.cpu.l2cache.demand_hits::cpu.inst 2
360system.cpu.l2cache.demand_hits::total 2
361system.cpu.l2cache.overall_hits::cpu.inst 2
362system.cpu.l2cache.overall_hits::total 2
363system.cpu.l2cache.ReadExReq_misses::cpu.data 225
364system.cpu.l2cache.ReadExReq_misses::total 225
365system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 953
366system.cpu.l2cache.ReadCleanReq_misses::total 953
367system.cpu.l2cache.ReadSharedReq_misses::cpu.data 259
368system.cpu.l2cache.ReadSharedReq_misses::total 259
369system.cpu.l2cache.demand_misses::cpu.inst 953
370system.cpu.l2cache.demand_misses::cpu.data 484
371system.cpu.l2cache.demand_misses::total 1437
372system.cpu.l2cache.overall_misses::cpu.inst 953
373system.cpu.l2cache.overall_misses::cpu.data 484
374system.cpu.l2cache.overall_misses::total 1437
375system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 13612500
376system.cpu.l2cache.ReadExReq_miss_latency::total 13612500
377system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 57657000
378system.cpu.l2cache.ReadCleanReq_miss_latency::total 57657000
379system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 15669500
380system.cpu.l2cache.ReadSharedReq_miss_latency::total 15669500
381system.cpu.l2cache.demand_miss_latency::cpu.inst 57657000
382system.cpu.l2cache.demand_miss_latency::cpu.data 29282000
383system.cpu.l2cache.demand_miss_latency::total 86939000
384system.cpu.l2cache.overall_miss_latency::cpu.inst 57657000
385system.cpu.l2cache.overall_miss_latency::cpu.data 29282000
386system.cpu.l2cache.overall_miss_latency::total 86939000
387system.cpu.l2cache.WritebackClean_accesses::writebacks 44
388system.cpu.l2cache.WritebackClean_accesses::total 44
389system.cpu.l2cache.ReadExReq_accesses::cpu.data 225
390system.cpu.l2cache.ReadExReq_accesses::total 225
391system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 955
392system.cpu.l2cache.ReadCleanReq_accesses::total 955
393system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 259
394system.cpu.l2cache.ReadSharedReq_accesses::total 259
395system.cpu.l2cache.demand_accesses::cpu.inst 955
396system.cpu.l2cache.demand_accesses::cpu.data 484
397system.cpu.l2cache.demand_accesses::total 1439
398system.cpu.l2cache.overall_accesses::cpu.inst 955
399system.cpu.l2cache.overall_accesses::cpu.data 484
400system.cpu.l2cache.overall_accesses::total 1439
401system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1
402system.cpu.l2cache.ReadExReq_miss_rate::total 1
403system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.997906
404system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.997906
405system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 1
406system.cpu.l2cache.ReadSharedReq_miss_rate::total 1
407system.cpu.l2cache.demand_miss_rate::cpu.inst 0.997906
408system.cpu.l2cache.demand_miss_rate::cpu.data 1
409system.cpu.l2cache.demand_miss_rate::total 0.998610
410system.cpu.l2cache.overall_miss_rate::cpu.inst 0.997906
411system.cpu.l2cache.overall_miss_rate::cpu.data 1
412system.cpu.l2cache.overall_miss_rate::total 0.998610
413system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 60500
414system.cpu.l2cache.ReadExReq_avg_miss_latency::total 60500
415system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 60500.524659
416system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 60500.524659
417system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 60500
418system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 60500
419system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 60500.524659
420system.cpu.l2cache.demand_avg_miss_latency::cpu.data 60500
421system.cpu.l2cache.demand_avg_miss_latency::total 60500.347947
422system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 60500.524659
423system.cpu.l2cache.overall_avg_miss_latency::cpu.data 60500
424system.cpu.l2cache.overall_avg_miss_latency::total 60500.347947
425system.cpu.l2cache.blocked_cycles::no_mshrs 0
426system.cpu.l2cache.blocked_cycles::no_targets 0
427system.cpu.l2cache.blocked::no_mshrs 0
428system.cpu.l2cache.blocked::no_targets 0
429system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan
430system.cpu.l2cache.avg_blocked_cycles::no_targets nan
431system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 225
432system.cpu.l2cache.ReadExReq_mshr_misses::total 225
433system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 953
434system.cpu.l2cache.ReadCleanReq_mshr_misses::total 953
435system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 259
436system.cpu.l2cache.ReadSharedReq_mshr_misses::total 259
437system.cpu.l2cache.demand_mshr_misses::cpu.inst 953
438system.cpu.l2cache.demand_mshr_misses::cpu.data 484
439system.cpu.l2cache.demand_mshr_misses::total 1437
440system.cpu.l2cache.overall_mshr_misses::cpu.inst 953
441system.cpu.l2cache.overall_mshr_misses::cpu.data 484
442system.cpu.l2cache.overall_mshr_misses::total 1437
443system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 11362500
444system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 11362500
445system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 48127000
446system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 48127000
447system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 13079500
448system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 13079500
449system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 48127000
450system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 24442000
451system.cpu.l2cache.demand_mshr_miss_latency::total 72569000
452system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 48127000
453system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 24442000
454system.cpu.l2cache.overall_mshr_miss_latency::total 72569000
455system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1
456system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1
457system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.997906
458system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.997906
459system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 1
460system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 1
461system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.997906
462system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1
463system.cpu.l2cache.demand_mshr_miss_rate::total 0.998610
464system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.997906
465system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1
466system.cpu.l2cache.overall_mshr_miss_rate::total 0.998610
467system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 50500
468system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 50500
469system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 50500.524659
470system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 50500.524659
471system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 50500
472system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 50500
473system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 50500.524659
474system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 50500
475system.cpu.l2cache.demand_avg_mshr_miss_latency::total 50500.347947
476system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 50500.524659
477system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 50500
478system.cpu.l2cache.overall_avg_mshr_miss_latency::total 50500.347947
479system.cpu.toL2Bus.snoop_filter.tot_requests 1483
480system.cpu.toL2Bus.snoop_filter.hit_single_requests 44
481system.cpu.toL2Bus.snoop_filter.hit_multi_requests 0
482system.cpu.toL2Bus.snoop_filter.tot_snoops 0
483system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0
484system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0
485system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 508585500
486system.cpu.toL2Bus.trans_dist::ReadResp 1214
487system.cpu.toL2Bus.trans_dist::WritebackClean 44
488system.cpu.toL2Bus.trans_dist::ReadExReq 225
489system.cpu.toL2Bus.trans_dist::ReadExResp 225
490system.cpu.toL2Bus.trans_dist::ReadCleanReq 955
491system.cpu.toL2Bus.trans_dist::ReadSharedReq 259
492system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1954
493system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 968
494system.cpu.toL2Bus.pkt_count::total 2922
495system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 63936
496system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 30976
497system.cpu.toL2Bus.pkt_size::total 94912
498system.cpu.toL2Bus.snoops 0
499system.cpu.toL2Bus.snoopTraffic 0
500system.cpu.toL2Bus.snoop_fanout::samples 1439
501system.cpu.toL2Bus.snoop_fanout::mean 0
502system.cpu.toL2Bus.snoop_fanout::stdev 0
503system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00%
504system.cpu.toL2Bus.snoop_fanout::0 1439 100.00% 100.00%
505system.cpu.toL2Bus.snoop_fanout::1 0 0.00% 100.00%
506system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00%
507system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00%
508system.cpu.toL2Bus.snoop_fanout::min_value 0
509system.cpu.toL2Bus.snoop_fanout::max_value 0
510system.cpu.toL2Bus.snoop_fanout::total 1439
511system.cpu.toL2Bus.reqLayer0.occupancy 785500
512system.cpu.toL2Bus.reqLayer0.utilization 0.2
513system.cpu.toL2Bus.respLayer0.occupancy 1432500
514system.cpu.toL2Bus.respLayer0.utilization 0.3
515system.cpu.toL2Bus.respLayer1.occupancy 726000
516system.cpu.toL2Bus.respLayer1.utilization 0.1
517system.membus.snoop_filter.tot_requests 1437
518system.membus.snoop_filter.hit_single_requests 0
519system.membus.snoop_filter.hit_multi_requests 0
520system.membus.snoop_filter.tot_snoops 0
521system.membus.snoop_filter.hit_single_snoops 0
522system.membus.snoop_filter.hit_multi_snoops 0
523system.membus.pwrStateResidencyTicks::UNDEFINED 508585500
524system.membus.trans_dist::ReadResp 1212
525system.membus.trans_dist::ReadExReq 225
526system.membus.trans_dist::ReadExResp 225
527system.membus.trans_dist::ReadSharedReq 1212
528system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 2874
529system.membus.pkt_count::total 2874
530system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 91968
531system.membus.pkt_size::total 91968
532system.membus.snoops 0
533system.membus.snoopTraffic 0
534system.membus.snoop_fanout::samples 1437
535system.membus.snoop_fanout::mean 0
536system.membus.snoop_fanout::stdev 0
537system.membus.snoop_fanout::underflows 0 0.00% 0.00%
538system.membus.snoop_fanout::0 1437 100.00% 100.00%
539system.membus.snoop_fanout::1 0 0.00% 100.00%
540system.membus.snoop_fanout::overflows 0 0.00% 100.00%
541system.membus.snoop_fanout::min_value 0
542system.membus.snoop_fanout::max_value 0
543system.membus.snoop_fanout::total 1437
544system.membus.reqLayer0.occupancy 1437500
545system.membus.reqLayer0.utilization 0.3
546system.membus.respLayer1.occupancy 7185000
547system.membus.respLayer1.utilization 1.4
|
514
515---------- End Simulation Statistics ----------
| 548
549---------- End Simulation Statistics ----------
|