3sim_seconds 0.000167 # Number of seconds simulated 4sim_ticks 167318000 # Number of ticks simulated 5final_tick 167318000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000000 # Frequency of simulated ticks 7host_inst_rate 259842 # Simulator instruction rate (inst/s) 8host_op_rate 259907 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 381385356 # Simulator tick rate (ticks/s) 10host_mem_usage 261864 # Number of bytes of host memory used 11host_seconds 0.44 # Real time elapsed on the host 12sim_insts 113991 # Number of instructions simulated 13sim_ops 114022 # Number of ops (including micro ops) simulated 14system.voltage_domain.voltage 1 # Voltage in Volts 15system.clk_domain.clock 1000 # Clock period in ticks 16system.physmem.pwrStateResidencyTicks::UNDEFINED 167318000 # Cumulative time (in ticks) in various power states 17system.physmem.bytes_read::cpu.inst 52672 # Number of bytes read from this memory 18system.physmem.bytes_read::cpu.data 17088 # Number of bytes read from this memory 19system.physmem.bytes_read::total 69760 # Number of bytes read from this memory 20system.physmem.bytes_inst_read::cpu.inst 52672 # Number of instructions bytes read from this memory 21system.physmem.bytes_inst_read::total 52672 # Number of instructions bytes read from this memory 22system.physmem.num_reads::cpu.inst 823 # Number of read requests responded to by this memory 23system.physmem.num_reads::cpu.data 267 # Number of read requests responded to by this memory 24system.physmem.num_reads::total 1090 # Number of read requests responded to by this memory 25system.physmem.bw_read::cpu.inst 314801755 # Total read bandwidth from this memory (bytes/s) 26system.physmem.bw_read::cpu.data 102128880 # Total read bandwidth from this memory (bytes/s) 27system.physmem.bw_read::total 416930635 # Total read bandwidth from this memory (bytes/s) 28system.physmem.bw_inst_read::cpu.inst 314801755 # Instruction read bandwidth from this memory (bytes/s) 29system.physmem.bw_inst_read::total 314801755 # Instruction read bandwidth from this memory (bytes/s) 30system.physmem.bw_total::cpu.inst 314801755 # Total bandwidth to/from this memory (bytes/s) 31system.physmem.bw_total::cpu.data 102128880 # Total bandwidth to/from this memory (bytes/s) 32system.physmem.bw_total::total 416930635 # Total bandwidth to/from this memory (bytes/s) 33system.physmem.readReqs 1090 # Number of read requests accepted 34system.physmem.writeReqs 0 # Number of write requests accepted 35system.physmem.readBursts 1090 # Number of DRAM read bursts, including those serviced by the write queue 36system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue 37system.physmem.bytesReadDRAM 69760 # Total number of bytes read from DRAM 38system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue 39system.physmem.bytesWritten 0 # Total number of bytes written to DRAM 40system.physmem.bytesReadSys 69760 # Total read bytes from the system interface side 41system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side 42system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue 43system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one 44system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 45system.physmem.perBankRdBursts::0 110 # Per bank write bursts 46system.physmem.perBankRdBursts::1 4 # Per bank write bursts 47system.physmem.perBankRdBursts::2 9 # Per bank write bursts 48system.physmem.perBankRdBursts::3 124 # Per bank write bursts 49system.physmem.perBankRdBursts::4 62 # Per bank write bursts 50system.physmem.perBankRdBursts::5 92 # Per bank write bursts 51system.physmem.perBankRdBursts::6 88 # Per bank write bursts 52system.physmem.perBankRdBursts::7 18 # Per bank write bursts 53system.physmem.perBankRdBursts::8 55 # Per bank write bursts 54system.physmem.perBankRdBursts::9 86 # Per bank write bursts 55system.physmem.perBankRdBursts::10 90 # Per bank write bursts 56system.physmem.perBankRdBursts::11 38 # Per bank write bursts 57system.physmem.perBankRdBursts::12 113 # Per bank write bursts 58system.physmem.perBankRdBursts::13 94 # Per bank write bursts 59system.physmem.perBankRdBursts::14 101 # Per bank write bursts 60system.physmem.perBankRdBursts::15 6 # Per bank write bursts 61system.physmem.perBankWrBursts::0 0 # Per bank write bursts 62system.physmem.perBankWrBursts::1 0 # Per bank write bursts 63system.physmem.perBankWrBursts::2 0 # Per bank write bursts 64system.physmem.perBankWrBursts::3 0 # Per bank write bursts 65system.physmem.perBankWrBursts::4 0 # Per bank write bursts 66system.physmem.perBankWrBursts::5 0 # Per bank write bursts 67system.physmem.perBankWrBursts::6 0 # Per bank write bursts 68system.physmem.perBankWrBursts::7 0 # Per bank write bursts 69system.physmem.perBankWrBursts::8 0 # Per bank write bursts 70system.physmem.perBankWrBursts::9 0 # Per bank write bursts 71system.physmem.perBankWrBursts::10 0 # Per bank write bursts 72system.physmem.perBankWrBursts::11 0 # Per bank write bursts 73system.physmem.perBankWrBursts::12 0 # Per bank write bursts 74system.physmem.perBankWrBursts::13 0 # Per bank write bursts 75system.physmem.perBankWrBursts::14 0 # Per bank write bursts 76system.physmem.perBankWrBursts::15 0 # Per bank write bursts 77system.physmem.numRdRetry 0 # Number of times read queue was full causing retry 78system.physmem.numWrRetry 0 # Number of times write queue was full causing retry 79system.physmem.totGap 166987000 # Total gap between requests 80system.physmem.readPktSize::0 0 # Read request sizes (log2) 81system.physmem.readPktSize::1 0 # Read request sizes (log2) 82system.physmem.readPktSize::2 0 # Read request sizes (log2) 83system.physmem.readPktSize::3 0 # Read request sizes (log2) 84system.physmem.readPktSize::4 0 # Read request sizes (log2) 85system.physmem.readPktSize::5 0 # Read request sizes (log2) 86system.physmem.readPktSize::6 1090 # Read request sizes (log2) 87system.physmem.writePktSize::0 0 # Write request sizes (log2) 88system.physmem.writePktSize::1 0 # Write request sizes (log2) 89system.physmem.writePktSize::2 0 # Write request sizes (log2) 90system.physmem.writePktSize::3 0 # Write request sizes (log2) 91system.physmem.writePktSize::4 0 # Write request sizes (log2) 92system.physmem.writePktSize::5 0 # Write request sizes (log2) 93system.physmem.writePktSize::6 0 # Write request sizes (log2) 94system.physmem.rdQLenPdf::0 1032 # What read queue length does an incoming req see 95system.physmem.rdQLenPdf::1 53 # What read queue length does an incoming req see 96system.physmem.rdQLenPdf::2 5 # What read queue length does an incoming req see 97system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see 98system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see 99system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see 100system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see 101system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see 102system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see 103system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see 104system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see 105system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see 106system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see 107system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see 108system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see 109system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see 110system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see 111system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see 112system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see 113system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see 114system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 115system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 116system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 117system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 118system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 119system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 120system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 121system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 122system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 123system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 124system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 125system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 126system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see 127system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see 128system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see 129system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see 130system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see 131system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see 132system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see 133system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see 134system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see 135system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see 136system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see 137system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see 138system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see 139system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see 140system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see 141system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see 142system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see 143system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see 144system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see 145system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see 146system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see 147system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see 148system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see 149system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see 150system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see 151system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see 152system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see 153system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see 154system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see 155system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see 156system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see 157system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see 158system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see 159system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see 160system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see 161system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see 162system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see 163system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see 164system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see 165system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see 166system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see 167system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see 168system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see 169system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see 170system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see 171system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see 172system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see 173system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see 174system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see 175system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see 176system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see 177system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see 178system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see 179system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see 180system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see 181system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see 182system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see 183system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see 184system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see 185system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see 186system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see 187system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see 188system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see 189system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see 190system.physmem.bytesPerActivate::samples 207 # Bytes accessed per row activation 191system.physmem.bytesPerActivate::mean 327.729469 # Bytes accessed per row activation 192system.physmem.bytesPerActivate::gmean 215.587083 # Bytes accessed per row activation 193system.physmem.bytesPerActivate::stdev 297.390992 # Bytes accessed per row activation 194system.physmem.bytesPerActivate::0-127 56 27.05% 27.05% # Bytes accessed per row activation 195system.physmem.bytesPerActivate::128-255 46 22.22% 49.28% # Bytes accessed per row activation 196system.physmem.bytesPerActivate::256-383 39 18.84% 68.12% # Bytes accessed per row activation 197system.physmem.bytesPerActivate::384-511 16 7.73% 75.85% # Bytes accessed per row activation 198system.physmem.bytesPerActivate::512-639 14 6.76% 82.61% # Bytes accessed per row activation 199system.physmem.bytesPerActivate::640-767 7 3.38% 85.99% # Bytes accessed per row activation 200system.physmem.bytesPerActivate::768-895 10 4.83% 90.82% # Bytes accessed per row activation 201system.physmem.bytesPerActivate::896-1023 1 0.48% 91.30% # Bytes accessed per row activation 202system.physmem.bytesPerActivate::1024-1151 18 8.70% 100.00% # Bytes accessed per row activation 203system.physmem.bytesPerActivate::total 207 # Bytes accessed per row activation 204system.physmem.totQLat 15449500 # Total ticks spent queuing 205system.physmem.totMemAccLat 35887000 # Total ticks spent from burst creation until serviced by the DRAM 206system.physmem.totBusLat 5450000 # Total ticks spent in databus transfers 207system.physmem.avgQLat 14173.85 # Average queueing delay per DRAM burst 208system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 209system.physmem.avgMemAccLat 32923.85 # Average memory access latency per DRAM burst 210system.physmem.avgRdBW 416.93 # Average DRAM read bandwidth in MiByte/s 211system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s 212system.physmem.avgRdBWSys 416.93 # Average system read bandwidth in MiByte/s 213system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s 214system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 215system.physmem.busUtil 3.26 # Data bus utilization in percentage 216system.physmem.busUtilRead 3.26 # Data bus utilization in percentage for reads 217system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes 218system.physmem.avgRdQLen 1.04 # Average read queue length when enqueuing 219system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing 220system.physmem.readRowHits 874 # Number of row buffer hits during reads 221system.physmem.writeRowHits 0 # Number of row buffer hits during writes 222system.physmem.readRowHitRate 80.18 # Row buffer hit rate for reads 223system.physmem.writeRowHitRate nan # Row buffer hit rate for writes 224system.physmem.avgGap 153199.08 # Average gap between requests 225system.physmem.pageHitRate 80.18 # Row buffer hit rate, read and write combined 226system.physmem_0.actEnergy 763980 # Energy for activate commands per rank (pJ) 227system.physmem_0.preEnergy 387090 # Energy for precharge commands per rank (pJ) 228system.physmem_0.readEnergy 3619980 # Energy for read commands per rank (pJ) 229system.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ) 230system.physmem_0.refreshEnergy 13522080.000000 # Energy for refresh commands per rank (pJ) 231system.physmem_0.actBackEnergy 9302400 # Energy for active background per rank (pJ) 232system.physmem_0.preBackEnergy 492960 # Energy for precharge background per rank (pJ) 233system.physmem_0.actPowerDownEnergy 55152630 # Energy for active power-down per rank (pJ) 234system.physmem_0.prePowerDownEnergy 7141920 # Energy for precharge power-down per rank (pJ) 235system.physmem_0.selfRefreshEnergy 2565480 # Energy for self refresh per rank (pJ) 236system.physmem_0.totalEnergy 92948520 # Total energy per rank (pJ) 237system.physmem_0.averagePower 555.517657 # Core power per rank (mW) 238system.physmem_0.totalIdleTime 145123750 # Total Idle time Per DRAM Rank 239system.physmem_0.memoryStateTime::IDLE 654000 # Time in different power states 240system.physmem_0.memoryStateTime::REF 5732000 # Time in different power states 241system.physmem_0.memoryStateTime::SREF 6087000 # Time in different power states 242system.physmem_0.memoryStateTime::PRE_PDN 18593750 # Time in different power states 243system.physmem_0.memoryStateTime::ACT 15316500 # Time in different power states 244system.physmem_0.memoryStateTime::ACT_PDN 120934750 # Time in different power states 245system.physmem_1.actEnergy 778260 # Energy for activate commands per rank (pJ) 246system.physmem_1.preEnergy 398475 # Energy for precharge commands per rank (pJ) 247system.physmem_1.readEnergy 4162620 # Energy for read commands per rank (pJ) 248system.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ) 249system.physmem_1.refreshEnergy 12907440.000000 # Energy for refresh commands per rank (pJ) 250system.physmem_1.actBackEnergy 9796590 # Energy for active background per rank (pJ) 251system.physmem_1.preBackEnergy 484800 # Energy for precharge background per rank (pJ) 252system.physmem_1.actPowerDownEnergy 44771220 # Energy for active power-down per rank (pJ) 253system.physmem_1.prePowerDownEnergy 12438240 # Energy for precharge power-down per rank (pJ) 254system.physmem_1.selfRefreshEnergy 4464180 # Energy for self refresh per rank (pJ) 255system.physmem_1.totalEnergy 90201825 # Total energy per rank (pJ) 256system.physmem_1.averagePower 539.101715 # Core power per rank (mW) 257system.physmem_1.totalIdleTime 144258000 # Total Idle time Per DRAM Rank 258system.physmem_1.memoryStateTime::IDLE 729500 # Time in different power states 259system.physmem_1.memoryStateTime::REF 5472000 # Time in different power states 260system.physmem_1.memoryStateTime::SREF 13998250 # Time in different power states 261system.physmem_1.memoryStateTime::PRE_PDN 32388000 # Time in different power states 262system.physmem_1.memoryStateTime::ACT 16564250 # Time in different power states 263system.physmem_1.memoryStateTime::ACT_PDN 98166000 # Time in different power states 264system.pwrStateResidencyTicks::UNDEFINED 167318000 # Cumulative time (in ticks) in various power states 265system.cpu.branchPred.lookups 31578 # Number of BP lookups 266system.cpu.branchPred.condPredicted 20002 # Number of conditional branches predicted 267system.cpu.branchPred.condIncorrect 2179 # Number of conditional branches incorrect 268system.cpu.branchPred.BTBLookups 27728 # Number of BTB lookups 269system.cpu.branchPred.BTBHits 15512 # Number of BTB hits 270system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 271system.cpu.branchPred.BTBHitPct 55.943451 # BTB Hit Percentage 272system.cpu.branchPred.usedRAS 0 # Number of times the RAS was used to get a target. 273system.cpu.branchPred.RASInCorrect 0 # Number of incorrect RAS predictions. 274system.cpu.branchPred.indirectLookups 5649 # Number of indirect predictor lookups. 275system.cpu.branchPred.indirectHits 3670 # Number of indirect target hits. 276system.cpu.branchPred.indirectMisses 1979 # Number of indirect misses. 277system.cpu.branchPredindirectMispredicted 1067 # Number of mispredicted indirect branches. 278system.cpu_clk_domain.clock 500 # Clock period in ticks 279system.cpu.dtb.read_hits 0 # DTB read hits 280system.cpu.dtb.read_misses 0 # DTB read misses 281system.cpu.dtb.read_accesses 0 # DTB read accesses 282system.cpu.dtb.write_hits 0 # DTB write hits 283system.cpu.dtb.write_misses 0 # DTB write misses 284system.cpu.dtb.write_accesses 0 # DTB write accesses 285system.cpu.dtb.hits 0 # DTB hits 286system.cpu.dtb.misses 0 # DTB misses 287system.cpu.dtb.accesses 0 # DTB accesses 288system.cpu.itb.read_hits 0 # DTB read hits 289system.cpu.itb.read_misses 0 # DTB read misses 290system.cpu.itb.read_accesses 0 # DTB read accesses 291system.cpu.itb.write_hits 0 # DTB write hits 292system.cpu.itb.write_misses 0 # DTB write misses 293system.cpu.itb.write_accesses 0 # DTB write accesses 294system.cpu.itb.hits 0 # DTB hits 295system.cpu.itb.misses 0 # DTB misses 296system.cpu.itb.accesses 0 # DTB accesses 297system.cpu.workload.numSyscalls 43 # Number of system calls 298system.cpu.pwrStateResidencyTicks::ON 167318000 # Cumulative time (in ticks) in various power states 299system.cpu.numCycles 334636 # number of cpu cycles simulated 300system.cpu.numWorkItemsStarted 0 # number of work items this cpu started 301system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 302system.cpu.committedInsts 113991 # Number of instructions committed 303system.cpu.committedOps 114022 # Number of ops (including micro ops) committed 304system.cpu.discardedOps 5891 # Number of ops (including micro ops) which were discarded before commit 305system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching 306system.cpu.cpi 2.935635 # CPI: cycles per instruction 307system.cpu.ipc 0.340642 # IPC: instructions per cycle 308system.cpu.op_class_0::No_OpClass 43 0.04% 0.04% # Class of committed instruction 309system.cpu.op_class_0::IntAlu 70180 61.55% 61.59% # Class of committed instruction 310system.cpu.op_class_0::IntMult 105 0.09% 61.68% # Class of committed instruction 311system.cpu.op_class_0::IntDiv 0 0.00% 61.68% # Class of committed instruction 312system.cpu.op_class_0::FloatAdd 0 0.00% 61.68% # Class of committed instruction 313system.cpu.op_class_0::FloatCmp 0 0.00% 61.68% # Class of committed instruction 314system.cpu.op_class_0::FloatCvt 0 0.00% 61.68% # Class of committed instruction 315system.cpu.op_class_0::FloatMult 0 0.00% 61.68% # Class of committed instruction 316system.cpu.op_class_0::FloatMultAcc 0 0.00% 61.68% # Class of committed instruction 317system.cpu.op_class_0::FloatDiv 0 0.00% 61.68% # Class of committed instruction 318system.cpu.op_class_0::FloatMisc 0 0.00% 61.68% # Class of committed instruction 319system.cpu.op_class_0::FloatSqrt 0 0.00% 61.68% # Class of committed instruction 320system.cpu.op_class_0::SimdAdd 0 0.00% 61.68% # Class of committed instruction 321system.cpu.op_class_0::SimdAddAcc 0 0.00% 61.68% # Class of committed instruction 322system.cpu.op_class_0::SimdAlu 0 0.00% 61.68% # Class of committed instruction 323system.cpu.op_class_0::SimdCmp 0 0.00% 61.68% # Class of committed instruction 324system.cpu.op_class_0::SimdCvt 0 0.00% 61.68% # Class of committed instruction 325system.cpu.op_class_0::SimdMisc 0 0.00% 61.68% # Class of committed instruction 326system.cpu.op_class_0::SimdMult 0 0.00% 61.68% # Class of committed instruction 327system.cpu.op_class_0::SimdMultAcc 0 0.00% 61.68% # Class of committed instruction 328system.cpu.op_class_0::SimdShift 0 0.00% 61.68% # Class of committed instruction 329system.cpu.op_class_0::SimdShiftAcc 0 0.00% 61.68% # Class of committed instruction 330system.cpu.op_class_0::SimdSqrt 0 0.00% 61.68% # Class of committed instruction 331system.cpu.op_class_0::SimdFloatAdd 0 0.00% 61.68% # Class of committed instruction 332system.cpu.op_class_0::SimdFloatAlu 0 0.00% 61.68% # Class of committed instruction 333system.cpu.op_class_0::SimdFloatCmp 0 0.00% 61.68% # Class of committed instruction 334system.cpu.op_class_0::SimdFloatCvt 0 0.00% 61.68% # Class of committed instruction 335system.cpu.op_class_0::SimdFloatDiv 0 0.00% 61.68% # Class of committed instruction 336system.cpu.op_class_0::SimdFloatMisc 0 0.00% 61.68% # Class of committed instruction 337system.cpu.op_class_0::SimdFloatMult 0 0.00% 61.68% # Class of committed instruction 338system.cpu.op_class_0::SimdFloatMultAcc 0 0.00% 61.68% # Class of committed instruction 339system.cpu.op_class_0::SimdFloatSqrt 0 0.00% 61.68% # Class of committed instruction 340system.cpu.op_class_0::MemRead 23779 20.85% 82.53% # Class of committed instruction 341system.cpu.op_class_0::MemWrite 19915 17.47% 100.00% # Class of committed instruction 342system.cpu.op_class_0::FloatMemRead 0 0.00% 100.00% # Class of committed instruction 343system.cpu.op_class_0::FloatMemWrite 0 0.00% 100.00% # Class of committed instruction 344system.cpu.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction 345system.cpu.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction 346system.cpu.op_class_0::total 114022 # Class of committed instruction 347system.cpu.tickCycles 171594 # Number of cycles that the object actually ticked 348system.cpu.idleCycles 163042 # Total number of cycles that the object has spent stopped 349system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 167318000 # Cumulative time (in ticks) in various power states 350system.cpu.dcache.tags.replacements 0 # number of replacements 351system.cpu.dcache.tags.tagsinuse 215.201598 # Cycle average of tags in use 352system.cpu.dcache.tags.total_refs 44063 # Total number of references to valid blocks. 353system.cpu.dcache.tags.sampled_refs 268 # Sample count of references to valid blocks. 354system.cpu.dcache.tags.avg_refs 164.414179 # Average number of references to valid blocks. 355system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 356system.cpu.dcache.tags.occ_blocks::cpu.data 215.201598 # Average occupied blocks per requestor 357system.cpu.dcache.tags.occ_percent::cpu.data 0.052539 # Average percentage of cache occupancy 358system.cpu.dcache.tags.occ_percent::total 0.052539 # Average percentage of cache occupancy 359system.cpu.dcache.tags.occ_task_id_blocks::1024 268 # Occupied blocks per task id 360system.cpu.dcache.tags.age_task_id_blocks_1024::0 4 # Occupied blocks per task id 361system.cpu.dcache.tags.age_task_id_blocks_1024::1 61 # Occupied blocks per task id 362system.cpu.dcache.tags.age_task_id_blocks_1024::2 203 # Occupied blocks per task id 363system.cpu.dcache.tags.occ_task_id_percent::1024 0.065430 # Percentage of cache occupancy per task id 364system.cpu.dcache.tags.tag_accesses 89312 # Number of tag accesses 365system.cpu.dcache.tags.data_accesses 89312 # Number of data accesses 366system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 167318000 # Cumulative time (in ticks) in various power states 367system.cpu.dcache.ReadReq_hits::cpu.data 24531 # number of ReadReq hits 368system.cpu.dcache.ReadReq_hits::total 24531 # number of ReadReq hits 369system.cpu.dcache.WriteReq_hits::cpu.data 19526 # number of WriteReq hits 370system.cpu.dcache.WriteReq_hits::total 19526 # number of WriteReq hits 371system.cpu.dcache.LoadLockedReq_hits::cpu.data 2 # number of LoadLockedReq hits 372system.cpu.dcache.LoadLockedReq_hits::total 2 # number of LoadLockedReq hits 373system.cpu.dcache.StoreCondReq_hits::cpu.data 4 # number of StoreCondReq hits 374system.cpu.dcache.StoreCondReq_hits::total 4 # number of StoreCondReq hits 375system.cpu.dcache.demand_hits::cpu.data 44057 # number of demand (read+write) hits 376system.cpu.dcache.demand_hits::total 44057 # number of demand (read+write) hits 377system.cpu.dcache.overall_hits::cpu.data 44057 # number of overall hits 378system.cpu.dcache.overall_hits::total 44057 # number of overall hits 379system.cpu.dcache.ReadReq_misses::cpu.data 75 # number of ReadReq misses 380system.cpu.dcache.ReadReq_misses::total 75 # number of ReadReq misses 381system.cpu.dcache.WriteReq_misses::cpu.data 384 # number of WriteReq misses 382system.cpu.dcache.WriteReq_misses::total 384 # number of WriteReq misses 383system.cpu.dcache.demand_misses::cpu.data 459 # number of demand (read+write) misses 384system.cpu.dcache.demand_misses::total 459 # number of demand (read+write) misses 385system.cpu.dcache.overall_misses::cpu.data 459 # number of overall misses 386system.cpu.dcache.overall_misses::total 459 # number of overall misses 387system.cpu.dcache.ReadReq_miss_latency::cpu.data 8632500 # number of ReadReq miss cycles 388system.cpu.dcache.ReadReq_miss_latency::total 8632500 # number of ReadReq miss cycles 389system.cpu.dcache.WriteReq_miss_latency::cpu.data 30737000 # number of WriteReq miss cycles 390system.cpu.dcache.WriteReq_miss_latency::total 30737000 # number of WriteReq miss cycles 391system.cpu.dcache.demand_miss_latency::cpu.data 39369500 # number of demand (read+write) miss cycles 392system.cpu.dcache.demand_miss_latency::total 39369500 # number of demand (read+write) miss cycles 393system.cpu.dcache.overall_miss_latency::cpu.data 39369500 # number of overall miss cycles 394system.cpu.dcache.overall_miss_latency::total 39369500 # number of overall miss cycles 395system.cpu.dcache.ReadReq_accesses::cpu.data 24606 # number of ReadReq accesses(hits+misses) 396system.cpu.dcache.ReadReq_accesses::total 24606 # number of ReadReq accesses(hits+misses) 397system.cpu.dcache.WriteReq_accesses::cpu.data 19910 # number of WriteReq accesses(hits+misses) 398system.cpu.dcache.WriteReq_accesses::total 19910 # number of WriteReq accesses(hits+misses) 399system.cpu.dcache.LoadLockedReq_accesses::cpu.data 2 # number of LoadLockedReq accesses(hits+misses) 400system.cpu.dcache.LoadLockedReq_accesses::total 2 # number of LoadLockedReq accesses(hits+misses) 401system.cpu.dcache.StoreCondReq_accesses::cpu.data 4 # number of StoreCondReq accesses(hits+misses) 402system.cpu.dcache.StoreCondReq_accesses::total 4 # number of StoreCondReq accesses(hits+misses) 403system.cpu.dcache.demand_accesses::cpu.data 44516 # number of demand (read+write) accesses 404system.cpu.dcache.demand_accesses::total 44516 # number of demand (read+write) accesses 405system.cpu.dcache.overall_accesses::cpu.data 44516 # number of overall (read+write) accesses 406system.cpu.dcache.overall_accesses::total 44516 # number of overall (read+write) accesses 407system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.003048 # miss rate for ReadReq accesses 408system.cpu.dcache.ReadReq_miss_rate::total 0.003048 # miss rate for ReadReq accesses 409system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.019287 # miss rate for WriteReq accesses 410system.cpu.dcache.WriteReq_miss_rate::total 0.019287 # miss rate for WriteReq accesses 411system.cpu.dcache.demand_miss_rate::cpu.data 0.010311 # miss rate for demand accesses 412system.cpu.dcache.demand_miss_rate::total 0.010311 # miss rate for demand accesses 413system.cpu.dcache.overall_miss_rate::cpu.data 0.010311 # miss rate for overall accesses 414system.cpu.dcache.overall_miss_rate::total 0.010311 # miss rate for overall accesses 415system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 115100 # average ReadReq miss latency 416system.cpu.dcache.ReadReq_avg_miss_latency::total 115100 # average ReadReq miss latency 417system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 80044.270833 # average WriteReq miss latency 418system.cpu.dcache.WriteReq_avg_miss_latency::total 80044.270833 # average WriteReq miss latency 419system.cpu.dcache.demand_avg_miss_latency::cpu.data 85772.331155 # average overall miss latency 420system.cpu.dcache.demand_avg_miss_latency::total 85772.331155 # average overall miss latency 421system.cpu.dcache.overall_avg_miss_latency::cpu.data 85772.331155 # average overall miss latency 422system.cpu.dcache.overall_avg_miss_latency::total 85772.331155 # average overall miss latency 423system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 424system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 425system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 426system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 427system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 428system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 429system.cpu.dcache.ReadReq_mshr_hits::cpu.data 6 # number of ReadReq MSHR hits 430system.cpu.dcache.ReadReq_mshr_hits::total 6 # number of ReadReq MSHR hits 431system.cpu.dcache.WriteReq_mshr_hits::cpu.data 185 # number of WriteReq MSHR hits 432system.cpu.dcache.WriteReq_mshr_hits::total 185 # number of WriteReq MSHR hits 433system.cpu.dcache.demand_mshr_hits::cpu.data 191 # number of demand (read+write) MSHR hits 434system.cpu.dcache.demand_mshr_hits::total 191 # number of demand (read+write) MSHR hits 435system.cpu.dcache.overall_mshr_hits::cpu.data 191 # number of overall MSHR hits 436system.cpu.dcache.overall_mshr_hits::total 191 # number of overall MSHR hits 437system.cpu.dcache.ReadReq_mshr_misses::cpu.data 69 # number of ReadReq MSHR misses 438system.cpu.dcache.ReadReq_mshr_misses::total 69 # number of ReadReq MSHR misses 439system.cpu.dcache.WriteReq_mshr_misses::cpu.data 199 # number of WriteReq MSHR misses 440system.cpu.dcache.WriteReq_mshr_misses::total 199 # number of WriteReq MSHR misses 441system.cpu.dcache.demand_mshr_misses::cpu.data 268 # number of demand (read+write) MSHR misses 442system.cpu.dcache.demand_mshr_misses::total 268 # number of demand (read+write) MSHR misses 443system.cpu.dcache.overall_mshr_misses::cpu.data 268 # number of overall MSHR misses 444system.cpu.dcache.overall_mshr_misses::total 268 # number of overall MSHR misses 445system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 7963500 # number of ReadReq MSHR miss cycles 446system.cpu.dcache.ReadReq_mshr_miss_latency::total 7963500 # number of ReadReq MSHR miss cycles 447system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 15953500 # number of WriteReq MSHR miss cycles 448system.cpu.dcache.WriteReq_mshr_miss_latency::total 15953500 # number of WriteReq MSHR miss cycles 449system.cpu.dcache.demand_mshr_miss_latency::cpu.data 23917000 # number of demand (read+write) MSHR miss cycles 450system.cpu.dcache.demand_mshr_miss_latency::total 23917000 # number of demand (read+write) MSHR miss cycles 451system.cpu.dcache.overall_mshr_miss_latency::cpu.data 23917000 # number of overall MSHR miss cycles 452system.cpu.dcache.overall_mshr_miss_latency::total 23917000 # number of overall MSHR miss cycles 453system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002804 # mshr miss rate for ReadReq accesses 454system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002804 # mshr miss rate for ReadReq accesses 455system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.009995 # mshr miss rate for WriteReq accesses 456system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.009995 # mshr miss rate for WriteReq accesses 457system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.006020 # mshr miss rate for demand accesses 458system.cpu.dcache.demand_mshr_miss_rate::total 0.006020 # mshr miss rate for demand accesses 459system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.006020 # mshr miss rate for overall accesses 460system.cpu.dcache.overall_mshr_miss_rate::total 0.006020 # mshr miss rate for overall accesses 461system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 115413.043478 # average ReadReq mshr miss latency 462system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 115413.043478 # average ReadReq mshr miss latency 463system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 80168.341709 # average WriteReq mshr miss latency 464system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80168.341709 # average WriteReq mshr miss latency 465system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 89242.537313 # average overall mshr miss latency 466system.cpu.dcache.demand_avg_mshr_miss_latency::total 89242.537313 # average overall mshr miss latency 467system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 89242.537313 # average overall mshr miss latency 468system.cpu.dcache.overall_avg_mshr_miss_latency::total 89242.537313 # average overall mshr miss latency 469system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 167318000 # Cumulative time (in ticks) in various power states 470system.cpu.icache.tags.replacements 18 # number of replacements 471system.cpu.icache.tags.tagsinuse 401.741743 # Cycle average of tags in use 472system.cpu.icache.tags.total_refs 49660 # Total number of references to valid blocks. 473system.cpu.icache.tags.sampled_refs 823 # Sample count of references to valid blocks. 474system.cpu.icache.tags.avg_refs 60.340219 # Average number of references to valid blocks. 475system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 476system.cpu.icache.tags.occ_blocks::cpu.inst 401.741743 # Average occupied blocks per requestor 477system.cpu.icache.tags.occ_percent::cpu.inst 0.196163 # Average percentage of cache occupancy 478system.cpu.icache.tags.occ_percent::total 0.196163 # Average percentage of cache occupancy 479system.cpu.icache.tags.occ_task_id_blocks::1024 805 # Occupied blocks per task id 480system.cpu.icache.tags.age_task_id_blocks_1024::0 47 # Occupied blocks per task id 481system.cpu.icache.tags.age_task_id_blocks_1024::1 518 # Occupied blocks per task id 482system.cpu.icache.tags.age_task_id_blocks_1024::2 240 # Occupied blocks per task id 483system.cpu.icache.tags.occ_task_id_percent::1024 0.393066 # Percentage of cache occupancy per task id 484system.cpu.icache.tags.tag_accesses 101789 # Number of tag accesses 485system.cpu.icache.tags.data_accesses 101789 # Number of data accesses 486system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 167318000 # Cumulative time (in ticks) in various power states 487system.cpu.icache.ReadReq_hits::cpu.inst 49660 # number of ReadReq hits 488system.cpu.icache.ReadReq_hits::total 49660 # number of ReadReq hits 489system.cpu.icache.demand_hits::cpu.inst 49660 # number of demand (read+write) hits 490system.cpu.icache.demand_hits::total 49660 # number of demand (read+write) hits 491system.cpu.icache.overall_hits::cpu.inst 49660 # number of overall hits 492system.cpu.icache.overall_hits::total 49660 # number of overall hits 493system.cpu.icache.ReadReq_misses::cpu.inst 823 # number of ReadReq misses 494system.cpu.icache.ReadReq_misses::total 823 # number of ReadReq misses 495system.cpu.icache.demand_misses::cpu.inst 823 # number of demand (read+write) misses 496system.cpu.icache.demand_misses::total 823 # number of demand (read+write) misses 497system.cpu.icache.overall_misses::cpu.inst 823 # number of overall misses 498system.cpu.icache.overall_misses::total 823 # number of overall misses 499system.cpu.icache.ReadReq_miss_latency::cpu.inst 69983000 # number of ReadReq miss cycles 500system.cpu.icache.ReadReq_miss_latency::total 69983000 # number of ReadReq miss cycles 501system.cpu.icache.demand_miss_latency::cpu.inst 69983000 # number of demand (read+write) miss cycles 502system.cpu.icache.demand_miss_latency::total 69983000 # number of demand (read+write) miss cycles 503system.cpu.icache.overall_miss_latency::cpu.inst 69983000 # number of overall miss cycles 504system.cpu.icache.overall_miss_latency::total 69983000 # number of overall miss cycles 505system.cpu.icache.ReadReq_accesses::cpu.inst 50483 # number of ReadReq accesses(hits+misses) 506system.cpu.icache.ReadReq_accesses::total 50483 # number of ReadReq accesses(hits+misses) 507system.cpu.icache.demand_accesses::cpu.inst 50483 # number of demand (read+write) accesses 508system.cpu.icache.demand_accesses::total 50483 # number of demand (read+write) accesses 509system.cpu.icache.overall_accesses::cpu.inst 50483 # number of overall (read+write) accesses 510system.cpu.icache.overall_accesses::total 50483 # number of overall (read+write) accesses 511system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.016303 # miss rate for ReadReq accesses 512system.cpu.icache.ReadReq_miss_rate::total 0.016303 # miss rate for ReadReq accesses 513system.cpu.icache.demand_miss_rate::cpu.inst 0.016303 # miss rate for demand accesses 514system.cpu.icache.demand_miss_rate::total 0.016303 # miss rate for demand accesses 515system.cpu.icache.overall_miss_rate::cpu.inst 0.016303 # miss rate for overall accesses 516system.cpu.icache.overall_miss_rate::total 0.016303 # miss rate for overall accesses 517system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 85034.021871 # average ReadReq miss latency 518system.cpu.icache.ReadReq_avg_miss_latency::total 85034.021871 # average ReadReq miss latency 519system.cpu.icache.demand_avg_miss_latency::cpu.inst 85034.021871 # average overall miss latency 520system.cpu.icache.demand_avg_miss_latency::total 85034.021871 # average overall miss latency 521system.cpu.icache.overall_avg_miss_latency::cpu.inst 85034.021871 # average overall miss latency 522system.cpu.icache.overall_avg_miss_latency::total 85034.021871 # average overall miss latency 523system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 524system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 525system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 526system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 527system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 528system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 529system.cpu.icache.writebacks::writebacks 18 # number of writebacks 530system.cpu.icache.writebacks::total 18 # number of writebacks 531system.cpu.icache.ReadReq_mshr_misses::cpu.inst 823 # number of ReadReq MSHR misses 532system.cpu.icache.ReadReq_mshr_misses::total 823 # number of ReadReq MSHR misses 533system.cpu.icache.demand_mshr_misses::cpu.inst 823 # number of demand (read+write) MSHR misses 534system.cpu.icache.demand_mshr_misses::total 823 # number of demand (read+write) MSHR misses 535system.cpu.icache.overall_mshr_misses::cpu.inst 823 # number of overall MSHR misses 536system.cpu.icache.overall_mshr_misses::total 823 # number of overall MSHR misses 537system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 69160000 # number of ReadReq MSHR miss cycles 538system.cpu.icache.ReadReq_mshr_miss_latency::total 69160000 # number of ReadReq MSHR miss cycles 539system.cpu.icache.demand_mshr_miss_latency::cpu.inst 69160000 # number of demand (read+write) MSHR miss cycles 540system.cpu.icache.demand_mshr_miss_latency::total 69160000 # number of demand (read+write) MSHR miss cycles 541system.cpu.icache.overall_mshr_miss_latency::cpu.inst 69160000 # number of overall MSHR miss cycles 542system.cpu.icache.overall_mshr_miss_latency::total 69160000 # number of overall MSHR miss cycles 543system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.016303 # mshr miss rate for ReadReq accesses 544system.cpu.icache.ReadReq_mshr_miss_rate::total 0.016303 # mshr miss rate for ReadReq accesses 545system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.016303 # mshr miss rate for demand accesses 546system.cpu.icache.demand_mshr_miss_rate::total 0.016303 # mshr miss rate for demand accesses 547system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.016303 # mshr miss rate for overall accesses 548system.cpu.icache.overall_mshr_miss_rate::total 0.016303 # mshr miss rate for overall accesses 549system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 84034.021871 # average ReadReq mshr miss latency 550system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84034.021871 # average ReadReq mshr miss latency 551system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 84034.021871 # average overall mshr miss latency 552system.cpu.icache.demand_avg_mshr_miss_latency::total 84034.021871 # average overall mshr miss latency 553system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 84034.021871 # average overall mshr miss latency 554system.cpu.icache.overall_avg_mshr_miss_latency::total 84034.021871 # average overall mshr miss latency 555system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 167318000 # Cumulative time (in ticks) in various power states 556system.cpu.l2cache.tags.replacements 0 # number of replacements 557system.cpu.l2cache.tags.tagsinuse 622.705265 # Cycle average of tags in use 558system.cpu.l2cache.tags.total_refs 19 # Total number of references to valid blocks. 559system.cpu.l2cache.tags.sampled_refs 1090 # Sample count of references to valid blocks. 560system.cpu.l2cache.tags.avg_refs 0.017431 # Average number of references to valid blocks. 561system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 562system.cpu.l2cache.tags.occ_blocks::cpu.inst 407.947689 # Average occupied blocks per requestor 563system.cpu.l2cache.tags.occ_blocks::cpu.data 214.757576 # Average occupied blocks per requestor 564system.cpu.l2cache.tags.occ_percent::cpu.inst 0.012450 # Average percentage of cache occupancy 565system.cpu.l2cache.tags.occ_percent::cpu.data 0.006554 # Average percentage of cache occupancy 566system.cpu.l2cache.tags.occ_percent::total 0.019003 # Average percentage of cache occupancy 567system.cpu.l2cache.tags.occ_task_id_blocks::1024 1090 # Occupied blocks per task id 568system.cpu.l2cache.tags.age_task_id_blocks_1024::0 51 # Occupied blocks per task id 569system.cpu.l2cache.tags.age_task_id_blocks_1024::1 585 # Occupied blocks per task id 570system.cpu.l2cache.tags.age_task_id_blocks_1024::2 454 # Occupied blocks per task id 571system.cpu.l2cache.tags.occ_task_id_percent::1024 0.033264 # Percentage of cache occupancy per task id 572system.cpu.l2cache.tags.tag_accesses 9962 # Number of tag accesses 573system.cpu.l2cache.tags.data_accesses 9962 # Number of data accesses 574system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 167318000 # Cumulative time (in ticks) in various power states 575system.cpu.l2cache.WritebackClean_hits::writebacks 18 # number of WritebackClean hits 576system.cpu.l2cache.WritebackClean_hits::total 18 # number of WritebackClean hits 577system.cpu.l2cache.ReadSharedReq_hits::cpu.data 1 # number of ReadSharedReq hits 578system.cpu.l2cache.ReadSharedReq_hits::total 1 # number of ReadSharedReq hits 579system.cpu.l2cache.demand_hits::cpu.data 1 # number of demand (read+write) hits 580system.cpu.l2cache.demand_hits::total 1 # number of demand (read+write) hits 581system.cpu.l2cache.overall_hits::cpu.data 1 # number of overall hits 582system.cpu.l2cache.overall_hits::total 1 # number of overall hits 583system.cpu.l2cache.ReadExReq_misses::cpu.data 199 # number of ReadExReq misses 584system.cpu.l2cache.ReadExReq_misses::total 199 # number of ReadExReq misses 585system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 823 # number of ReadCleanReq misses 586system.cpu.l2cache.ReadCleanReq_misses::total 823 # number of ReadCleanReq misses 587system.cpu.l2cache.ReadSharedReq_misses::cpu.data 68 # number of ReadSharedReq misses 588system.cpu.l2cache.ReadSharedReq_misses::total 68 # number of ReadSharedReq misses 589system.cpu.l2cache.demand_misses::cpu.inst 823 # number of demand (read+write) misses 590system.cpu.l2cache.demand_misses::cpu.data 267 # number of demand (read+write) misses 591system.cpu.l2cache.demand_misses::total 1090 # number of demand (read+write) misses 592system.cpu.l2cache.overall_misses::cpu.inst 823 # number of overall misses 593system.cpu.l2cache.overall_misses::cpu.data 267 # number of overall misses 594system.cpu.l2cache.overall_misses::total 1090 # number of overall misses 595system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 15654000 # number of ReadExReq miss cycles 596system.cpu.l2cache.ReadExReq_miss_latency::total 15654000 # number of ReadExReq miss cycles 597system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 67925500 # number of ReadCleanReq miss cycles 598system.cpu.l2cache.ReadCleanReq_miss_latency::total 67925500 # number of ReadCleanReq miss cycles 599system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 7847500 # number of ReadSharedReq miss cycles 600system.cpu.l2cache.ReadSharedReq_miss_latency::total 7847500 # number of ReadSharedReq miss cycles 601system.cpu.l2cache.demand_miss_latency::cpu.inst 67925500 # number of demand (read+write) miss cycles 602system.cpu.l2cache.demand_miss_latency::cpu.data 23501500 # number of demand (read+write) miss cycles 603system.cpu.l2cache.demand_miss_latency::total 91427000 # number of demand (read+write) miss cycles 604system.cpu.l2cache.overall_miss_latency::cpu.inst 67925500 # number of overall miss cycles 605system.cpu.l2cache.overall_miss_latency::cpu.data 23501500 # number of overall miss cycles 606system.cpu.l2cache.overall_miss_latency::total 91427000 # number of overall miss cycles 607system.cpu.l2cache.WritebackClean_accesses::writebacks 18 # number of WritebackClean accesses(hits+misses) 608system.cpu.l2cache.WritebackClean_accesses::total 18 # number of WritebackClean accesses(hits+misses) 609system.cpu.l2cache.ReadExReq_accesses::cpu.data 199 # number of ReadExReq accesses(hits+misses) 610system.cpu.l2cache.ReadExReq_accesses::total 199 # number of ReadExReq accesses(hits+misses) 611system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 823 # number of ReadCleanReq accesses(hits+misses) 612system.cpu.l2cache.ReadCleanReq_accesses::total 823 # number of ReadCleanReq accesses(hits+misses) 613system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 69 # number of ReadSharedReq accesses(hits+misses) 614system.cpu.l2cache.ReadSharedReq_accesses::total 69 # number of ReadSharedReq accesses(hits+misses) 615system.cpu.l2cache.demand_accesses::cpu.inst 823 # number of demand (read+write) accesses 616system.cpu.l2cache.demand_accesses::cpu.data 268 # number of demand (read+write) accesses 617system.cpu.l2cache.demand_accesses::total 1091 # number of demand (read+write) accesses 618system.cpu.l2cache.overall_accesses::cpu.inst 823 # number of overall (read+write) accesses 619system.cpu.l2cache.overall_accesses::cpu.data 268 # number of overall (read+write) accesses 620system.cpu.l2cache.overall_accesses::total 1091 # number of overall (read+write) accesses 621system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses 622system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses 623system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 1 # miss rate for ReadCleanReq accesses 624system.cpu.l2cache.ReadCleanReq_miss_rate::total 1 # miss rate for ReadCleanReq accesses 625system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.985507 # miss rate for ReadSharedReq accesses 626system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.985507 # miss rate for ReadSharedReq accesses 627system.cpu.l2cache.demand_miss_rate::cpu.inst 1 # miss rate for demand accesses 628system.cpu.l2cache.demand_miss_rate::cpu.data 0.996269 # miss rate for demand accesses 629system.cpu.l2cache.demand_miss_rate::total 0.999083 # miss rate for demand accesses 630system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses 631system.cpu.l2cache.overall_miss_rate::cpu.data 0.996269 # miss rate for overall accesses 632system.cpu.l2cache.overall_miss_rate::total 0.999083 # miss rate for overall accesses 633system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 78663.316583 # average ReadExReq miss latency 634system.cpu.l2cache.ReadExReq_avg_miss_latency::total 78663.316583 # average ReadExReq miss latency 635system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 82534.021871 # average ReadCleanReq miss latency 636system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 82534.021871 # average ReadCleanReq miss latency 637system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 115404.411765 # average ReadSharedReq miss latency 638system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 115404.411765 # average ReadSharedReq miss latency 639system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 82534.021871 # average overall miss latency 640system.cpu.l2cache.demand_avg_miss_latency::cpu.data 88020.599251 # average overall miss latency 641system.cpu.l2cache.demand_avg_miss_latency::total 83877.981651 # average overall miss latency 642system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 82534.021871 # average overall miss latency 643system.cpu.l2cache.overall_avg_miss_latency::cpu.data 88020.599251 # average overall miss latency 644system.cpu.l2cache.overall_avg_miss_latency::total 83877.981651 # average overall miss latency 645system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 646system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 647system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 648system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 649system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 650system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 651system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 199 # number of ReadExReq MSHR misses 652system.cpu.l2cache.ReadExReq_mshr_misses::total 199 # number of ReadExReq MSHR misses 653system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 823 # number of ReadCleanReq MSHR misses 654system.cpu.l2cache.ReadCleanReq_mshr_misses::total 823 # number of ReadCleanReq MSHR misses 655system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 68 # number of ReadSharedReq MSHR misses 656system.cpu.l2cache.ReadSharedReq_mshr_misses::total 68 # number of ReadSharedReq MSHR misses 657system.cpu.l2cache.demand_mshr_misses::cpu.inst 823 # number of demand (read+write) MSHR misses 658system.cpu.l2cache.demand_mshr_misses::cpu.data 267 # number of demand (read+write) MSHR misses 659system.cpu.l2cache.demand_mshr_misses::total 1090 # number of demand (read+write) MSHR misses 660system.cpu.l2cache.overall_mshr_misses::cpu.inst 823 # number of overall MSHR misses 661system.cpu.l2cache.overall_mshr_misses::cpu.data 267 # number of overall MSHR misses 662system.cpu.l2cache.overall_mshr_misses::total 1090 # number of overall MSHR misses 663system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 13664000 # number of ReadExReq MSHR miss cycles 664system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 13664000 # number of ReadExReq MSHR miss cycles 665system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 59695500 # number of ReadCleanReq MSHR miss cycles 666system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 59695500 # number of ReadCleanReq MSHR miss cycles 667system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 7167500 # number of ReadSharedReq MSHR miss cycles 668system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 7167500 # number of ReadSharedReq MSHR miss cycles 669system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 59695500 # number of demand (read+write) MSHR miss cycles 670system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 20831500 # number of demand (read+write) MSHR miss cycles 671system.cpu.l2cache.demand_mshr_miss_latency::total 80527000 # number of demand (read+write) MSHR miss cycles 672system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 59695500 # number of overall MSHR miss cycles 673system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 20831500 # number of overall MSHR miss cycles 674system.cpu.l2cache.overall_mshr_miss_latency::total 80527000 # number of overall MSHR miss cycles 675system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses 676system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses 677system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadCleanReq accesses 678system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 1 # mshr miss rate for ReadCleanReq accesses 679system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.985507 # mshr miss rate for ReadSharedReq accesses 680system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.985507 # mshr miss rate for ReadSharedReq accesses 681system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 1 # mshr miss rate for demand accesses 682system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.996269 # mshr miss rate for demand accesses 683system.cpu.l2cache.demand_mshr_miss_rate::total 0.999083 # mshr miss rate for demand accesses 684system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses 685system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.996269 # mshr miss rate for overall accesses 686system.cpu.l2cache.overall_mshr_miss_rate::total 0.999083 # mshr miss rate for overall accesses 687system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 68663.316583 # average ReadExReq mshr miss latency 688system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 68663.316583 # average ReadExReq mshr miss latency 689system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 72534.021871 # average ReadCleanReq mshr miss latency 690system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 72534.021871 # average ReadCleanReq mshr miss latency 691system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 105404.411765 # average ReadSharedReq mshr miss latency 692system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 105404.411765 # average ReadSharedReq mshr miss latency 693system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 72534.021871 # average overall mshr miss latency 694system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 78020.599251 # average overall mshr miss latency 695system.cpu.l2cache.demand_avg_mshr_miss_latency::total 73877.981651 # average overall mshr miss latency 696system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 72534.021871 # average overall mshr miss latency 697system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 78020.599251 # average overall mshr miss latency 698system.cpu.l2cache.overall_avg_mshr_miss_latency::total 73877.981651 # average overall mshr miss latency 699system.cpu.toL2Bus.snoop_filter.tot_requests 1109 # Total number of requests made to the snoop filter. 700system.cpu.toL2Bus.snoop_filter.hit_single_requests 19 # Number of requests hitting in the snoop filter with a single holder of the requested data. 701system.cpu.toL2Bus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 702system.cpu.toL2Bus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. 703system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 704system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 705system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 167318000 # Cumulative time (in ticks) in various power states 706system.cpu.toL2Bus.trans_dist::ReadResp 892 # Transaction distribution 707system.cpu.toL2Bus.trans_dist::WritebackClean 18 # Transaction distribution 708system.cpu.toL2Bus.trans_dist::ReadExReq 199 # Transaction distribution 709system.cpu.toL2Bus.trans_dist::ReadExResp 199 # Transaction distribution 710system.cpu.toL2Bus.trans_dist::ReadCleanReq 823 # Transaction distribution 711system.cpu.toL2Bus.trans_dist::ReadSharedReq 69 # Transaction distribution 712system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1664 # Packet count per connected master and slave (bytes) 713system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 536 # Packet count per connected master and slave (bytes) 714system.cpu.toL2Bus.pkt_count::total 2200 # Packet count per connected master and slave (bytes) 715system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 53824 # Cumulative packet size per connected master and slave (bytes) 716system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 17152 # Cumulative packet size per connected master and slave (bytes) 717system.cpu.toL2Bus.pkt_size::total 70976 # Cumulative packet size per connected master and slave (bytes) 718system.cpu.toL2Bus.snoops 0 # Total snoops (count) 719system.cpu.toL2Bus.snoopTraffic 0 # Total snoop traffic (bytes) 720system.cpu.toL2Bus.snoop_fanout::samples 1091 # Request fanout histogram 721system.cpu.toL2Bus.snoop_fanout::mean 0.000917 # Request fanout histogram 722system.cpu.toL2Bus.snoop_fanout::stdev 0.030275 # Request fanout histogram 723system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 724system.cpu.toL2Bus.snoop_fanout::0 1090 99.91% 99.91% # Request fanout histogram 725system.cpu.toL2Bus.snoop_fanout::1 1 0.09% 100.00% # Request fanout histogram 726system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 727system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 728system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 729system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram 730system.cpu.toL2Bus.snoop_fanout::total 1091 # Request fanout histogram 731system.cpu.toL2Bus.reqLayer0.occupancy 572500 # Layer occupancy (ticks) 732system.cpu.toL2Bus.reqLayer0.utilization 0.3 # Layer utilization (%) 733system.cpu.toL2Bus.respLayer0.occupancy 1234500 # Layer occupancy (ticks) 734system.cpu.toL2Bus.respLayer0.utilization 0.7 # Layer utilization (%) 735system.cpu.toL2Bus.respLayer1.occupancy 402000 # Layer occupancy (ticks) 736system.cpu.toL2Bus.respLayer1.utilization 0.2 # Layer utilization (%) 737system.membus.snoop_filter.tot_requests 1090 # Total number of requests made to the snoop filter. 738system.membus.snoop_filter.hit_single_requests 0 # Number of requests hitting in the snoop filter with a single holder of the requested data. 739system.membus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 740system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. 741system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 742system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 743system.membus.pwrStateResidencyTicks::UNDEFINED 167318000 # Cumulative time (in ticks) in various power states 744system.membus.trans_dist::ReadResp 891 # Transaction distribution 745system.membus.trans_dist::ReadExReq 199 # Transaction distribution 746system.membus.trans_dist::ReadExResp 199 # Transaction distribution 747system.membus.trans_dist::ReadSharedReq 891 # Transaction distribution 748system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 2180 # Packet count per connected master and slave (bytes) 749system.membus.pkt_count::total 2180 # Packet count per connected master and slave (bytes) 750system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 69760 # Cumulative packet size per connected master and slave (bytes) 751system.membus.pkt_size::total 69760 # Cumulative packet size per connected master and slave (bytes) 752system.membus.snoops 0 # Total snoops (count) 753system.membus.snoopTraffic 0 # Total snoop traffic (bytes) 754system.membus.snoop_fanout::samples 1090 # Request fanout histogram 755system.membus.snoop_fanout::mean 0 # Request fanout histogram 756system.membus.snoop_fanout::stdev 0 # Request fanout histogram 757system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 758system.membus.snoop_fanout::0 1090 100.00% 100.00% # Request fanout histogram 759system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram 760system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 761system.membus.snoop_fanout::min_value 0 # Request fanout histogram 762system.membus.snoop_fanout::max_value 0 # Request fanout histogram 763system.membus.snoop_fanout::total 1090 # Request fanout histogram 764system.membus.reqLayer0.occupancy 1229000 # Layer occupancy (ticks) 765system.membus.reqLayer0.utilization 0.7 # Layer utilization (%) 766system.membus.respLayer1.occupancy 5789000 # Layer occupancy (ticks) 767system.membus.respLayer1.utilization 3.5 # Layer utilization (%)
| 3sim_seconds 0.000180 4sim_ticks 179565500 5final_tick 179565500 6sim_freq 1000000000000 7host_inst_rate 6153 8host_op_rate 6167 9host_tick_rate 10087955 10host_mem_usage 272768 11host_seconds 17.80 12sim_insts 109528 13sim_ops 109773 14system.voltage_domain.voltage 1 15system.clk_domain.clock 1000 16system.physmem.pwrStateResidencyTicks::UNDEFINED 179565500 17system.physmem.bytes_read::cpu.inst 61184 18system.physmem.bytes_read::cpu.data 29952 19system.physmem.bytes_read::total 91136 20system.physmem.bytes_inst_read::cpu.inst 61184 21system.physmem.bytes_inst_read::total 61184 22system.physmem.num_reads::cpu.inst 956 23system.physmem.num_reads::cpu.data 468 24system.physmem.num_reads::total 1424 25system.physmem.bw_read::cpu.inst 340733604 26system.physmem.bw_read::cpu.data 166802643 27system.physmem.bw_read::total 507536247 28system.physmem.bw_inst_read::cpu.inst 340733604 29system.physmem.bw_inst_read::total 340733604 30system.physmem.bw_total::cpu.inst 340733604 31system.physmem.bw_total::cpu.data 166802643 32system.physmem.bw_total::total 507536247 33system.physmem.readReqs 1424 34system.physmem.writeReqs 0 35system.physmem.readBursts 1424 36system.physmem.writeBursts 0 37system.physmem.bytesReadDRAM 91136 38system.physmem.bytesReadWrQ 0 39system.physmem.bytesWritten 0 40system.physmem.bytesReadSys 91136 41system.physmem.bytesWrittenSys 0 42system.physmem.servicedByWrQ 0 43system.physmem.mergedWrBursts 0 44system.physmem.neitherReadNorWriteReqs 0 45system.physmem.perBankRdBursts::0 150 46system.physmem.perBankRdBursts::1 98 47system.physmem.perBankRdBursts::2 131 48system.physmem.perBankRdBursts::3 90 49system.physmem.perBankRdBursts::4 28 50system.physmem.perBankRdBursts::5 83 51system.physmem.perBankRdBursts::6 30 52system.physmem.perBankRdBursts::7 43 53system.physmem.perBankRdBursts::8 86 54system.physmem.perBankRdBursts::9 121 55system.physmem.perBankRdBursts::10 196 56system.physmem.perBankRdBursts::11 159 57system.physmem.perBankRdBursts::12 54 58system.physmem.perBankRdBursts::13 56 59system.physmem.perBankRdBursts::14 52 60system.physmem.perBankRdBursts::15 47 61system.physmem.perBankWrBursts::0 0 62system.physmem.perBankWrBursts::1 0 63system.physmem.perBankWrBursts::2 0 64system.physmem.perBankWrBursts::3 0 65system.physmem.perBankWrBursts::4 0 66system.physmem.perBankWrBursts::5 0 67system.physmem.perBankWrBursts::6 0 68system.physmem.perBankWrBursts::7 0 69system.physmem.perBankWrBursts::8 0 70system.physmem.perBankWrBursts::9 0 71system.physmem.perBankWrBursts::10 0 72system.physmem.perBankWrBursts::11 0 73system.physmem.perBankWrBursts::12 0 74system.physmem.perBankWrBursts::13 0 75system.physmem.perBankWrBursts::14 0 76system.physmem.perBankWrBursts::15 0 77system.physmem.numRdRetry 0 78system.physmem.numWrRetry 0 79system.physmem.totGap 179469000 80system.physmem.readPktSize::0 0 81system.physmem.readPktSize::1 0 82system.physmem.readPktSize::2 0 83system.physmem.readPktSize::3 0 84system.physmem.readPktSize::4 0 85system.physmem.readPktSize::5 0 86system.physmem.readPktSize::6 1424 87system.physmem.writePktSize::0 0 88system.physmem.writePktSize::1 0 89system.physmem.writePktSize::2 0 90system.physmem.writePktSize::3 0 91system.physmem.writePktSize::4 0 92system.physmem.writePktSize::5 0 93system.physmem.writePktSize::6 0 94system.physmem.rdQLenPdf::0 1213 95system.physmem.rdQLenPdf::1 196 96system.physmem.rdQLenPdf::2 15 97system.physmem.rdQLenPdf::3 0 98system.physmem.rdQLenPdf::4 0 99system.physmem.rdQLenPdf::5 0 100system.physmem.rdQLenPdf::6 0 101system.physmem.rdQLenPdf::7 0 102system.physmem.rdQLenPdf::8 0 103system.physmem.rdQLenPdf::9 0 104system.physmem.rdQLenPdf::10 0 105system.physmem.rdQLenPdf::11 0 106system.physmem.rdQLenPdf::12 0 107system.physmem.rdQLenPdf::13 0 108system.physmem.rdQLenPdf::14 0 109system.physmem.rdQLenPdf::15 0 110system.physmem.rdQLenPdf::16 0 111system.physmem.rdQLenPdf::17 0 112system.physmem.rdQLenPdf::18 0 113system.physmem.rdQLenPdf::19 0 114system.physmem.rdQLenPdf::20 0 115system.physmem.rdQLenPdf::21 0 116system.physmem.rdQLenPdf::22 0 117system.physmem.rdQLenPdf::23 0 118system.physmem.rdQLenPdf::24 0 119system.physmem.rdQLenPdf::25 0 120system.physmem.rdQLenPdf::26 0 121system.physmem.rdQLenPdf::27 0 122system.physmem.rdQLenPdf::28 0 123system.physmem.rdQLenPdf::29 0 124system.physmem.rdQLenPdf::30 0 125system.physmem.rdQLenPdf::31 0 126system.physmem.wrQLenPdf::0 0 127system.physmem.wrQLenPdf::1 0 128system.physmem.wrQLenPdf::2 0 129system.physmem.wrQLenPdf::3 0 130system.physmem.wrQLenPdf::4 0 131system.physmem.wrQLenPdf::5 0 132system.physmem.wrQLenPdf::6 0 133system.physmem.wrQLenPdf::7 0 134system.physmem.wrQLenPdf::8 0 135system.physmem.wrQLenPdf::9 0 136system.physmem.wrQLenPdf::10 0 137system.physmem.wrQLenPdf::11 0 138system.physmem.wrQLenPdf::12 0 139system.physmem.wrQLenPdf::13 0 140system.physmem.wrQLenPdf::14 0 141system.physmem.wrQLenPdf::15 0 142system.physmem.wrQLenPdf::16 0 143system.physmem.wrQLenPdf::17 0 144system.physmem.wrQLenPdf::18 0 145system.physmem.wrQLenPdf::19 0 146system.physmem.wrQLenPdf::20 0 147system.physmem.wrQLenPdf::21 0 148system.physmem.wrQLenPdf::22 0 149system.physmem.wrQLenPdf::23 0 150system.physmem.wrQLenPdf::24 0 151system.physmem.wrQLenPdf::25 0 152system.physmem.wrQLenPdf::26 0 153system.physmem.wrQLenPdf::27 0 154system.physmem.wrQLenPdf::28 0 155system.physmem.wrQLenPdf::29 0 156system.physmem.wrQLenPdf::30 0 157system.physmem.wrQLenPdf::31 0 158system.physmem.wrQLenPdf::32 0 159system.physmem.wrQLenPdf::33 0 160system.physmem.wrQLenPdf::34 0 161system.physmem.wrQLenPdf::35 0 162system.physmem.wrQLenPdf::36 0 163system.physmem.wrQLenPdf::37 0 164system.physmem.wrQLenPdf::38 0 165system.physmem.wrQLenPdf::39 0 166system.physmem.wrQLenPdf::40 0 167system.physmem.wrQLenPdf::41 0 168system.physmem.wrQLenPdf::42 0 169system.physmem.wrQLenPdf::43 0 170system.physmem.wrQLenPdf::44 0 171system.physmem.wrQLenPdf::45 0 172system.physmem.wrQLenPdf::46 0 173system.physmem.wrQLenPdf::47 0 174system.physmem.wrQLenPdf::48 0 175system.physmem.wrQLenPdf::49 0 176system.physmem.wrQLenPdf::50 0 177system.physmem.wrQLenPdf::51 0 178system.physmem.wrQLenPdf::52 0 179system.physmem.wrQLenPdf::53 0 180system.physmem.wrQLenPdf::54 0 181system.physmem.wrQLenPdf::55 0 182system.physmem.wrQLenPdf::56 0 183system.physmem.wrQLenPdf::57 0 184system.physmem.wrQLenPdf::58 0 185system.physmem.wrQLenPdf::59 0 186system.physmem.wrQLenPdf::60 0 187system.physmem.wrQLenPdf::61 0 188system.physmem.wrQLenPdf::62 0 189system.physmem.wrQLenPdf::63 0 190system.physmem.bytesPerActivate::samples 280 191system.physmem.bytesPerActivate::mean 325.028571 192system.physmem.bytesPerActivate::gmean 221.322683 193system.physmem.bytesPerActivate::stdev 282.766211 194system.physmem.bytesPerActivate::0-127 66 23.57% 23.57% 195system.physmem.bytesPerActivate::128-255 73 26.07% 49.64% 196system.physmem.bytesPerActivate::256-383 52 18.57% 68.21% 197system.physmem.bytesPerActivate::384-511 23 8.21% 76.43% 198system.physmem.bytesPerActivate::512-639 18 6.43% 82.86% 199system.physmem.bytesPerActivate::640-767 15 5.36% 88.21% 200system.physmem.bytesPerActivate::768-895 9 3.21% 91.43% 201system.physmem.bytesPerActivate::896-1023 8 2.86% 94.29% 202system.physmem.bytesPerActivate::1024-1151 16 5.71% 100.00% 203system.physmem.bytesPerActivate::total 280 204system.physmem.totQLat 18481500 205system.physmem.totMemAccLat 45181500 206system.physmem.totBusLat 7120000 207system.physmem.avgQLat 12978.58 208system.physmem.avgBusLat 5000.00 209system.physmem.avgMemAccLat 31728.58 210system.physmem.avgRdBW 507.54 211system.physmem.avgWrBW 0.00 212system.physmem.avgRdBWSys 507.54 213system.physmem.avgWrBWSys 0.00 214system.physmem.peakBW 12800.00 215system.physmem.busUtil 3.97 216system.physmem.busUtilRead 3.97 217system.physmem.busUtilWrite 0.00 218system.physmem.avgRdQLen 1.15 219system.physmem.avgWrQLen 0.00 220system.physmem.readRowHits 1142 221system.physmem.writeRowHits 0 222system.physmem.readRowHitRate 80.20 223system.physmem.writeRowHitRate nan 224system.physmem.avgGap 126031.60 225system.physmem.pageHitRate 80.20 226system.physmem_0.actEnergy 828240 227system.physmem_0.preEnergy 436425 228system.physmem_0.readEnergy 4662420 229system.physmem_0.writeEnergy 0 230system.physmem_0.refreshEnergy 14136720.000000 231system.physmem_0.actBackEnergy 11510580 232system.physmem_0.preBackEnergy 297600 233system.physmem_0.actPowerDownEnergy 64012140 234system.physmem_0.prePowerDownEnergy 5057760 235system.physmem_0.selfRefreshEnergy 0 236system.physmem_0.totalEnergy 100941885 237system.physmem_0.averagePower 562.142858 238system.physmem_0.totalIdleTime 153511750 239system.physmem_0.memoryStateTime::IDLE 126000 240system.physmem_0.memoryStateTime::REF 5980000 241system.physmem_0.memoryStateTime::SREF 0 242system.physmem_0.memoryStateTime::PRE_PDN 13167500 243system.physmem_0.memoryStateTime::ACT 19901750 244system.physmem_0.memoryStateTime::ACT_PDN 140390250 245system.physmem_1.actEnergy 1185240 246system.physmem_1.preEnergy 626175 247system.physmem_1.readEnergy 5504940 248system.physmem_1.writeEnergy 0 249system.physmem_1.refreshEnergy 14136720.000000 250system.physmem_1.actBackEnergy 12449940 251system.physmem_1.preBackEnergy 329760 252system.physmem_1.actPowerDownEnergy 64714950 253system.physmem_1.prePowerDownEnergy 3642720 254system.physmem_1.selfRefreshEnergy 0 255system.physmem_1.totalEnergy 102590445 256system.physmem_1.averagePower 571.323648 257system.physmem_1.totalIdleTime 151247750 258system.physmem_1.memoryStateTime::IDLE 223500 259system.physmem_1.memoryStateTime::REF 5980000 260system.physmem_1.memoryStateTime::SREF 0 261system.physmem_1.memoryStateTime::PRE_PDN 9481500 262system.physmem_1.memoryStateTime::ACT 21938750 263system.physmem_1.memoryStateTime::ACT_PDN 141941750 264system.pwrStateResidencyTicks::UNDEFINED 179565500 265system.cpu.branchPred.lookups 32783 266system.cpu.branchPred.condPredicted 22516 267system.cpu.branchPred.condIncorrect 2844 268system.cpu.branchPred.BTBLookups 25031 269system.cpu.branchPred.BTBHits 11486 270system.cpu.branchPred.BTBCorrect 0 271system.cpu.branchPred.BTBHitPct 45.887100 272system.cpu.branchPred.usedRAS 0 273system.cpu.branchPred.RASInCorrect 0 274system.cpu.branchPred.indirectLookups 6560 275system.cpu.branchPred.indirectHits 3275 276system.cpu.branchPred.indirectMisses 3285 277system.cpu.branchPredindirectMispredicted 1342 278system.cpu_clk_domain.clock 500 279system.cpu.dtb.read_hits 0 280system.cpu.dtb.read_misses 0 281system.cpu.dtb.read_accesses 0 282system.cpu.dtb.write_hits 0 283system.cpu.dtb.write_misses 0 284system.cpu.dtb.write_accesses 0 285system.cpu.dtb.hits 0 286system.cpu.dtb.misses 0 287system.cpu.dtb.accesses 0 288system.cpu.itb.read_hits 0 289system.cpu.itb.read_misses 0 290system.cpu.itb.read_accesses 0 291system.cpu.itb.write_hits 0 292system.cpu.itb.write_misses 0 293system.cpu.itb.write_accesses 0 294system.cpu.itb.hits 0 295system.cpu.itb.misses 0 296system.cpu.itb.accesses 0 297system.cpu.workload.numSyscalls 43 298system.cpu.pwrStateResidencyTicks::ON 179565500 299system.cpu.numCycles 359131 300system.cpu.numWorkItemsStarted 0 301system.cpu.numWorkItemsCompleted 0 302system.cpu.committedInsts 109528 303system.cpu.committedOps 109773 304system.cpu.discardedOps 8007 305system.cpu.numFetchSuspends 0 306system.cpu.cpi 3.278897 307system.cpu.ipc 0.304981 308system.cpu.op_class_0::No_OpClass 47 0.04% 0.04% 309system.cpu.op_class_0::IntAlu 67339 61.34% 61.39% 310system.cpu.op_class_0::IntMult 107 0.10% 61.48% 311system.cpu.op_class_0::IntDiv 4 0.00% 61.49% 312system.cpu.op_class_0::FloatAdd 0 0.00% 61.49% 313system.cpu.op_class_0::FloatCmp 0 0.00% 61.49% 314system.cpu.op_class_0::FloatCvt 0 0.00% 61.49% 315system.cpu.op_class_0::FloatMult 0 0.00% 61.49% 316system.cpu.op_class_0::FloatMultAcc 0 0.00% 61.49% 317system.cpu.op_class_0::FloatDiv 0 0.00% 61.49% 318system.cpu.op_class_0::FloatMisc 0 0.00% 61.49% 319system.cpu.op_class_0::FloatSqrt 0 0.00% 61.49% 320system.cpu.op_class_0::SimdAdd 0 0.00% 61.49% 321system.cpu.op_class_0::SimdAddAcc 0 0.00% 61.49% 322system.cpu.op_class_0::SimdAlu 0 0.00% 61.49% 323system.cpu.op_class_0::SimdCmp 0 0.00% 61.49% 324system.cpu.op_class_0::SimdCvt 0 0.00% 61.49% 325system.cpu.op_class_0::SimdMisc 0 0.00% 61.49% 326system.cpu.op_class_0::SimdMult 0 0.00% 61.49% 327system.cpu.op_class_0::SimdMultAcc 0 0.00% 61.49% 328system.cpu.op_class_0::SimdShift 0 0.00% 61.49% 329system.cpu.op_class_0::SimdShiftAcc 0 0.00% 61.49% 330system.cpu.op_class_0::SimdSqrt 0 0.00% 61.49% 331system.cpu.op_class_0::SimdFloatAdd 0 0.00% 61.49% 332system.cpu.op_class_0::SimdFloatAlu 0 0.00% 61.49% 333system.cpu.op_class_0::SimdFloatCmp 0 0.00% 61.49% 334system.cpu.op_class_0::SimdFloatCvt 0 0.00% 61.49% 335system.cpu.op_class_0::SimdFloatDiv 0 0.00% 61.49% 336system.cpu.op_class_0::SimdFloatMisc 0 0.00% 61.49% 337system.cpu.op_class_0::SimdFloatMult 0 0.00% 61.49% 338system.cpu.op_class_0::SimdFloatMultAcc 0 0.00% 61.49% 339system.cpu.op_class_0::SimdFloatSqrt 0 0.00% 61.49% 340system.cpu.op_class_0::MemRead 25597 23.32% 84.81% 341system.cpu.op_class_0::MemWrite 16667 15.18% 99.99% 342system.cpu.op_class_0::FloatMemRead 0 0.00% 99.99% 343system.cpu.op_class_0::FloatMemWrite 12 0.01% 100.00% 344system.cpu.op_class_0::IprAccess 0 0.00% 100.00% 345system.cpu.op_class_0::InstPrefetch 0 0.00% 100.00% 346system.cpu.op_class_0::total 109773 347system.cpu.tickCycles 168707 348system.cpu.idleCycles 190424 349system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 179565500 350system.cpu.dcache.tags.replacements 0 351system.cpu.dcache.tags.tagsinuse 310.080119 352system.cpu.dcache.tags.total_refs 42815 353system.cpu.dcache.tags.sampled_refs 469 354system.cpu.dcache.tags.avg_refs 91.289979 355system.cpu.dcache.tags.warmup_cycle 0 356system.cpu.dcache.tags.occ_blocks::cpu.data 310.080119 357system.cpu.dcache.tags.occ_percent::cpu.data 0.075703 358system.cpu.dcache.tags.occ_percent::total 0.075703 359system.cpu.dcache.tags.occ_task_id_blocks::1024 469 360system.cpu.dcache.tags.age_task_id_blocks_1024::0 14 361system.cpu.dcache.tags.age_task_id_blocks_1024::1 154 362system.cpu.dcache.tags.age_task_id_blocks_1024::2 301 363system.cpu.dcache.tags.occ_task_id_percent::1024 0.114502 364system.cpu.dcache.tags.tag_accesses 87381 365system.cpu.dcache.tags.data_accesses 87381 366system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 179565500 367system.cpu.dcache.ReadReq_hits::cpu.data 26260 368system.cpu.dcache.ReadReq_hits::total 26260 369system.cpu.dcache.WriteReq_hits::cpu.data 16004 370system.cpu.dcache.WriteReq_hits::total 16004 371system.cpu.dcache.LoadLockedReq_hits::cpu.data 275 372system.cpu.dcache.LoadLockedReq_hits::total 275 373system.cpu.dcache.StoreCondReq_hits::cpu.data 276 374system.cpu.dcache.StoreCondReq_hits::total 276 375system.cpu.dcache.demand_hits::cpu.data 42264 376system.cpu.dcache.demand_hits::total 42264 377system.cpu.dcache.overall_hits::cpu.data 42264 378system.cpu.dcache.overall_hits::total 42264 379system.cpu.dcache.ReadReq_misses::cpu.data 243 380system.cpu.dcache.ReadReq_misses::total 243 381system.cpu.dcache.WriteReq_misses::cpu.data 397 382system.cpu.dcache.WriteReq_misses::total 397 383system.cpu.dcache.LoadLockedReq_misses::cpu.data 1 384system.cpu.dcache.LoadLockedReq_misses::total 1 385system.cpu.dcache.demand_misses::cpu.data 640 386system.cpu.dcache.demand_misses::total 640 387system.cpu.dcache.overall_misses::cpu.data 640 388system.cpu.dcache.overall_misses::total 640 389system.cpu.dcache.ReadReq_miss_latency::cpu.data 21958000 390system.cpu.dcache.ReadReq_miss_latency::total 21958000 391system.cpu.dcache.WriteReq_miss_latency::cpu.data 31385000 392system.cpu.dcache.WriteReq_miss_latency::total 31385000 393system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 86000 394system.cpu.dcache.LoadLockedReq_miss_latency::total 86000 395system.cpu.dcache.demand_miss_latency::cpu.data 53343000 396system.cpu.dcache.demand_miss_latency::total 53343000 397system.cpu.dcache.overall_miss_latency::cpu.data 53343000 398system.cpu.dcache.overall_miss_latency::total 53343000 399system.cpu.dcache.ReadReq_accesses::cpu.data 26503 400system.cpu.dcache.ReadReq_accesses::total 26503 401system.cpu.dcache.WriteReq_accesses::cpu.data 16401 402system.cpu.dcache.WriteReq_accesses::total 16401 403system.cpu.dcache.LoadLockedReq_accesses::cpu.data 276 404system.cpu.dcache.LoadLockedReq_accesses::total 276 405system.cpu.dcache.StoreCondReq_accesses::cpu.data 276 406system.cpu.dcache.StoreCondReq_accesses::total 276 407system.cpu.dcache.demand_accesses::cpu.data 42904 408system.cpu.dcache.demand_accesses::total 42904 409system.cpu.dcache.overall_accesses::cpu.data 42904 410system.cpu.dcache.overall_accesses::total 42904 411system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.009169 412system.cpu.dcache.ReadReq_miss_rate::total 0.009169 413system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.024206 414system.cpu.dcache.WriteReq_miss_rate::total 0.024206 415system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.003623 416system.cpu.dcache.LoadLockedReq_miss_rate::total 0.003623 417system.cpu.dcache.demand_miss_rate::cpu.data 0.014917 418system.cpu.dcache.demand_miss_rate::total 0.014917 419system.cpu.dcache.overall_miss_rate::cpu.data 0.014917 420system.cpu.dcache.overall_miss_rate::total 0.014917 421system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 90362.139918 422system.cpu.dcache.ReadReq_avg_miss_latency::total 90362.139918 423system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 79055.415617 424system.cpu.dcache.WriteReq_avg_miss_latency::total 79055.415617 425system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 86000 426system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 86000 427system.cpu.dcache.demand_avg_miss_latency::cpu.data 83348.437500 428system.cpu.dcache.demand_avg_miss_latency::total 83348.437500 429system.cpu.dcache.overall_avg_miss_latency::cpu.data 83348.437500 430system.cpu.dcache.overall_avg_miss_latency::total 83348.437500 431system.cpu.dcache.blocked_cycles::no_mshrs 0 432system.cpu.dcache.blocked_cycles::no_targets 0 433system.cpu.dcache.blocked::no_mshrs 0 434system.cpu.dcache.blocked::no_targets 0 435system.cpu.dcache.avg_blocked_cycles::no_mshrs nan 436system.cpu.dcache.avg_blocked_cycles::no_targets nan 437system.cpu.dcache.ReadReq_mshr_hits::cpu.data 2 438system.cpu.dcache.ReadReq_mshr_hits::total 2 439system.cpu.dcache.WriteReq_mshr_hits::cpu.data 170 440system.cpu.dcache.WriteReq_mshr_hits::total 170 441system.cpu.dcache.demand_mshr_hits::cpu.data 172 442system.cpu.dcache.demand_mshr_hits::total 172 443system.cpu.dcache.overall_mshr_hits::cpu.data 172 444system.cpu.dcache.overall_mshr_hits::total 172 445system.cpu.dcache.ReadReq_mshr_misses::cpu.data 241 446system.cpu.dcache.ReadReq_mshr_misses::total 241 447system.cpu.dcache.WriteReq_mshr_misses::cpu.data 227 448system.cpu.dcache.WriteReq_mshr_misses::total 227 449system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 1 450system.cpu.dcache.LoadLockedReq_mshr_misses::total 1 451system.cpu.dcache.demand_mshr_misses::cpu.data 468 452system.cpu.dcache.demand_mshr_misses::total 468 453system.cpu.dcache.overall_mshr_misses::cpu.data 468 454system.cpu.dcache.overall_mshr_misses::total 468 455system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 21550000 456system.cpu.dcache.ReadReq_mshr_miss_latency::total 21550000 457system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 18862000 458system.cpu.dcache.WriteReq_mshr_miss_latency::total 18862000 459system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 85000 460system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 85000 461system.cpu.dcache.demand_mshr_miss_latency::cpu.data 40412000 462system.cpu.dcache.demand_mshr_miss_latency::total 40412000 463system.cpu.dcache.overall_mshr_miss_latency::cpu.data 40412000 464system.cpu.dcache.overall_mshr_miss_latency::total 40412000 465system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.009093 466system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.009093 467system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.013841 468system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.013841 469system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.003623 470system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.003623 471system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.010908 472system.cpu.dcache.demand_mshr_miss_rate::total 0.010908 473system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.010908 474system.cpu.dcache.overall_mshr_miss_rate::total 0.010908 475system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 89419.087137 476system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89419.087137 477system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 83092.511013 478system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83092.511013 479system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 85000 480system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 85000 481system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 86350.427350 482system.cpu.dcache.demand_avg_mshr_miss_latency::total 86350.427350 483system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 86350.427350 484system.cpu.dcache.overall_avg_mshr_miss_latency::total 86350.427350 485system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 179565500 486system.cpu.icache.tags.replacements 94 487system.cpu.icache.tags.tagsinuse 510.977523 488system.cpu.icache.tags.total_refs 44413 489system.cpu.icache.tags.sampled_refs 963 490system.cpu.icache.tags.avg_refs 46.119418 491system.cpu.icache.tags.warmup_cycle 0 492system.cpu.icache.tags.occ_blocks::cpu.inst 510.977523 493system.cpu.icache.tags.occ_percent::cpu.inst 0.249501 494system.cpu.icache.tags.occ_percent::total 0.249501 495system.cpu.icache.tags.occ_task_id_blocks::1024 869 496system.cpu.icache.tags.age_task_id_blocks_1024::0 52 497system.cpu.icache.tags.age_task_id_blocks_1024::1 441 498system.cpu.icache.tags.age_task_id_blocks_1024::2 376 499system.cpu.icache.tags.occ_task_id_percent::1024 0.424316 500system.cpu.icache.tags.tag_accesses 91717 501system.cpu.icache.tags.data_accesses 91717 502system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 179565500 503system.cpu.icache.ReadReq_hits::cpu.inst 44413 504system.cpu.icache.ReadReq_hits::total 44413 505system.cpu.icache.demand_hits::cpu.inst 44413 506system.cpu.icache.demand_hits::total 44413 507system.cpu.icache.overall_hits::cpu.inst 44413 508system.cpu.icache.overall_hits::total 44413 509system.cpu.icache.ReadReq_misses::cpu.inst 964 510system.cpu.icache.ReadReq_misses::total 964 511system.cpu.icache.demand_misses::cpu.inst 964 512system.cpu.icache.demand_misses::total 964 513system.cpu.icache.overall_misses::cpu.inst 964 514system.cpu.icache.overall_misses::total 964 515system.cpu.icache.ReadReq_miss_latency::cpu.inst 80523500 516system.cpu.icache.ReadReq_miss_latency::total 80523500 517system.cpu.icache.demand_miss_latency::cpu.inst 80523500 518system.cpu.icache.demand_miss_latency::total 80523500 519system.cpu.icache.overall_miss_latency::cpu.inst 80523500 520system.cpu.icache.overall_miss_latency::total 80523500 521system.cpu.icache.ReadReq_accesses::cpu.inst 45377 522system.cpu.icache.ReadReq_accesses::total 45377 523system.cpu.icache.demand_accesses::cpu.inst 45377 524system.cpu.icache.demand_accesses::total 45377 525system.cpu.icache.overall_accesses::cpu.inst 45377 526system.cpu.icache.overall_accesses::total 45377 527system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.021244 528system.cpu.icache.ReadReq_miss_rate::total 0.021244 529system.cpu.icache.demand_miss_rate::cpu.inst 0.021244 530system.cpu.icache.demand_miss_rate::total 0.021244 531system.cpu.icache.overall_miss_rate::cpu.inst 0.021244 532system.cpu.icache.overall_miss_rate::total 0.021244 533system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 83530.601660 534system.cpu.icache.ReadReq_avg_miss_latency::total 83530.601660 535system.cpu.icache.demand_avg_miss_latency::cpu.inst 83530.601660 536system.cpu.icache.demand_avg_miss_latency::total 83530.601660 537system.cpu.icache.overall_avg_miss_latency::cpu.inst 83530.601660 538system.cpu.icache.overall_avg_miss_latency::total 83530.601660 539system.cpu.icache.blocked_cycles::no_mshrs 0 540system.cpu.icache.blocked_cycles::no_targets 0 541system.cpu.icache.blocked::no_mshrs 0 542system.cpu.icache.blocked::no_targets 0 543system.cpu.icache.avg_blocked_cycles::no_mshrs nan 544system.cpu.icache.avg_blocked_cycles::no_targets nan 545system.cpu.icache.writebacks::writebacks 94 546system.cpu.icache.writebacks::total 94 547system.cpu.icache.ReadReq_mshr_misses::cpu.inst 964 548system.cpu.icache.ReadReq_mshr_misses::total 964 549system.cpu.icache.demand_mshr_misses::cpu.inst 964 550system.cpu.icache.demand_mshr_misses::total 964 551system.cpu.icache.overall_mshr_misses::cpu.inst 964 552system.cpu.icache.overall_mshr_misses::total 964 553system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 79560500 554system.cpu.icache.ReadReq_mshr_miss_latency::total 79560500 555system.cpu.icache.demand_mshr_miss_latency::cpu.inst 79560500 556system.cpu.icache.demand_mshr_miss_latency::total 79560500 557system.cpu.icache.overall_mshr_miss_latency::cpu.inst 79560500 558system.cpu.icache.overall_mshr_miss_latency::total 79560500 559system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.021244 560system.cpu.icache.ReadReq_mshr_miss_rate::total 0.021244 561system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.021244 562system.cpu.icache.demand_mshr_miss_rate::total 0.021244 563system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.021244 564system.cpu.icache.overall_mshr_miss_rate::total 0.021244 565system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 82531.639004 566system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82531.639004 567system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 82531.639004 568system.cpu.icache.demand_avg_mshr_miss_latency::total 82531.639004 569system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 82531.639004 570system.cpu.icache.overall_avg_mshr_miss_latency::total 82531.639004 571system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 179565500 572system.cpu.l2cache.tags.replacements 0 573system.cpu.l2cache.tags.tagsinuse 857.419597 574system.cpu.l2cache.tags.total_refs 102 575system.cpu.l2cache.tags.sampled_refs 1424 576system.cpu.l2cache.tags.avg_refs 0.071629 577system.cpu.l2cache.tags.warmup_cycle 0 578system.cpu.l2cache.tags.occ_blocks::cpu.inst 547.599937 579system.cpu.l2cache.tags.occ_blocks::cpu.data 309.819660 580system.cpu.l2cache.tags.occ_percent::cpu.inst 0.016711 581system.cpu.l2cache.tags.occ_percent::cpu.data 0.009455 582system.cpu.l2cache.tags.occ_percent::total 0.026166 583system.cpu.l2cache.tags.occ_task_id_blocks::1024 1424 584system.cpu.l2cache.tags.age_task_id_blocks_1024::0 65 585system.cpu.l2cache.tags.age_task_id_blocks_1024::1 593 586system.cpu.l2cache.tags.age_task_id_blocks_1024::2 766 587system.cpu.l2cache.tags.occ_task_id_percent::1024 0.043457 588system.cpu.l2cache.tags.tag_accesses 13640 589system.cpu.l2cache.tags.data_accesses 13640 590system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 179565500 591system.cpu.l2cache.WritebackClean_hits::writebacks 94 592system.cpu.l2cache.WritebackClean_hits::total 94 593system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 7 594system.cpu.l2cache.ReadCleanReq_hits::total 7 595system.cpu.l2cache.ReadSharedReq_hits::cpu.data 1 596system.cpu.l2cache.ReadSharedReq_hits::total 1 597system.cpu.l2cache.demand_hits::cpu.inst 7 598system.cpu.l2cache.demand_hits::cpu.data 1 599system.cpu.l2cache.demand_hits::total 8 600system.cpu.l2cache.overall_hits::cpu.inst 7 601system.cpu.l2cache.overall_hits::cpu.data 1 602system.cpu.l2cache.overall_hits::total 8 603system.cpu.l2cache.ReadExReq_misses::cpu.data 227 604system.cpu.l2cache.ReadExReq_misses::total 227 605system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 957 606system.cpu.l2cache.ReadCleanReq_misses::total 957 607system.cpu.l2cache.ReadSharedReq_misses::cpu.data 241 608system.cpu.l2cache.ReadSharedReq_misses::total 241 609system.cpu.l2cache.demand_misses::cpu.inst 957 610system.cpu.l2cache.demand_misses::cpu.data 468 611system.cpu.l2cache.demand_misses::total 1425 612system.cpu.l2cache.overall_misses::cpu.inst 957 613system.cpu.l2cache.overall_misses::cpu.data 468 614system.cpu.l2cache.overall_misses::total 1425 615system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 18519500 616system.cpu.l2cache.ReadExReq_miss_latency::total 18519500 617system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 78041500 618system.cpu.l2cache.ReadCleanReq_miss_latency::total 78041500 619system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 21258000 620system.cpu.l2cache.ReadSharedReq_miss_latency::total 21258000 621system.cpu.l2cache.demand_miss_latency::cpu.inst 78041500 622system.cpu.l2cache.demand_miss_latency::cpu.data 39777500 623system.cpu.l2cache.demand_miss_latency::total 117819000 624system.cpu.l2cache.overall_miss_latency::cpu.inst 78041500 625system.cpu.l2cache.overall_miss_latency::cpu.data 39777500 626system.cpu.l2cache.overall_miss_latency::total 117819000 627system.cpu.l2cache.WritebackClean_accesses::writebacks 94 628system.cpu.l2cache.WritebackClean_accesses::total 94 629system.cpu.l2cache.ReadExReq_accesses::cpu.data 227 630system.cpu.l2cache.ReadExReq_accesses::total 227 631system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 964 632system.cpu.l2cache.ReadCleanReq_accesses::total 964 633system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 242 634system.cpu.l2cache.ReadSharedReq_accesses::total 242 635system.cpu.l2cache.demand_accesses::cpu.inst 964 636system.cpu.l2cache.demand_accesses::cpu.data 469 637system.cpu.l2cache.demand_accesses::total 1433 638system.cpu.l2cache.overall_accesses::cpu.inst 964 639system.cpu.l2cache.overall_accesses::cpu.data 469 640system.cpu.l2cache.overall_accesses::total 1433 641system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 642system.cpu.l2cache.ReadExReq_miss_rate::total 1 643system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.992739 644system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.992739 645system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.995868 646system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.995868 647system.cpu.l2cache.demand_miss_rate::cpu.inst 0.992739 648system.cpu.l2cache.demand_miss_rate::cpu.data 0.997868 649system.cpu.l2cache.demand_miss_rate::total 0.994417 650system.cpu.l2cache.overall_miss_rate::cpu.inst 0.992739 651system.cpu.l2cache.overall_miss_rate::cpu.data 0.997868 652system.cpu.l2cache.overall_miss_rate::total 0.994417 653system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 81583.700441 654system.cpu.l2cache.ReadExReq_avg_miss_latency::total 81583.700441 655system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 81548.066876 656system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 81548.066876 657system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 88207.468880 658system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 88207.468880 659system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 81548.066876 660system.cpu.l2cache.demand_avg_miss_latency::cpu.data 84994.658120 661system.cpu.l2cache.demand_avg_miss_latency::total 82680 662system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 81548.066876 663system.cpu.l2cache.overall_avg_miss_latency::cpu.data 84994.658120 664system.cpu.l2cache.overall_avg_miss_latency::total 82680 665system.cpu.l2cache.blocked_cycles::no_mshrs 0 666system.cpu.l2cache.blocked_cycles::no_targets 0 667system.cpu.l2cache.blocked::no_mshrs 0 668system.cpu.l2cache.blocked::no_targets 0 669system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan 670system.cpu.l2cache.avg_blocked_cycles::no_targets nan 671system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 227 672system.cpu.l2cache.ReadExReq_mshr_misses::total 227 673system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 957 674system.cpu.l2cache.ReadCleanReq_mshr_misses::total 957 675system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 241 676system.cpu.l2cache.ReadSharedReq_mshr_misses::total 241 677system.cpu.l2cache.demand_mshr_misses::cpu.inst 957 678system.cpu.l2cache.demand_mshr_misses::cpu.data 468 679system.cpu.l2cache.demand_mshr_misses::total 1425 680system.cpu.l2cache.overall_mshr_misses::cpu.inst 957 681system.cpu.l2cache.overall_mshr_misses::cpu.data 468 682system.cpu.l2cache.overall_mshr_misses::total 1425 683system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 16249500 684system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 16249500 685system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 68481500 686system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 68481500 687system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 18848000 688system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 18848000 689system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 68481500 690system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 35097500 691system.cpu.l2cache.demand_mshr_miss_latency::total 103579000 692system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 68481500 693system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 35097500 694system.cpu.l2cache.overall_mshr_miss_latency::total 103579000 695system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 696system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 697system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.992739 698system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.992739 699system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.995868 700system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.995868 701system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.992739 702system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.997868 703system.cpu.l2cache.demand_mshr_miss_rate::total 0.994417 704system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.992739 705system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.997868 706system.cpu.l2cache.overall_mshr_miss_rate::total 0.994417 707system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 71583.700441 708system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 71583.700441 709system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 71558.516196 710system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 71558.516196 711system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 78207.468880 712system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 78207.468880 713system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 71558.516196 714system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 74994.658120 715system.cpu.l2cache.demand_avg_mshr_miss_latency::total 72687.017544 716system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 71558.516196 717system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 74994.658120 718system.cpu.l2cache.overall_avg_mshr_miss_latency::total 72687.017544 719system.cpu.toL2Bus.snoop_filter.tot_requests 1527 720system.cpu.toL2Bus.snoop_filter.hit_single_requests 95 721system.cpu.toL2Bus.snoop_filter.hit_multi_requests 0 722system.cpu.toL2Bus.snoop_filter.tot_snoops 0 723system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 724system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 725system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 179565500 726system.cpu.toL2Bus.trans_dist::ReadResp 1205 727system.cpu.toL2Bus.trans_dist::WritebackClean 94 728system.cpu.toL2Bus.trans_dist::ReadExReq 227 729system.cpu.toL2Bus.trans_dist::ReadExResp 227 730system.cpu.toL2Bus.trans_dist::ReadCleanReq 964 731system.cpu.toL2Bus.trans_dist::ReadSharedReq 242 732system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2021 733system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 938 734system.cpu.toL2Bus.pkt_count::total 2959 735system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 67648 736system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 30016 737system.cpu.toL2Bus.pkt_size::total 97664 738system.cpu.toL2Bus.snoops 0 739system.cpu.toL2Bus.snoopTraffic 0 740system.cpu.toL2Bus.snoop_fanout::samples 1433 741system.cpu.toL2Bus.snoop_fanout::mean 0.000698 742system.cpu.toL2Bus.snoop_fanout::stdev 0.026417 743system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% 744system.cpu.toL2Bus.snoop_fanout::0 1432 99.93% 99.93% 745system.cpu.toL2Bus.snoop_fanout::1 1 0.07% 100.00% 746system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% 747system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% 748system.cpu.toL2Bus.snoop_fanout::min_value 0 749system.cpu.toL2Bus.snoop_fanout::max_value 1 750system.cpu.toL2Bus.snoop_fanout::total 1433 751system.cpu.toL2Bus.reqLayer0.occupancy 857500 752system.cpu.toL2Bus.reqLayer0.utilization 0.5 753system.cpu.toL2Bus.respLayer0.occupancy 1444500 754system.cpu.toL2Bus.respLayer0.utilization 0.8 755system.cpu.toL2Bus.respLayer1.occupancy 703500 756system.cpu.toL2Bus.respLayer1.utilization 0.4 757system.membus.snoop_filter.tot_requests 1424 758system.membus.snoop_filter.hit_single_requests 0 759system.membus.snoop_filter.hit_multi_requests 0 760system.membus.snoop_filter.tot_snoops 0 761system.membus.snoop_filter.hit_single_snoops 0 762system.membus.snoop_filter.hit_multi_snoops 0 763system.membus.pwrStateResidencyTicks::UNDEFINED 179565500 764system.membus.trans_dist::ReadResp 1197 765system.membus.trans_dist::ReadExReq 227 766system.membus.trans_dist::ReadExResp 227 767system.membus.trans_dist::ReadSharedReq 1197 768system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 2848 769system.membus.pkt_count::total 2848 770system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 91136 771system.membus.pkt_size::total 91136 772system.membus.snoops 0 773system.membus.snoopTraffic 0 774system.membus.snoop_fanout::samples 1424 775system.membus.snoop_fanout::mean 0 776system.membus.snoop_fanout::stdev 0 777system.membus.snoop_fanout::underflows 0 0.00% 0.00% 778system.membus.snoop_fanout::0 1424 100.00% 100.00% 779system.membus.snoop_fanout::1 0 0.00% 100.00% 780system.membus.snoop_fanout::overflows 0 0.00% 100.00% 781system.membus.snoop_fanout::min_value 0 782system.membus.snoop_fanout::max_value 0 783system.membus.snoop_fanout::total 1424 784system.membus.reqLayer0.occupancy 1641000 785system.membus.reqLayer0.utilization 0.9 786system.membus.respLayer1.occupancy 7572000 787system.membus.respLayer1.utilization 4.2
|