config.ini (9276:a5ede748a1d9) config.ini (9348:44d31345e360)
1[root]
2type=Root
3children=system
4full_system=false
5time_sync_enable=false
6time_sync_period=100000000000
7time_sync_spin_threshold=100000000
8
9[system]
10type=System
11children=cpu membus physmem
12boot_osflags=a
1[root]
2type=Root
3children=system
4full_system=false
5time_sync_enable=false
6time_sync_period=100000000000
7time_sync_spin_threshold=100000000
8
9[system]
10type=System
11children=cpu membus physmem
12boot_osflags=a
13clock=1
13clock=1000
14init_param=0
15kernel=
16load_addr_mask=1099511627775
17mem_mode=atomic
18memories=system.physmem
19num_work_ids=16
20readfile=
21symbolfile=
22work_begin_ckpt_count=0
23work_begin_cpu_id_exit=-1
24work_begin_exit_count=0
25work_cpus_ckpt_count=0
26work_end_ckpt_count=0
27work_end_exit_count=0
28work_item_id=-1
29system_port=system.membus.slave[0]
30
31[system.cpu]
32type=DerivO3CPU
14init_param=0
15kernel=
16load_addr_mask=1099511627775
17mem_mode=atomic
18memories=system.physmem
19num_work_ids=16
20readfile=
21symbolfile=
22work_begin_ckpt_count=0
23work_begin_cpu_id_exit=-1
24work_begin_exit_count=0
25work_cpus_ckpt_count=0
26work_end_ckpt_count=0
27work_end_exit_count=0
28work_item_id=-1
29system_port=system.membus.slave[0]
30
31[system.cpu]
32type=DerivO3CPU
33children=dcache dtb fuPool icache interrupts itb l2cache toL2Bus tracer workload
33children=dcache dtb fuPool icache interrupts isa itb l2cache toL2Bus tracer workload
34BTBEntries=4096
35BTBTagSize=16
36LFSTSize=1024
37LQEntries=32
38LSQCheckLoads=true
39LSQDepCheckShift=4
40RASSize=16
41SQEntries=32

--- 31 unchanged lines hidden (view full) ---

73globalHistoryBits=13
74globalPredictorSize=8192
75iewToCommitDelay=1
76iewToDecodeDelay=1
77iewToFetchDelay=1
78iewToRenameDelay=1
79instShiftAmt=2
80interrupts=system.cpu.interrupts
34BTBEntries=4096
35BTBTagSize=16
36LFSTSize=1024
37LQEntries=32
38LSQCheckLoads=true
39LSQDepCheckShift=4
40RASSize=16
41SQEntries=32

--- 31 unchanged lines hidden (view full) ---

73globalHistoryBits=13
74globalPredictorSize=8192
75iewToCommitDelay=1
76iewToDecodeDelay=1
77iewToFetchDelay=1
78iewToRenameDelay=1
79instShiftAmt=2
80interrupts=system.cpu.interrupts
81isa=system.cpu.isa
81issueToExecuteDelay=1
82issueWidth=8
83itb=system.cpu.itb
84localCtrBits=2
85localHistoryBits=11
86localHistoryTableSize=2048
87localPredictorSize=2048
88max_insts_all_threads=0

--- 35 unchanged lines hidden (view full) ---

124dcache_port=system.cpu.dcache.cpu_side
125icache_port=system.cpu.icache.cpu_side
126
127[system.cpu.dcache]
128type=BaseCache
129addr_ranges=0:18446744073709551615
130assoc=2
131block_size=64
82issueToExecuteDelay=1
83issueWidth=8
84itb=system.cpu.itb
85localCtrBits=2
86localHistoryBits=11
87localHistoryTableSize=2048
88localPredictorSize=2048
89max_insts_all_threads=0

--- 35 unchanged lines hidden (view full) ---

125dcache_port=system.cpu.dcache.cpu_side
126icache_port=system.cpu.icache.cpu_side
127
128[system.cpu.dcache]
129type=BaseCache
130addr_ranges=0:18446744073709551615
131assoc=2
132block_size=64
132clock=1
133clock=500
133forward_snoops=true
134hash_delay=1
134forward_snoops=true
135hash_delay=1
135hit_latency=1000
136hit_latency=2
136is_top_level=true
137max_miss_count=0
137is_top_level=true
138max_miss_count=0
138mshrs=10
139mshrs=4
139prefetch_on_access=false
140prefetcher=Null
141prioritizeRequests=false
142repl=Null
140prefetch_on_access=false
141prefetcher=Null
142prioritizeRequests=false
143repl=Null
143response_latency=1000
144response_latency=2
144size=262144
145subblock_size=0
146system=system
147tgts_per_mshr=20
148trace_addr=0
149two_queue=false
150write_buffers=8
151cpu_side=system.cpu.dcache_port
152mem_side=system.cpu.toL2Bus.slave[1]
153
154[system.cpu.dtb]
155type=X86TLB
156children=walker
157size=64
158walker=system.cpu.dtb.walker
159
160[system.cpu.dtb.walker]
161type=X86PagetableWalker
145size=262144
146subblock_size=0
147system=system
148tgts_per_mshr=20
149trace_addr=0
150two_queue=false
151write_buffers=8
152cpu_side=system.cpu.dcache_port
153mem_side=system.cpu.toL2Bus.slave[1]
154
155[system.cpu.dtb]
156type=X86TLB
157children=walker
158size=64
159walker=system.cpu.dtb.walker
160
161[system.cpu.dtb.walker]
162type=X86PagetableWalker
162clock=1
163clock=500
163system=system
164port=system.cpu.toL2Bus.slave[3]
165
166[system.cpu.fuPool]
167type=FUPool
168children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
169FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8
170

--- 255 unchanged lines hidden (view full) ---

426opClass=IprAccess
427opLat=3
428
429[system.cpu.icache]
430type=BaseCache
431addr_ranges=0:18446744073709551615
432assoc=2
433block_size=64
164system=system
165port=system.cpu.toL2Bus.slave[3]
166
167[system.cpu.fuPool]
168type=FUPool
169children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
170FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8
171

--- 255 unchanged lines hidden (view full) ---

427opClass=IprAccess
428opLat=3
429
430[system.cpu.icache]
431type=BaseCache
432addr_ranges=0:18446744073709551615
433assoc=2
434block_size=64
434clock=1
435clock=500
435forward_snoops=true
436hash_delay=1
436forward_snoops=true
437hash_delay=1
437hit_latency=1000
438hit_latency=2
438is_top_level=true
439max_miss_count=0
439is_top_level=true
440max_miss_count=0
440mshrs=10
441mshrs=4
441prefetch_on_access=false
442prefetcher=Null
443prioritizeRequests=false
444repl=Null
442prefetch_on_access=false
443prefetcher=Null
444prioritizeRequests=false
445repl=Null
445response_latency=1000
446response_latency=2
446size=131072
447subblock_size=0
448system=system
449tgts_per_mshr=20
450trace_addr=0
451two_queue=false
452write_buffers=8
453cpu_side=system.cpu.icache_port
454mem_side=system.cpu.toL2Bus.slave[0]
455
456[system.cpu.interrupts]
457type=X86LocalApic
447size=131072
448subblock_size=0
449system=system
450tgts_per_mshr=20
451trace_addr=0
452two_queue=false
453write_buffers=8
454cpu_side=system.cpu.icache_port
455mem_side=system.cpu.toL2Bus.slave[0]
456
457[system.cpu.interrupts]
458type=X86LocalApic
458clock=1
459clock=500
459int_latency=1000
460pio_addr=2305843009213693952
461pio_latency=100000
462system=system
463int_master=system.membus.slave[2]
464int_slave=system.membus.master[2]
465pio=system.membus.master[1]
466
460int_latency=1000
461pio_addr=2305843009213693952
462pio_latency=100000
463system=system
464int_master=system.membus.slave[2]
465int_slave=system.membus.master[2]
466pio=system.membus.master[1]
467
468[system.cpu.isa]
469type=X86ISA
470
467[system.cpu.itb]
468type=X86TLB
469children=walker
470size=64
471walker=system.cpu.itb.walker
472
473[system.cpu.itb.walker]
474type=X86PagetableWalker
471[system.cpu.itb]
472type=X86TLB
473children=walker
474size=64
475walker=system.cpu.itb.walker
476
477[system.cpu.itb.walker]
478type=X86PagetableWalker
475clock=1
479clock=500
476system=system
477port=system.cpu.toL2Bus.slave[2]
478
479[system.cpu.l2cache]
480type=BaseCache
481addr_ranges=0:18446744073709551615
480system=system
481port=system.cpu.toL2Bus.slave[2]
482
483[system.cpu.l2cache]
484type=BaseCache
485addr_ranges=0:18446744073709551615
482assoc=2
486assoc=8
483block_size=64
487block_size=64
484clock=1
488clock=500
485forward_snoops=true
486hash_delay=1
489forward_snoops=true
490hash_delay=1
487hit_latency=1000
491hit_latency=20
488is_top_level=false
489max_miss_count=0
492is_top_level=false
493max_miss_count=0
490mshrs=10
494mshrs=20
491prefetch_on_access=false
492prefetcher=Null
493prioritizeRequests=false
494repl=Null
495prefetch_on_access=false
496prefetcher=Null
497prioritizeRequests=false
498repl=Null
495response_latency=1000
499response_latency=20
496size=2097152
497subblock_size=0
498system=system
500size=2097152
501subblock_size=0
502system=system
499tgts_per_mshr=5
503tgts_per_mshr=12
500trace_addr=0
501two_queue=false
502write_buffers=8
503cpu_side=system.cpu.toL2Bus.master[0]
504mem_side=system.membus.slave[1]
505
506[system.cpu.toL2Bus]
507type=CoherentBus
508block_size=64
504trace_addr=0
505two_queue=false
506write_buffers=8
507cpu_side=system.cpu.toL2Bus.master[0]
508mem_side=system.membus.slave[1]
509
510[system.cpu.toL2Bus]
511type=CoherentBus
512block_size=64
509clock=1000
513clock=500
510header_cycles=1
511use_default_range=false
514header_cycles=1
515use_default_range=false
512width=8
516width=32
513master=system.cpu.l2cache.cpu_side
514slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port
515
516[system.cpu.tracer]
517type=ExeTracer
518
519[system.cpu.workload]
520type=LiveProcess
521cmd=hello
522cwd=
523egid=100
524env=
525errout=cerr
526euid=100
517master=system.cpu.l2cache.cpu_side
518slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port
519
520[system.cpu.tracer]
521type=ExeTracer
522
523[system.cpu.workload]
524type=LiveProcess
525cmd=hello
526cwd=
527egid=100
528env=
529errout=cerr
530euid=100
527executable=tests/test-progs/hello/bin/x86/linux/hello
531executable=/projects/pd/randd/dist/test-progs/hello/bin/x86/linux/hello
528gid=100
529input=cin
530max_stack_size=67108864
531output=cout
532pid=100
533ppid=99
534simpoint=0
535system=system

--- 5 unchanged lines hidden (view full) ---

541clock=1000
542header_cycles=1
543use_default_range=false
544width=8
545master=system.physmem.port system.cpu.interrupts.pio system.cpu.interrupts.int_slave
546slave=system.system_port system.cpu.l2cache.mem_side system.cpu.interrupts.int_master
547
548[system.physmem]
532gid=100
533input=cin
534max_stack_size=67108864
535output=cout
536pid=100
537ppid=99
538simpoint=0
539system=system

--- 5 unchanged lines hidden (view full) ---

545clock=1000
546header_cycles=1
547use_default_range=false
548width=8
549master=system.physmem.port system.cpu.interrupts.pio system.cpu.interrupts.int_slave
550slave=system.system_port system.cpu.l2cache.mem_side system.cpu.interrupts.int_master
551
552[system.physmem]
549type=SimpleMemory
550bandwidth=73.000000
551clock=1
553type=SimpleDRAM
554addr_mapping=openmap
555banks_per_rank=8
556clock=1000
552conf_table_reported=false
553in_addr_map=true
557conf_table_reported=false
558in_addr_map=true
554latency=30000
555latency_var=0
559lines_per_rowbuffer=64
560mem_sched_policy=fcfs
556null=false
561null=false
562page_policy=open
557range=0:134217727
563range=0:134217727
564ranks_per_channel=2
565read_buffer_size=32
566tBURST=4000
567tCL=14000
568tRCD=14000
569tREFI=7800000
570tRFC=300000
571tRP=14000
572tWTR=1000
573write_buffer_size=32
574write_thresh_perc=70
558zero=false
559port=system.membus.master[0]
560
575zero=false
576port=system.membus.master[0]
577