Cross Reference: /gem5/tests/quick/se/00.hello/ref/x86/linux/o3-timing/config.ini

Deleted Added

sdiff udiff text old ( 10798:74e3c7359393 ) new ( 10901:8cfa8dac39fe )

full compact

config.ini (10798:74e3c7359393)	config.ini (10901:8cfa8dac39fe)
1[root] 2type=Root 3children=system 4eventq_index=0 5full_system=false 6sim_quantum=0 7time_sync_enable=false 8time_sync_period=100000000000 9time_sync_spin_threshold=100000000 10 11[system] 12type=System 13children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain 14boot_osflags=a 15cache_line_size=64 16clk_domain=system.clk_domain 17eventq_index=0 18init_param=0 19kernel= 20kernel_addr_check=true 21load_addr_mask=1099511627775 22load_offset=0 23mem_mode=timing 24mem_ranges= 25memories=system.physmem 26mmap_using_noreserve=false 27num_work_ids=16 28readfile= 29symbolfile= 30work_begin_ckpt_count=0 31work_begin_cpu_id_exit=-1 32work_begin_exit_count=0 33work_cpus_ckpt_count=0 34work_end_ckpt_count=0 35work_end_exit_count=0 36work_item_id=-1 37system_port=system.membus.slave[0] 38 39[system.clk_domain] 40type=SrcClockDomain 41clock=1000 42domain_id=-1 43eventq_index=0 44init_perf_level=0 45voltage_domain=system.voltage_domain 46 47[system.cpu] 48type=DerivO3CPU 49children=apic_clk_domain branchPred dcache dtb fuPool icache interrupts isa itb l2cache toL2Bus tracer workload 50LFSTSize=1024 51LQEntries=32 52LSQCheckLoads=true 53LSQDepCheckShift=4 54SQEntries=32 55SSITSize=1024 56activity=0 57backComSize=5 58branchPred=system.cpu.branchPred 59cachePorts=200 60checker=Null 61clk_domain=system.cpu_clk_domain 62commitToDecodeDelay=1 63commitToFetchDelay=1 64commitToIEWDelay=1 65commitToRenameDelay=1 66commitWidth=8 67cpu_id=0 68decodeToFetchDelay=1 69decodeToRenameDelay=1 70decodeWidth=8 71dispatchWidth=8 72do_checkpoint_insts=true 73do_quiesce=true 74do_statistics_insts=true 75dtb=system.cpu.dtb 76eventq_index=0 77fetchBufferSize=64 78fetchQueueSize=32 79fetchToDecodeDelay=1 80fetchTrapLatency=1 81fetchWidth=8 82forwardComSize=5 83fuPool=system.cpu.fuPool 84function_trace=false 85function_trace_start=0 86iewToCommitDelay=1 87iewToDecodeDelay=1 88iewToFetchDelay=1 89iewToRenameDelay=1 90interrupts=system.cpu.interrupts 91isa=system.cpu.isa 92issueToExecuteDelay=1 93issueWidth=8 94itb=system.cpu.itb 95max_insts_all_threads=0 96max_insts_any_thread=0 97max_loads_all_threads=0 98max_loads_any_thread=0 99needsTSO=true 100numIQEntries=64 101numPhysCCRegs=1280 102numPhysFloatRegs=256 103numPhysIntRegs=256 104numROBEntries=192 105numRobs=1 106numThreads=1 107profile=0 108progress_interval=0 109renameToDecodeDelay=1 110renameToFetchDelay=1 111renameToIEWDelay=2 112renameToROBDelay=1 113renameWidth=8 114simpoint_start_insts= 115smtCommitPolicy=RoundRobin 116smtFetchPolicy=SingleThread 117smtIQPolicy=Partitioned 118smtIQThreshold=100 119smtLSQPolicy=Partitioned 120smtLSQThreshold=100 121smtNumFetchingThreads=1 122smtROBPolicy=Partitioned 123smtROBThreshold=100 124socket_id=0 125squashWidth=8 126store_set_clear_period=250000 127switched_out=false 128system=system 129tracer=system.cpu.tracer 130trapLatency=13 131wbWidth=8 132workload=system.cpu.workload 133dcache_port=system.cpu.dcache.cpu_side 134icache_port=system.cpu.icache.cpu_side 135 136[system.cpu.apic_clk_domain] 137type=DerivedClockDomain 138clk_divider=16 139clk_domain=system.cpu_clk_domain 140eventq_index=0 141 142[system.cpu.branchPred] 143type=TournamentBP 144BTBEntries=4096 145BTBTagSize=16 146RASSize=16 147choiceCtrBits=2 148choicePredictorSize=8192 149eventq_index=0 150globalCtrBits=2 151globalPredictorSize=8192 152instShiftAmt=2 153localCtrBits=2 154localHistoryTableSize=2048 155localPredictorSize=2048 156numThreads=1 157 158[system.cpu.dcache] 159type=BaseCache 160children=tags 161addr_ranges=0:18446744073709551615 162assoc=2 163clk_domain=system.cpu_clk_domain 164demand_mshr_reserve=1 165eventq_index=0 166forward_snoops=true 167hit_latency=2	1[root] 2type=Root 3children=system 4eventq_index=0 5full_system=false 6sim_quantum=0 7time_sync_enable=false 8time_sync_period=100000000000 9time_sync_spin_threshold=100000000 10 11[system] 12type=System 13children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain 14boot_osflags=a 15cache_line_size=64 16clk_domain=system.clk_domain 17eventq_index=0 18init_param=0 19kernel= 20kernel_addr_check=true 21load_addr_mask=1099511627775 22load_offset=0 23mem_mode=timing 24mem_ranges= 25memories=system.physmem 26mmap_using_noreserve=false 27num_work_ids=16 28readfile= 29symbolfile= 30work_begin_ckpt_count=0 31work_begin_cpu_id_exit=-1 32work_begin_exit_count=0 33work_cpus_ckpt_count=0 34work_end_ckpt_count=0 35work_end_exit_count=0 36work_item_id=-1 37system_port=system.membus.slave[0] 38 39[system.clk_domain] 40type=SrcClockDomain 41clock=1000 42domain_id=-1 43eventq_index=0 44init_perf_level=0 45voltage_domain=system.voltage_domain 46 47[system.cpu] 48type=DerivO3CPU 49children=apic_clk_domain branchPred dcache dtb fuPool icache interrupts isa itb l2cache toL2Bus tracer workload 50LFSTSize=1024 51LQEntries=32 52LSQCheckLoads=true 53LSQDepCheckShift=4 54SQEntries=32 55SSITSize=1024 56activity=0 57backComSize=5 58branchPred=system.cpu.branchPred 59cachePorts=200 60checker=Null 61clk_domain=system.cpu_clk_domain 62commitToDecodeDelay=1 63commitToFetchDelay=1 64commitToIEWDelay=1 65commitToRenameDelay=1 66commitWidth=8 67cpu_id=0 68decodeToFetchDelay=1 69decodeToRenameDelay=1 70decodeWidth=8 71dispatchWidth=8 72do_checkpoint_insts=true 73do_quiesce=true 74do_statistics_insts=true 75dtb=system.cpu.dtb 76eventq_index=0 77fetchBufferSize=64 78fetchQueueSize=32 79fetchToDecodeDelay=1 80fetchTrapLatency=1 81fetchWidth=8 82forwardComSize=5 83fuPool=system.cpu.fuPool 84function_trace=false 85function_trace_start=0 86iewToCommitDelay=1 87iewToDecodeDelay=1 88iewToFetchDelay=1 89iewToRenameDelay=1 90interrupts=system.cpu.interrupts 91isa=system.cpu.isa 92issueToExecuteDelay=1 93issueWidth=8 94itb=system.cpu.itb 95max_insts_all_threads=0 96max_insts_any_thread=0 97max_loads_all_threads=0 98max_loads_any_thread=0 99needsTSO=true 100numIQEntries=64 101numPhysCCRegs=1280 102numPhysFloatRegs=256 103numPhysIntRegs=256 104numROBEntries=192 105numRobs=1 106numThreads=1 107profile=0 108progress_interval=0 109renameToDecodeDelay=1 110renameToFetchDelay=1 111renameToIEWDelay=2 112renameToROBDelay=1 113renameWidth=8 114simpoint_start_insts= 115smtCommitPolicy=RoundRobin 116smtFetchPolicy=SingleThread 117smtIQPolicy=Partitioned 118smtIQThreshold=100 119smtLSQPolicy=Partitioned 120smtLSQThreshold=100 121smtNumFetchingThreads=1 122smtROBPolicy=Partitioned 123smtROBThreshold=100 124socket_id=0 125squashWidth=8 126store_set_clear_period=250000 127switched_out=false 128system=system 129tracer=system.cpu.tracer 130trapLatency=13 131wbWidth=8 132workload=system.cpu.workload 133dcache_port=system.cpu.dcache.cpu_side 134icache_port=system.cpu.icache.cpu_side 135 136[system.cpu.apic_clk_domain] 137type=DerivedClockDomain 138clk_divider=16 139clk_domain=system.cpu_clk_domain 140eventq_index=0 141 142[system.cpu.branchPred] 143type=TournamentBP 144BTBEntries=4096 145BTBTagSize=16 146RASSize=16 147choiceCtrBits=2 148choicePredictorSize=8192 149eventq_index=0 150globalCtrBits=2 151globalPredictorSize=8192 152instShiftAmt=2 153localCtrBits=2 154localHistoryTableSize=2048 155localPredictorSize=2048 156numThreads=1 157 158[system.cpu.dcache] 159type=BaseCache 160children=tags 161addr_ranges=0:18446744073709551615 162assoc=2 163clk_domain=system.cpu_clk_domain 164demand_mshr_reserve=1 165eventq_index=0 166forward_snoops=true 167hit_latency=2
168is_top_level=true	168is_read_only=false
169max_miss_count=0 170mshrs=4 171prefetch_on_access=false 172prefetcher=Null 173response_latency=2 174sequential_access=false 175size=262144 176system=system 177tags=system.cpu.dcache.tags 178tgts_per_mshr=20	169max_miss_count=0 170mshrs=4 171prefetch_on_access=false 172prefetcher=Null 173response_latency=2 174sequential_access=false 175size=262144 176system=system 177tags=system.cpu.dcache.tags 178tgts_per_mshr=20
179two_queue=false
180write_buffers=8 181cpu_side=system.cpu.dcache_port 182mem_side=system.cpu.toL2Bus.slave[1] 183 184[system.cpu.dcache.tags] 185type=LRU 186assoc=2 187block_size=64 188clk_domain=system.cpu_clk_domain 189eventq_index=0 190hit_latency=2 191sequential_access=false 192size=262144 193 194[system.cpu.dtb] 195type=X86TLB 196children=walker 197eventq_index=0 198size=64 199walker=system.cpu.dtb.walker 200 201[system.cpu.dtb.walker] 202type=X86PagetableWalker 203clk_domain=system.cpu_clk_domain 204eventq_index=0 205num_squash_per_cycle=4 206system=system 207port=system.cpu.toL2Bus.slave[3] 208 209[system.cpu.fuPool] 210type=FUPool 211children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 212FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8 213eventq_index=0 214 215[system.cpu.fuPool.FUList0] 216type=FUDesc 217children=opList 218count=6 219eventq_index=0 220opList=system.cpu.fuPool.FUList0.opList 221 222[system.cpu.fuPool.FUList0.opList] 223type=OpDesc 224eventq_index=0	179write_buffers=8 180cpu_side=system.cpu.dcache_port 181mem_side=system.cpu.toL2Bus.slave[1] 182 183[system.cpu.dcache.tags] 184type=LRU 185assoc=2 186block_size=64 187clk_domain=system.cpu_clk_domain 188eventq_index=0 189hit_latency=2 190sequential_access=false 191size=262144 192 193[system.cpu.dtb] 194type=X86TLB 195children=walker 196eventq_index=0 197size=64 198walker=system.cpu.dtb.walker 199 200[system.cpu.dtb.walker] 201type=X86PagetableWalker 202clk_domain=system.cpu_clk_domain 203eventq_index=0 204num_squash_per_cycle=4 205system=system 206port=system.cpu.toL2Bus.slave[3] 207 208[system.cpu.fuPool] 209type=FUPool 210children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 211FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8 212eventq_index=0 213 214[system.cpu.fuPool.FUList0] 215type=FUDesc 216children=opList 217count=6 218eventq_index=0 219opList=system.cpu.fuPool.FUList0.opList 220 221[system.cpu.fuPool.FUList0.opList] 222type=OpDesc 223eventq_index=0
225issueLat=1
226opClass=IntAlu 227opLat=1	224opClass=IntAlu 225opLat=1
	226pipelined=true
228 229[system.cpu.fuPool.FUList1] 230type=FUDesc 231children=opList0 opList1 232count=2 233eventq_index=0 234opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1 235 236[system.cpu.fuPool.FUList1.opList0] 237type=OpDesc 238eventq_index=0	227 228[system.cpu.fuPool.FUList1] 229type=FUDesc 230children=opList0 opList1 231count=2 232eventq_index=0 233opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1 234 235[system.cpu.fuPool.FUList1.opList0] 236type=OpDesc 237eventq_index=0
239issueLat=1
240opClass=IntMult 241opLat=3	238opClass=IntMult 239opLat=3
	240pipelined=true
242 243[system.cpu.fuPool.FUList1.opList1] 244type=OpDesc 245eventq_index=0	241 242[system.cpu.fuPool.FUList1.opList1] 243type=OpDesc 244eventq_index=0
246issueLat=19
247opClass=IntDiv	245opClass=IntDiv
248opLat=20	246opLat=1 247pipelined=false
249 250[system.cpu.fuPool.FUList2] 251type=FUDesc 252children=opList0 opList1 opList2 253count=4 254eventq_index=0 255opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1 system.cpu.fuPool.FUList2.opList2 256 257[system.cpu.fuPool.FUList2.opList0] 258type=OpDesc 259eventq_index=0	248 249[system.cpu.fuPool.FUList2] 250type=FUDesc 251children=opList0 opList1 opList2 252count=4 253eventq_index=0 254opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1 system.cpu.fuPool.FUList2.opList2 255 256[system.cpu.fuPool.FUList2.opList0] 257type=OpDesc 258eventq_index=0
260issueLat=1
261opClass=FloatAdd 262opLat=2	259opClass=FloatAdd 260opLat=2
	261pipelined=true
263 264[system.cpu.fuPool.FUList2.opList1] 265type=OpDesc 266eventq_index=0	262 263[system.cpu.fuPool.FUList2.opList1] 264type=OpDesc 265eventq_index=0
267issueLat=1
268opClass=FloatCmp 269opLat=2	266opClass=FloatCmp 267opLat=2
	268pipelined=true
270 271[system.cpu.fuPool.FUList2.opList2] 272type=OpDesc 273eventq_index=0	269 270[system.cpu.fuPool.FUList2.opList2] 271type=OpDesc 272eventq_index=0
274issueLat=1
275opClass=FloatCvt 276opLat=2	273opClass=FloatCvt 274opLat=2
	275pipelined=true
277 278[system.cpu.fuPool.FUList3] 279type=FUDesc 280children=opList0 opList1 opList2 281count=2 282eventq_index=0 283opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1 system.cpu.fuPool.FUList3.opList2 284 285[system.cpu.fuPool.FUList3.opList0] 286type=OpDesc 287eventq_index=0	276 277[system.cpu.fuPool.FUList3] 278type=FUDesc 279children=opList0 opList1 opList2 280count=2 281eventq_index=0 282opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1 system.cpu.fuPool.FUList3.opList2 283 284[system.cpu.fuPool.FUList3.opList0] 285type=OpDesc 286eventq_index=0
288issueLat=1
289opClass=FloatMult 290opLat=4	287opClass=FloatMult 288opLat=4
	289pipelined=true
291 292[system.cpu.fuPool.FUList3.opList1] 293type=OpDesc 294eventq_index=0	290 291[system.cpu.fuPool.FUList3.opList1] 292type=OpDesc 293eventq_index=0
295issueLat=12
296opClass=FloatDiv 297opLat=12	294opClass=FloatDiv 295opLat=12
	296pipelined=false
298 299[system.cpu.fuPool.FUList3.opList2] 300type=OpDesc 301eventq_index=0	297 298[system.cpu.fuPool.FUList3.opList2] 299type=OpDesc 300eventq_index=0
302issueLat=24
303opClass=FloatSqrt 304opLat=24	301opClass=FloatSqrt 302opLat=24
	303pipelined=false
305 306[system.cpu.fuPool.FUList4] 307type=FUDesc 308children=opList 309count=0 310eventq_index=0 311opList=system.cpu.fuPool.FUList4.opList 312 313[system.cpu.fuPool.FUList4.opList] 314type=OpDesc 315eventq_index=0	304 305[system.cpu.fuPool.FUList4] 306type=FUDesc 307children=opList 308count=0 309eventq_index=0 310opList=system.cpu.fuPool.FUList4.opList 311 312[system.cpu.fuPool.FUList4.opList] 313type=OpDesc 314eventq_index=0
316issueLat=1
317opClass=MemRead 318opLat=1	315opClass=MemRead 316opLat=1
	317pipelined=true
319 320[system.cpu.fuPool.FUList5] 321type=FUDesc 322children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 323count=4 324eventq_index=0 325opList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.FUList5.opList01 system.cpu.fuPool.FUList5.opList02 system.cpu.fuPool.FUList5.opList03 system.cpu.fuPool.FUList5.opList04 system.cpu.fuPool.FUList5.opList05 system.cpu.fuPool.FUList5.opList06 system.cpu.fuPool.FUList5.opList07 system.cpu.fuPool.FUList5.opList08 system.cpu.fuPool.FUList5.opList09 system.cpu.fuPool.FUList5.opList10 system.cpu.fuPool.FUList5.opList11 system.cpu.fuPool.FUList5.opList12 system.cpu.fuPool.FUList5.opList13 system.cpu.fuPool.FUList5.opList14 system.cpu.fuPool.FUList5.opList15 system.cpu.fuPool.FUList5.opList16 system.cpu.fuPool.FUList5.opList17 system.cpu.fuPool.FUList5.opList18 system.cpu.fuPool.FUList5.opList19 326 327[system.cpu.fuPool.FUList5.opList00] 328type=OpDesc 329eventq_index=0	318 319[system.cpu.fuPool.FUList5] 320type=FUDesc 321children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 322count=4 323eventq_index=0 324opList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.FUList5.opList01 system.cpu.fuPool.FUList5.opList02 system.cpu.fuPool.FUList5.opList03 system.cpu.fuPool.FUList5.opList04 system.cpu.fuPool.FUList5.opList05 system.cpu.fuPool.FUList5.opList06 system.cpu.fuPool.FUList5.opList07 system.cpu.fuPool.FUList5.opList08 system.cpu.fuPool.FUList5.opList09 system.cpu.fuPool.FUList5.opList10 system.cpu.fuPool.FUList5.opList11 system.cpu.fuPool.FUList5.opList12 system.cpu.fuPool.FUList5.opList13 system.cpu.fuPool.FUList5.opList14 system.cpu.fuPool.FUList5.opList15 system.cpu.fuPool.FUList5.opList16 system.cpu.fuPool.FUList5.opList17 system.cpu.fuPool.FUList5.opList18 system.cpu.fuPool.FUList5.opList19 325 326[system.cpu.fuPool.FUList5.opList00] 327type=OpDesc 328eventq_index=0
330issueLat=1
331opClass=SimdAdd 332opLat=1	329opClass=SimdAdd 330opLat=1
	331pipelined=true
333 334[system.cpu.fuPool.FUList5.opList01] 335type=OpDesc 336eventq_index=0	332 333[system.cpu.fuPool.FUList5.opList01] 334type=OpDesc 335eventq_index=0
337issueLat=1
338opClass=SimdAddAcc 339opLat=1	336opClass=SimdAddAcc 337opLat=1
	338pipelined=true
340 341[system.cpu.fuPool.FUList5.opList02] 342type=OpDesc 343eventq_index=0	339 340[system.cpu.fuPool.FUList5.opList02] 341type=OpDesc 342eventq_index=0
344issueLat=1
345opClass=SimdAlu 346opLat=1	343opClass=SimdAlu 344opLat=1
	345pipelined=true
347 348[system.cpu.fuPool.FUList5.opList03] 349type=OpDesc 350eventq_index=0	346 347[system.cpu.fuPool.FUList5.opList03] 348type=OpDesc 349eventq_index=0
351issueLat=1
352opClass=SimdCmp 353opLat=1	350opClass=SimdCmp 351opLat=1
	352pipelined=true
354 355[system.cpu.fuPool.FUList5.opList04] 356type=OpDesc 357eventq_index=0	353 354[system.cpu.fuPool.FUList5.opList04] 355type=OpDesc 356eventq_index=0
358issueLat=1
359opClass=SimdCvt 360opLat=1	357opClass=SimdCvt 358opLat=1
	359pipelined=true
361 362[system.cpu.fuPool.FUList5.opList05] 363type=OpDesc 364eventq_index=0	360 361[system.cpu.fuPool.FUList5.opList05] 362type=OpDesc 363eventq_index=0
365issueLat=1
366opClass=SimdMisc 367opLat=1	364opClass=SimdMisc 365opLat=1
	366pipelined=true
368 369[system.cpu.fuPool.FUList5.opList06] 370type=OpDesc 371eventq_index=0	367 368[system.cpu.fuPool.FUList5.opList06] 369type=OpDesc 370eventq_index=0
372issueLat=1
373opClass=SimdMult 374opLat=1	371opClass=SimdMult 372opLat=1
	373pipelined=true
375 376[system.cpu.fuPool.FUList5.opList07] 377type=OpDesc 378eventq_index=0	374 375[system.cpu.fuPool.FUList5.opList07] 376type=OpDesc 377eventq_index=0
379issueLat=1
380opClass=SimdMultAcc 381opLat=1	378opClass=SimdMultAcc 379opLat=1
	380pipelined=true
382 383[system.cpu.fuPool.FUList5.opList08] 384type=OpDesc 385eventq_index=0	381 382[system.cpu.fuPool.FUList5.opList08] 383type=OpDesc 384eventq_index=0
386issueLat=1
387opClass=SimdShift 388opLat=1	385opClass=SimdShift 386opLat=1
	387pipelined=true
389 390[system.cpu.fuPool.FUList5.opList09] 391type=OpDesc 392eventq_index=0	388 389[system.cpu.fuPool.FUList5.opList09] 390type=OpDesc 391eventq_index=0
393issueLat=1
394opClass=SimdShiftAcc 395opLat=1	392opClass=SimdShiftAcc 393opLat=1
	394pipelined=true
396 397[system.cpu.fuPool.FUList5.opList10] 398type=OpDesc 399eventq_index=0	395 396[system.cpu.fuPool.FUList5.opList10] 397type=OpDesc 398eventq_index=0
400issueLat=1
401opClass=SimdSqrt 402opLat=1	399opClass=SimdSqrt 400opLat=1
	401pipelined=true
403 404[system.cpu.fuPool.FUList5.opList11] 405type=OpDesc 406eventq_index=0	402 403[system.cpu.fuPool.FUList5.opList11] 404type=OpDesc 405eventq_index=0
407issueLat=1
408opClass=SimdFloatAdd 409opLat=1	406opClass=SimdFloatAdd 407opLat=1
	408pipelined=true
410 411[system.cpu.fuPool.FUList5.opList12] 412type=OpDesc 413eventq_index=0	409 410[system.cpu.fuPool.FUList5.opList12] 411type=OpDesc 412eventq_index=0
414issueLat=1
415opClass=SimdFloatAlu 416opLat=1	413opClass=SimdFloatAlu 414opLat=1
	415pipelined=true
417 418[system.cpu.fuPool.FUList5.opList13] 419type=OpDesc 420eventq_index=0	416 417[system.cpu.fuPool.FUList5.opList13] 418type=OpDesc 419eventq_index=0
421issueLat=1
422opClass=SimdFloatCmp 423opLat=1	420opClass=SimdFloatCmp 421opLat=1
	422pipelined=true
424 425[system.cpu.fuPool.FUList5.opList14] 426type=OpDesc 427eventq_index=0	423 424[system.cpu.fuPool.FUList5.opList14] 425type=OpDesc 426eventq_index=0
428issueLat=1
429opClass=SimdFloatCvt 430opLat=1	427opClass=SimdFloatCvt 428opLat=1
	429pipelined=true
431 432[system.cpu.fuPool.FUList5.opList15] 433type=OpDesc 434eventq_index=0	430 431[system.cpu.fuPool.FUList5.opList15] 432type=OpDesc 433eventq_index=0
435issueLat=1
436opClass=SimdFloatDiv 437opLat=1	434opClass=SimdFloatDiv 435opLat=1
	436pipelined=true
438 439[system.cpu.fuPool.FUList5.opList16] 440type=OpDesc 441eventq_index=0	437 438[system.cpu.fuPool.FUList5.opList16] 439type=OpDesc 440eventq_index=0
442issueLat=1
443opClass=SimdFloatMisc 444opLat=1	441opClass=SimdFloatMisc 442opLat=1
	443pipelined=true
445 446[system.cpu.fuPool.FUList5.opList17] 447type=OpDesc 448eventq_index=0	444 445[system.cpu.fuPool.FUList5.opList17] 446type=OpDesc 447eventq_index=0
449issueLat=1
450opClass=SimdFloatMult 451opLat=1	448opClass=SimdFloatMult 449opLat=1
	450pipelined=true
452 453[system.cpu.fuPool.FUList5.opList18] 454type=OpDesc 455eventq_index=0	451 452[system.cpu.fuPool.FUList5.opList18] 453type=OpDesc 454eventq_index=0
456issueLat=1
457opClass=SimdFloatMultAcc 458opLat=1	455opClass=SimdFloatMultAcc 456opLat=1
	457pipelined=true
459 460[system.cpu.fuPool.FUList5.opList19] 461type=OpDesc 462eventq_index=0	458 459[system.cpu.fuPool.FUList5.opList19] 460type=OpDesc 461eventq_index=0
463issueLat=1
464opClass=SimdFloatSqrt 465opLat=1	462opClass=SimdFloatSqrt 463opLat=1
	464pipelined=true
466 467[system.cpu.fuPool.FUList6] 468type=FUDesc 469children=opList 470count=0 471eventq_index=0 472opList=system.cpu.fuPool.FUList6.opList 473 474[system.cpu.fuPool.FUList6.opList] 475type=OpDesc 476eventq_index=0	465 466[system.cpu.fuPool.FUList6] 467type=FUDesc 468children=opList 469count=0 470eventq_index=0 471opList=system.cpu.fuPool.FUList6.opList 472 473[system.cpu.fuPool.FUList6.opList] 474type=OpDesc 475eventq_index=0
477issueLat=1
478opClass=MemWrite 479opLat=1	476opClass=MemWrite 477opLat=1
	478pipelined=true
480 481[system.cpu.fuPool.FUList7] 482type=FUDesc 483children=opList0 opList1 484count=4 485eventq_index=0 486opList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FUList7.opList1 487 488[system.cpu.fuPool.FUList7.opList0] 489type=OpDesc 490eventq_index=0	479 480[system.cpu.fuPool.FUList7] 481type=FUDesc 482children=opList0 opList1 483count=4 484eventq_index=0 485opList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FUList7.opList1 486 487[system.cpu.fuPool.FUList7.opList0] 488type=OpDesc 489eventq_index=0
491issueLat=1
492opClass=MemRead 493opLat=1	490opClass=MemRead 491opLat=1
	492pipelined=true
494 495[system.cpu.fuPool.FUList7.opList1] 496type=OpDesc 497eventq_index=0	493 494[system.cpu.fuPool.FUList7.opList1] 495type=OpDesc 496eventq_index=0
498issueLat=1
499opClass=MemWrite 500opLat=1	497opClass=MemWrite 498opLat=1
	499pipelined=true
501 502[system.cpu.fuPool.FUList8] 503type=FUDesc 504children=opList 505count=1 506eventq_index=0 507opList=system.cpu.fuPool.FUList8.opList 508 509[system.cpu.fuPool.FUList8.opList] 510type=OpDesc 511eventq_index=0	500 501[system.cpu.fuPool.FUList8] 502type=FUDesc 503children=opList 504count=1 505eventq_index=0 506opList=system.cpu.fuPool.FUList8.opList 507 508[system.cpu.fuPool.FUList8.opList] 509type=OpDesc 510eventq_index=0
512issueLat=3
513opClass=IprAccess 514opLat=3	511opClass=IprAccess 512opLat=3
	513pipelined=false
515 516[system.cpu.icache] 517type=BaseCache 518children=tags 519addr_ranges=0:18446744073709551615 520assoc=2 521clk_domain=system.cpu_clk_domain 522demand_mshr_reserve=1 523eventq_index=0 524forward_snoops=true 525hit_latency=2	514 515[system.cpu.icache] 516type=BaseCache 517children=tags 518addr_ranges=0:18446744073709551615 519assoc=2 520clk_domain=system.cpu_clk_domain 521demand_mshr_reserve=1 522eventq_index=0 523forward_snoops=true 524hit_latency=2
526is_top_level=true	525is_read_only=true
527max_miss_count=0 528mshrs=4 529prefetch_on_access=false 530prefetcher=Null 531response_latency=2 532sequential_access=false 533size=131072 534system=system 535tags=system.cpu.icache.tags 536tgts_per_mshr=20	526max_miss_count=0 527mshrs=4 528prefetch_on_access=false 529prefetcher=Null 530response_latency=2 531sequential_access=false 532size=131072 533system=system 534tags=system.cpu.icache.tags 535tgts_per_mshr=20
537two_queue=false
538write_buffers=8 539cpu_side=system.cpu.icache_port 540mem_side=system.cpu.toL2Bus.slave[0] 541 542[system.cpu.icache.tags] 543type=LRU 544assoc=2 545block_size=64 546clk_domain=system.cpu_clk_domain 547eventq_index=0 548hit_latency=2 549sequential_access=false 550size=131072 551 552[system.cpu.interrupts] 553type=X86LocalApic 554clk_domain=system.cpu.apic_clk_domain 555eventq_index=0 556int_latency=1000 557pio_addr=2305843009213693952 558pio_latency=100000 559system=system 560int_master=system.membus.slave[2] 561int_slave=system.membus.master[2] 562pio=system.membus.master[1] 563 564[system.cpu.isa] 565type=X86ISA 566eventq_index=0 567 568[system.cpu.itb] 569type=X86TLB 570children=walker 571eventq_index=0 572size=64 573walker=system.cpu.itb.walker 574 575[system.cpu.itb.walker] 576type=X86PagetableWalker 577clk_domain=system.cpu_clk_domain 578eventq_index=0 579num_squash_per_cycle=4 580system=system 581port=system.cpu.toL2Bus.slave[2] 582 583[system.cpu.l2cache] 584type=BaseCache 585children=tags 586addr_ranges=0:18446744073709551615 587assoc=8 588clk_domain=system.cpu_clk_domain 589demand_mshr_reserve=1 590eventq_index=0 591forward_snoops=true 592hit_latency=20	536write_buffers=8 537cpu_side=system.cpu.icache_port 538mem_side=system.cpu.toL2Bus.slave[0] 539 540[system.cpu.icache.tags] 541type=LRU 542assoc=2 543block_size=64 544clk_domain=system.cpu_clk_domain 545eventq_index=0 546hit_latency=2 547sequential_access=false 548size=131072 549 550[system.cpu.interrupts] 551type=X86LocalApic 552clk_domain=system.cpu.apic_clk_domain 553eventq_index=0 554int_latency=1000 555pio_addr=2305843009213693952 556pio_latency=100000 557system=system 558int_master=system.membus.slave[2] 559int_slave=system.membus.master[2] 560pio=system.membus.master[1] 561 562[system.cpu.isa] 563type=X86ISA 564eventq_index=0 565 566[system.cpu.itb] 567type=X86TLB 568children=walker 569eventq_index=0 570size=64 571walker=system.cpu.itb.walker 572 573[system.cpu.itb.walker] 574type=X86PagetableWalker 575clk_domain=system.cpu_clk_domain 576eventq_index=0 577num_squash_per_cycle=4 578system=system 579port=system.cpu.toL2Bus.slave[2] 580 581[system.cpu.l2cache] 582type=BaseCache 583children=tags 584addr_ranges=0:18446744073709551615 585assoc=8 586clk_domain=system.cpu_clk_domain 587demand_mshr_reserve=1 588eventq_index=0 589forward_snoops=true 590hit_latency=20
593is_top_level=false	591is_read_only=false
594max_miss_count=0 595mshrs=20 596prefetch_on_access=false 597prefetcher=Null 598response_latency=20 599sequential_access=false 600size=2097152 601system=system 602tags=system.cpu.l2cache.tags 603tgts_per_mshr=12	592max_miss_count=0 593mshrs=20 594prefetch_on_access=false 595prefetcher=Null 596response_latency=20 597sequential_access=false 598size=2097152 599system=system 600tags=system.cpu.l2cache.tags 601tgts_per_mshr=12
604two_queue=false
605write_buffers=8 606cpu_side=system.cpu.toL2Bus.master[0] 607mem_side=system.membus.slave[1] 608 609[system.cpu.l2cache.tags] 610type=LRU 611assoc=8 612block_size=64 613clk_domain=system.cpu_clk_domain 614eventq_index=0 615hit_latency=20 616sequential_access=false 617size=2097152 618 619[system.cpu.toL2Bus] 620type=CoherentXBar 621clk_domain=system.cpu_clk_domain 622eventq_index=0 623forward_latency=0 624frontend_latency=1 625response_latency=1 626snoop_filter=Null 627snoop_response_latency=1 628system=system 629use_default_range=false 630width=32 631master=system.cpu.l2cache.cpu_side 632slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port 633 634[system.cpu.tracer] 635type=ExeTracer 636eventq_index=0 637 638[system.cpu.workload] 639type=LiveProcess 640cmd=hello 641cwd= 642drivers= 643egid=100 644env= 645errout=cerr 646euid=100 647eventq_index=0 648executable=/home/stever/hg/m5sim.org/gem5/tests/test-progs/hello/bin/x86/linux/hello 649gid=100 650input=cin 651kvmInSE=false 652max_stack_size=67108864 653output=cout 654pid=100 655ppid=99 656simpoint=0 657system=system 658uid=100 659useArchPT=false 660 661[system.cpu_clk_domain] 662type=SrcClockDomain 663clock=500 664domain_id=-1 665eventq_index=0 666init_perf_level=0 667voltage_domain=system.voltage_domain 668 669[system.dvfs_handler] 670type=DVFSHandler 671domains= 672enable=false 673eventq_index=0 674sys_clk_domain=system.clk_domain 675transition_latency=100000000 676 677[system.membus] 678type=CoherentXBar 679clk_domain=system.clk_domain 680eventq_index=0 681forward_latency=4 682frontend_latency=3 683response_latency=2 684snoop_filter=Null 685snoop_response_latency=4 686system=system 687use_default_range=false 688width=16 689master=system.physmem.port system.cpu.interrupts.pio system.cpu.interrupts.int_slave 690slave=system.system_port system.cpu.l2cache.mem_side system.cpu.interrupts.int_master 691 692[system.physmem] 693type=DRAMCtrl 694IDD0=0.075000 695IDD02=0.000000 696IDD2N=0.050000 697IDD2N2=0.000000 698IDD2P0=0.000000 699IDD2P02=0.000000 700IDD2P1=0.000000 701IDD2P12=0.000000 702IDD3N=0.057000 703IDD3N2=0.000000 704IDD3P0=0.000000 705IDD3P02=0.000000 706IDD3P1=0.000000 707IDD3P12=0.000000 708IDD4R=0.187000 709IDD4R2=0.000000 710IDD4W=0.165000 711IDD4W2=0.000000 712IDD5=0.220000 713IDD52=0.000000 714IDD6=0.000000 715IDD62=0.000000 716VDD=1.500000 717VDD2=0.000000 718activation_limit=4 719addr_mapping=RoRaBaCoCh 720bank_groups_per_rank=0 721banks_per_rank=8 722burst_length=8 723channels=1 724clk_domain=system.clk_domain 725conf_table_reported=true 726device_bus_width=8 727device_rowbuffer_size=1024 728device_size=536870912 729devices_per_rank=8 730dll=true 731eventq_index=0 732in_addr_map=true 733max_accesses_per_row=16 734mem_sched_policy=frfcfs 735min_writes_per_switch=16 736null=false 737page_policy=open_adaptive 738range=0:134217727 739ranks_per_channel=2 740read_buffer_size=32 741static_backend_latency=10000 742static_frontend_latency=10000 743tBURST=5000 744tCCD_L=0 745tCK=1250 746tCL=13750 747tCS=2500 748tRAS=35000 749tRCD=13750 750tREFI=7800000 751tRFC=260000 752tRP=13750 753tRRD=6000 754tRRD_L=0 755tRTP=7500 756tRTW=2500 757tWR=15000 758tWTR=7500 759tXAW=30000 760tXP=0 761tXPDLL=0 762tXS=0 763tXSDLL=0 764write_buffer_size=64 765write_high_thresh_perc=85 766write_low_thresh_perc=50 767port=system.membus.master[0] 768 769[system.voltage_domain] 770type=VoltageDomain 771eventq_index=0 772voltage=1.000000 773	602write_buffers=8 603cpu_side=system.cpu.toL2Bus.master[0] 604mem_side=system.membus.slave[1] 605 606[system.cpu.l2cache.tags] 607type=LRU 608assoc=8 609block_size=64 610clk_domain=system.cpu_clk_domain 611eventq_index=0 612hit_latency=20 613sequential_access=false 614size=2097152 615 616[system.cpu.toL2Bus] 617type=CoherentXBar 618clk_domain=system.cpu_clk_domain 619eventq_index=0 620forward_latency=0 621frontend_latency=1 622response_latency=1 623snoop_filter=Null 624snoop_response_latency=1 625system=system 626use_default_range=false 627width=32 628master=system.cpu.l2cache.cpu_side 629slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port 630 631[system.cpu.tracer] 632type=ExeTracer 633eventq_index=0 634 635[system.cpu.workload] 636type=LiveProcess 637cmd=hello 638cwd= 639drivers= 640egid=100 641env= 642errout=cerr 643euid=100 644eventq_index=0 645executable=/home/stever/hg/m5sim.org/gem5/tests/test-progs/hello/bin/x86/linux/hello 646gid=100 647input=cin 648kvmInSE=false 649max_stack_size=67108864 650output=cout 651pid=100 652ppid=99 653simpoint=0 654system=system 655uid=100 656useArchPT=false 657 658[system.cpu_clk_domain] 659type=SrcClockDomain 660clock=500 661domain_id=-1 662eventq_index=0 663init_perf_level=0 664voltage_domain=system.voltage_domain 665 666[system.dvfs_handler] 667type=DVFSHandler 668domains= 669enable=false 670eventq_index=0 671sys_clk_domain=system.clk_domain 672transition_latency=100000000 673 674[system.membus] 675type=CoherentXBar 676clk_domain=system.clk_domain 677eventq_index=0 678forward_latency=4 679frontend_latency=3 680response_latency=2 681snoop_filter=Null 682snoop_response_latency=4 683system=system 684use_default_range=false 685width=16 686master=system.physmem.port system.cpu.interrupts.pio system.cpu.interrupts.int_slave 687slave=system.system_port system.cpu.l2cache.mem_side system.cpu.interrupts.int_master 688 689[system.physmem] 690type=DRAMCtrl 691IDD0=0.075000 692IDD02=0.000000 693IDD2N=0.050000 694IDD2N2=0.000000 695IDD2P0=0.000000 696IDD2P02=0.000000 697IDD2P1=0.000000 698IDD2P12=0.000000 699IDD3N=0.057000 700IDD3N2=0.000000 701IDD3P0=0.000000 702IDD3P02=0.000000 703IDD3P1=0.000000 704IDD3P12=0.000000 705IDD4R=0.187000 706IDD4R2=0.000000 707IDD4W=0.165000 708IDD4W2=0.000000 709IDD5=0.220000 710IDD52=0.000000 711IDD6=0.000000 712IDD62=0.000000 713VDD=1.500000 714VDD2=0.000000 715activation_limit=4 716addr_mapping=RoRaBaCoCh 717bank_groups_per_rank=0 718banks_per_rank=8 719burst_length=8 720channels=1 721clk_domain=system.clk_domain 722conf_table_reported=true 723device_bus_width=8 724device_rowbuffer_size=1024 725device_size=536870912 726devices_per_rank=8 727dll=true 728eventq_index=0 729in_addr_map=true 730max_accesses_per_row=16 731mem_sched_policy=frfcfs 732min_writes_per_switch=16 733null=false 734page_policy=open_adaptive 735range=0:134217727 736ranks_per_channel=2 737read_buffer_size=32 738static_backend_latency=10000 739static_frontend_latency=10000 740tBURST=5000 741tCCD_L=0 742tCK=1250 743tCL=13750 744tCS=2500 745tRAS=35000 746tRCD=13750 747tREFI=7800000 748tRFC=260000 749tRP=13750 750tRRD=6000 751tRRD_L=0 752tRTP=7500 753tRTW=2500 754tWR=15000 755tWTR=7500 756tXAW=30000 757tXP=0 758tXPDLL=0 759tXS=0 760tXSDLL=0 761write_buffer_size=64 762write_high_thresh_perc=85 763write_low_thresh_perc=50 764port=system.membus.master[0] 765 766[system.voltage_domain] 767type=VoltageDomain 768eventq_index=0 769voltage=1.000000 770