config.ini (9885:afd9ea6101d9) | config.ini (10036:80e84beef3bb) |
---|---|
1[root] 2type=Root 3children=system | 1[root] 2type=Root 3children=system |
4eventq_index=0 |
|
4full_system=false | 5full_system=false |
6sim_quantum=0 |
|
5time_sync_enable=false 6time_sync_period=100000000000 7time_sync_spin_threshold=100000000 8 9[system] 10type=System 11children=clk_domain cpu cpu_clk_domain membus physmem voltage_domain 12boot_osflags=a 13cache_line_size=64 14clk_domain=system.clk_domain | 7time_sync_enable=false 8time_sync_period=100000000000 9time_sync_spin_threshold=100000000 10 11[system] 12type=System 13children=clk_domain cpu cpu_clk_domain membus physmem voltage_domain 14boot_osflags=a 15cache_line_size=64 16clk_domain=system.clk_domain |
17eventq_index=0 |
|
15init_param=0 16kernel= 17load_addr_mask=1099511627775 18mem_mode=atomic 19mem_ranges= 20memories=system.physmem 21num_work_ids=16 22readfile= --- 5 unchanged lines hidden (view full) --- 28work_end_ckpt_count=0 29work_end_exit_count=0 30work_item_id=-1 31system_port=system.membus.slave[0] 32 33[system.clk_domain] 34type=SrcClockDomain 35clock=1000 | 18init_param=0 19kernel= 20load_addr_mask=1099511627775 21mem_mode=atomic 22mem_ranges= 23memories=system.physmem 24num_work_ids=16 25readfile= --- 5 unchanged lines hidden (view full) --- 31work_end_ckpt_count=0 32work_end_exit_count=0 33work_item_id=-1 34system_port=system.membus.slave[0] 35 36[system.clk_domain] 37type=SrcClockDomain 38clock=1000 |
39eventq_index=0 |
|
36voltage_domain=system.voltage_domain 37 38[system.cpu] 39type=AtomicSimpleCPU 40children=dtb interrupts isa itb tracer workload 41checker=Null 42clk_domain=system.cpu_clk_domain 43cpu_id=0 44do_checkpoint_insts=true 45do_quiesce=true 46do_statistics_insts=true 47dtb=system.cpu.dtb | 40voltage_domain=system.voltage_domain 41 42[system.cpu] 43type=AtomicSimpleCPU 44children=dtb interrupts isa itb tracer workload 45checker=Null 46clk_domain=system.cpu_clk_domain 47cpu_id=0 48do_checkpoint_insts=true 49do_quiesce=true 50do_statistics_insts=true 51dtb=system.cpu.dtb |
52eventq_index=0 |
|
48fastmem=false 49function_trace=false 50function_trace_start=0 51interrupts=system.cpu.interrupts 52isa=system.cpu.isa 53itb=system.cpu.itb 54max_insts_all_threads=0 55max_insts_any_thread=0 --- 13 unchanged lines hidden (view full) --- 69tracer=system.cpu.tracer 70width=1 71workload=system.cpu.workload 72dcache_port=system.membus.slave[2] 73icache_port=system.membus.slave[1] 74 75[system.cpu.dtb] 76type=SparcTLB | 53fastmem=false 54function_trace=false 55function_trace_start=0 56interrupts=system.cpu.interrupts 57isa=system.cpu.isa 58itb=system.cpu.itb 59max_insts_all_threads=0 60max_insts_any_thread=0 --- 13 unchanged lines hidden (view full) --- 74tracer=system.cpu.tracer 75width=1 76workload=system.cpu.workload 77dcache_port=system.membus.slave[2] 78icache_port=system.membus.slave[1] 79 80[system.cpu.dtb] 81type=SparcTLB |
82eventq_index=0 |
|
77size=64 78 79[system.cpu.interrupts] 80type=SparcInterrupts | 83size=64 84 85[system.cpu.interrupts] 86type=SparcInterrupts |
87eventq_index=0 |
|
81 82[system.cpu.isa] 83type=SparcISA | 88 89[system.cpu.isa] 90type=SparcISA |
91eventq_index=0 |
|
84 85[system.cpu.itb] 86type=SparcTLB | 92 93[system.cpu.itb] 94type=SparcTLB |
95eventq_index=0 |
|
87size=64 88 89[system.cpu.tracer] 90type=ExeTracer | 96size=64 97 98[system.cpu.tracer] 99type=ExeTracer |
100eventq_index=0 |
|
91 92[system.cpu.workload] 93type=LiveProcess 94cmd=hello 95cwd= 96egid=100 97env= 98errout=cerr 99euid=100 | 101 102[system.cpu.workload] 103type=LiveProcess 104cmd=hello 105cwd= 106egid=100 107env= 108errout=cerr 109euid=100 |
100executable=/dist/m5/regression/test-progs/hello/bin/sparc/linux/hello | 110eventq_index=0 111executable=/dist/test-progs/hello/bin/sparc/linux/hello |
101gid=100 102input=cin 103max_stack_size=67108864 104output=cout 105pid=100 106ppid=99 107simpoint=0 108system=system 109uid=100 110 111[system.cpu_clk_domain] 112type=SrcClockDomain 113clock=500 | 112gid=100 113input=cin 114max_stack_size=67108864 115output=cout 116pid=100 117ppid=99 118simpoint=0 119system=system 120uid=100 121 122[system.cpu_clk_domain] 123type=SrcClockDomain 124clock=500 |
125eventq_index=0 |
|
114voltage_domain=system.voltage_domain 115 116[system.membus] 117type=CoherentBus 118clk_domain=system.clk_domain | 126voltage_domain=system.voltage_domain 127 128[system.membus] 129type=CoherentBus 130clk_domain=system.clk_domain |
131eventq_index=0 |
|
119header_cycles=1 120system=system 121use_default_range=false 122width=8 123master=system.physmem.port 124slave=system.system_port system.cpu.icache_port system.cpu.dcache_port 125 126[system.physmem] 127type=SimpleMemory 128bandwidth=73.000000 129clk_domain=system.clk_domain 130conf_table_reported=true | 132header_cycles=1 133system=system 134use_default_range=false 135width=8 136master=system.physmem.port 137slave=system.system_port system.cpu.icache_port system.cpu.dcache_port 138 139[system.physmem] 140type=SimpleMemory 141bandwidth=73.000000 142clk_domain=system.clk_domain 143conf_table_reported=true |
144eventq_index=0 |
|
131in_addr_map=true 132latency=30000 133latency_var=0 134null=false 135range=0:134217727 136port=system.membus.master[0] 137 138[system.voltage_domain] 139type=VoltageDomain | 145in_addr_map=true 146latency=30000 147latency_var=0 148null=false 149range=0:134217727 150port=system.membus.master[0] 151 152[system.voltage_domain] 153type=VoltageDomain |
154eventq_index=0 |
|
140voltage=1.000000 141 | 155voltage=1.000000 156 |