config.json (12062:d6ee16239a26) | config.json (12137:d877205ec1bc) |
---|---|
1{ 2 "name": null, 3 "sim_quantum": 0, 4 "system": { 5 "kernel": "", 6 "mmap_using_noreserve": false, 7 "kernel_addr_check": true, 8 "membus": { --- 390 unchanged lines hidden (view full) --- 399 ], 400 "errout": "cerr", 401 "useArchPT": false, 402 "egid": 100, 403 "output": "cout" 404 } 405 ], 406 "name": "cpu", | 1{ 2 "name": null, 3 "sim_quantum": 0, 4 "system": { 5 "kernel": "", 6 "mmap_using_noreserve": false, 7 "kernel_addr_check": true, 8 "membus": { --- 390 unchanged lines hidden (view full) --- 399 ], 400 "errout": "cerr", 401 "useArchPT": false, 402 "egid": 100, 403 "output": "cout" 404 } 405 ], 406 "name": "cpu", |
407 "wait_for_remote_gdb": false, |
|
407 "dtb": { 408 "name": "dtb", 409 "eventq_index": 0, 410 "cxx_class": "RiscvISA::TLB", 411 "path": "system.cpu.dtb", 412 "type": "RiscvTLB", 413 "size": 64 414 }, --- 96 unchanged lines hidden --- | 408 "dtb": { 409 "name": "dtb", 410 "eventq_index": 0, 411 "cxx_class": "RiscvISA::TLB", 412 "path": "system.cpu.dtb", 413 "type": "RiscvTLB", 414 "size": 64 415 }, --- 96 unchanged lines hidden --- |