Cross Reference: /gem5/tests/quick/se/00.hello/ref/riscv/linux/simple-timing-ruby/stats.txt

Deleted Added

sdiff udiff text old ( 11731:c473ca7cc650 ) new ( 11860:67dee11badea )

full compact

stats.txt (11731:c473ca7cc650)	stats.txt (11860:67dee11badea)
1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 0.000028 # Number of seconds simulated 4sim_ticks 27947 # Number of ticks simulated 5final_tick 27947 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000 # Frequency of simulated ticks	1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 0.000028 # Number of seconds simulated 4sim_ticks 27947 # Number of ticks simulated 5final_tick 27947 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000 # Frequency of simulated ticks
7host_inst_rate 19868 # Simulator instruction rate (inst/s) 8host_op_rate 19863 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 349695 # Simulator tick rate (ticks/s) 10host_mem_usage 390760 # Number of bytes of host memory used 11host_seconds 0.08 # Real time elapsed on the host	7host_inst_rate 89967 # Simulator instruction rate (inst/s) 8host_op_rate 89916 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 1582597 # Simulator tick rate (ticks/s) 10host_mem_usage 409032 # Number of bytes of host memory used 11host_seconds 0.02 # Real time elapsed on the host
12sim_insts 1587 # Number of instructions simulated 13sim_ops 1587 # Number of ops (including micro ops) simulated 14system.voltage_domain.voltage 1 # Voltage in Volts 15system.clk_domain.clock 1 # Clock period in ticks 16system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 27947 # Cumulative time (in ticks) in various power states 17system.mem_ctrls.bytes_read::ruby.dir_cntrl0 28032 # Number of bytes read from this memory 18system.mem_ctrls.bytes_read::total 28032 # Number of bytes read from this memory 19system.mem_ctrls.bytes_written::ruby.dir_cntrl0 27776 # Number of bytes written to this memory 20system.mem_ctrls.bytes_written::total 27776 # Number of bytes written to this memory 21system.mem_ctrls.num_reads::ruby.dir_cntrl0 438 # Number of read requests responded to by this memory 22system.mem_ctrls.num_reads::total 438 # Number of read requests responded to by this memory 23system.mem_ctrls.num_writes::ruby.dir_cntrl0 434 # Number of write requests responded to by this memory 24system.mem_ctrls.num_writes::total 434 # Number of write requests responded to by this memory 25system.mem_ctrls.bw_read::ruby.dir_cntrl0 1003041471 # Total read bandwidth from this memory (bytes/s) 26system.mem_ctrls.bw_read::total 1003041471 # Total read bandwidth from this memory (bytes/s) 27system.mem_ctrls.bw_write::ruby.dir_cntrl0 993881275 # Write bandwidth from this memory (bytes/s) 28system.mem_ctrls.bw_write::total 993881275 # Write bandwidth from this memory (bytes/s) 29system.mem_ctrls.bw_total::ruby.dir_cntrl0 1996922747 # Total bandwidth to/from this memory (bytes/s) 30system.mem_ctrls.bw_total::total 1996922747 # Total bandwidth to/from this memory (bytes/s) 31system.mem_ctrls.readReqs 438 # Number of read requests accepted 32system.mem_ctrls.writeReqs 434 # Number of write requests accepted 33system.mem_ctrls.readBursts 438 # Number of DRAM read bursts, including those serviced by the write queue 34system.mem_ctrls.writeBursts 434 # Number of DRAM write bursts, including those merged in the write queue 35system.mem_ctrls.bytesReadDRAM 15616 # Total number of bytes read from DRAM 36system.mem_ctrls.bytesReadWrQ 12416 # Total number of bytes read from write queue 37system.mem_ctrls.bytesWritten 14912 # Total number of bytes written to DRAM 38system.mem_ctrls.bytesReadSys 28032 # Total read bytes from the system interface side 39system.mem_ctrls.bytesWrittenSys 27776 # Total written bytes from the system interface side 40system.mem_ctrls.servicedByWrQ 194 # Number of DRAM read bursts serviced by the write queue 41system.mem_ctrls.mergedWrBursts 183 # Number of DRAM write bursts merged with an existing one 42system.mem_ctrls.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 43system.mem_ctrls.perBankRdBursts::0 102 # Per bank write bursts 44system.mem_ctrls.perBankRdBursts::1 69 # Per bank write bursts 45system.mem_ctrls.perBankRdBursts::2 43 # Per bank write bursts 46system.mem_ctrls.perBankRdBursts::3 30 # Per bank write bursts 47system.mem_ctrls.perBankRdBursts::4 0 # Per bank write bursts 48system.mem_ctrls.perBankRdBursts::5 0 # Per bank write bursts 49system.mem_ctrls.perBankRdBursts::6 0 # Per bank write bursts 50system.mem_ctrls.perBankRdBursts::7 0 # Per bank write bursts 51system.mem_ctrls.perBankRdBursts::8 0 # Per bank write bursts 52system.mem_ctrls.perBankRdBursts::9 0 # Per bank write bursts 53system.mem_ctrls.perBankRdBursts::10 0 # Per bank write bursts 54system.mem_ctrls.perBankRdBursts::11 0 # Per bank write bursts 55system.mem_ctrls.perBankRdBursts::12 0 # Per bank write bursts 56system.mem_ctrls.perBankRdBursts::13 0 # Per bank write bursts 57system.mem_ctrls.perBankRdBursts::14 0 # Per bank write bursts 58system.mem_ctrls.perBankRdBursts::15 0 # Per bank write bursts 59system.mem_ctrls.perBankWrBursts::0 100 # Per bank write bursts 60system.mem_ctrls.perBankWrBursts::1 62 # Per bank write bursts 61system.mem_ctrls.perBankWrBursts::2 41 # Per bank write bursts 62system.mem_ctrls.perBankWrBursts::3 30 # Per bank write bursts 63system.mem_ctrls.perBankWrBursts::4 0 # Per bank write bursts 64system.mem_ctrls.perBankWrBursts::5 0 # Per bank write bursts 65system.mem_ctrls.perBankWrBursts::6 0 # Per bank write bursts 66system.mem_ctrls.perBankWrBursts::7 0 # Per bank write bursts 67system.mem_ctrls.perBankWrBursts::8 0 # Per bank write bursts 68system.mem_ctrls.perBankWrBursts::9 0 # Per bank write bursts 69system.mem_ctrls.perBankWrBursts::10 0 # Per bank write bursts 70system.mem_ctrls.perBankWrBursts::11 0 # Per bank write bursts 71system.mem_ctrls.perBankWrBursts::12 0 # Per bank write bursts 72system.mem_ctrls.perBankWrBursts::13 0 # Per bank write bursts 73system.mem_ctrls.perBankWrBursts::14 0 # Per bank write bursts 74system.mem_ctrls.perBankWrBursts::15 0 # Per bank write bursts 75system.mem_ctrls.numRdRetry 0 # Number of times read queue was full causing retry 76system.mem_ctrls.numWrRetry 0 # Number of times write queue was full causing retry 77system.mem_ctrls.totGap 27875 # Total gap between requests 78system.mem_ctrls.readPktSize::0 0 # Read request sizes (log2) 79system.mem_ctrls.readPktSize::1 0 # Read request sizes (log2) 80system.mem_ctrls.readPktSize::2 0 # Read request sizes (log2) 81system.mem_ctrls.readPktSize::3 0 # Read request sizes (log2) 82system.mem_ctrls.readPktSize::4 0 # Read request sizes (log2) 83system.mem_ctrls.readPktSize::5 0 # Read request sizes (log2) 84system.mem_ctrls.readPktSize::6 438 # Read request sizes (log2) 85system.mem_ctrls.writePktSize::0 0 # Write request sizes (log2) 86system.mem_ctrls.writePktSize::1 0 # Write request sizes (log2) 87system.mem_ctrls.writePktSize::2 0 # Write request sizes (log2) 88system.mem_ctrls.writePktSize::3 0 # Write request sizes (log2) 89system.mem_ctrls.writePktSize::4 0 # Write request sizes (log2) 90system.mem_ctrls.writePktSize::5 0 # Write request sizes (log2) 91system.mem_ctrls.writePktSize::6 434 # Write request sizes (log2) 92system.mem_ctrls.rdQLenPdf::0 244 # What read queue length does an incoming req see 93system.mem_ctrls.rdQLenPdf::1 0 # What read queue length does an incoming req see 94system.mem_ctrls.rdQLenPdf::2 0 # What read queue length does an incoming req see 95system.mem_ctrls.rdQLenPdf::3 0 # What read queue length does an incoming req see 96system.mem_ctrls.rdQLenPdf::4 0 # What read queue length does an incoming req see 97system.mem_ctrls.rdQLenPdf::5 0 # What read queue length does an incoming req see 98system.mem_ctrls.rdQLenPdf::6 0 # What read queue length does an incoming req see 99system.mem_ctrls.rdQLenPdf::7 0 # What read queue length does an incoming req see 100system.mem_ctrls.rdQLenPdf::8 0 # What read queue length does an incoming req see 101system.mem_ctrls.rdQLenPdf::9 0 # What read queue length does an incoming req see 102system.mem_ctrls.rdQLenPdf::10 0 # What read queue length does an incoming req see 103system.mem_ctrls.rdQLenPdf::11 0 # What read queue length does an incoming req see 104system.mem_ctrls.rdQLenPdf::12 0 # What read queue length does an incoming req see 105system.mem_ctrls.rdQLenPdf::13 0 # What read queue length does an incoming req see 106system.mem_ctrls.rdQLenPdf::14 0 # What read queue length does an incoming req see 107system.mem_ctrls.rdQLenPdf::15 0 # What read queue length does an incoming req see 108system.mem_ctrls.rdQLenPdf::16 0 # What read queue length does an incoming req see 109system.mem_ctrls.rdQLenPdf::17 0 # What read queue length does an incoming req see 110system.mem_ctrls.rdQLenPdf::18 0 # What read queue length does an incoming req see 111system.mem_ctrls.rdQLenPdf::19 0 # What read queue length does an incoming req see 112system.mem_ctrls.rdQLenPdf::20 0 # What read queue length does an incoming req see 113system.mem_ctrls.rdQLenPdf::21 0 # What read queue length does an incoming req see 114system.mem_ctrls.rdQLenPdf::22 0 # What read queue length does an incoming req see 115system.mem_ctrls.rdQLenPdf::23 0 # What read queue length does an incoming req see 116system.mem_ctrls.rdQLenPdf::24 0 # What read queue length does an incoming req see 117system.mem_ctrls.rdQLenPdf::25 0 # What read queue length does an incoming req see 118system.mem_ctrls.rdQLenPdf::26 0 # What read queue length does an incoming req see 119system.mem_ctrls.rdQLenPdf::27 0 # What read queue length does an incoming req see 120system.mem_ctrls.rdQLenPdf::28 0 # What read queue length does an incoming req see 121system.mem_ctrls.rdQLenPdf::29 0 # What read queue length does an incoming req see 122system.mem_ctrls.rdQLenPdf::30 0 # What read queue length does an incoming req see 123system.mem_ctrls.rdQLenPdf::31 0 # What read queue length does an incoming req see 124system.mem_ctrls.wrQLenPdf::0 1 # What write queue length does an incoming req see 125system.mem_ctrls.wrQLenPdf::1 1 # What write queue length does an incoming req see 126system.mem_ctrls.wrQLenPdf::2 1 # What write queue length does an incoming req see 127system.mem_ctrls.wrQLenPdf::3 1 # What write queue length does an incoming req see 128system.mem_ctrls.wrQLenPdf::4 1 # What write queue length does an incoming req see 129system.mem_ctrls.wrQLenPdf::5 1 # What write queue length does an incoming req see 130system.mem_ctrls.wrQLenPdf::6 1 # What write queue length does an incoming req see 131system.mem_ctrls.wrQLenPdf::7 1 # What write queue length does an incoming req see 132system.mem_ctrls.wrQLenPdf::8 1 # What write queue length does an incoming req see 133system.mem_ctrls.wrQLenPdf::9 1 # What write queue length does an incoming req see 134system.mem_ctrls.wrQLenPdf::10 1 # What write queue length does an incoming req see 135system.mem_ctrls.wrQLenPdf::11 1 # What write queue length does an incoming req see 136system.mem_ctrls.wrQLenPdf::12 1 # What write queue length does an incoming req see 137system.mem_ctrls.wrQLenPdf::13 1 # What write queue length does an incoming req see 138system.mem_ctrls.wrQLenPdf::14 1 # What write queue length does an incoming req see 139system.mem_ctrls.wrQLenPdf::15 5 # What write queue length does an incoming req see 140system.mem_ctrls.wrQLenPdf::16 5 # What write queue length does an incoming req see 141system.mem_ctrls.wrQLenPdf::17 12 # What write queue length does an incoming req see 142system.mem_ctrls.wrQLenPdf::18 14 # What write queue length does an incoming req see 143system.mem_ctrls.wrQLenPdf::19 15 # What write queue length does an incoming req see 144system.mem_ctrls.wrQLenPdf::20 15 # What write queue length does an incoming req see 145system.mem_ctrls.wrQLenPdf::21 16 # What write queue length does an incoming req see 146system.mem_ctrls.wrQLenPdf::22 14 # What write queue length does an incoming req see 147system.mem_ctrls.wrQLenPdf::23 14 # What write queue length does an incoming req see 148system.mem_ctrls.wrQLenPdf::24 14 # What write queue length does an incoming req see 149system.mem_ctrls.wrQLenPdf::25 14 # What write queue length does an incoming req see 150system.mem_ctrls.wrQLenPdf::26 14 # What write queue length does an incoming req see 151system.mem_ctrls.wrQLenPdf::27 14 # What write queue length does an incoming req see 152system.mem_ctrls.wrQLenPdf::28 14 # What write queue length does an incoming req see 153system.mem_ctrls.wrQLenPdf::29 14 # What write queue length does an incoming req see 154system.mem_ctrls.wrQLenPdf::30 14 # What write queue length does an incoming req see 155system.mem_ctrls.wrQLenPdf::31 14 # What write queue length does an incoming req see 156system.mem_ctrls.wrQLenPdf::32 14 # What write queue length does an incoming req see 157system.mem_ctrls.wrQLenPdf::33 0 # What write queue length does an incoming req see 158system.mem_ctrls.wrQLenPdf::34 0 # What write queue length does an incoming req see 159system.mem_ctrls.wrQLenPdf::35 0 # What write queue length does an incoming req see 160system.mem_ctrls.wrQLenPdf::36 0 # What write queue length does an incoming req see 161system.mem_ctrls.wrQLenPdf::37 0 # What write queue length does an incoming req see 162system.mem_ctrls.wrQLenPdf::38 0 # What write queue length does an incoming req see 163system.mem_ctrls.wrQLenPdf::39 0 # What write queue length does an incoming req see 164system.mem_ctrls.wrQLenPdf::40 0 # What write queue length does an incoming req see 165system.mem_ctrls.wrQLenPdf::41 0 # What write queue length does an incoming req see 166system.mem_ctrls.wrQLenPdf::42 0 # What write queue length does an incoming req see 167system.mem_ctrls.wrQLenPdf::43 0 # What write queue length does an incoming req see 168system.mem_ctrls.wrQLenPdf::44 0 # What write queue length does an incoming req see 169system.mem_ctrls.wrQLenPdf::45 0 # What write queue length does an incoming req see 170system.mem_ctrls.wrQLenPdf::46 0 # What write queue length does an incoming req see 171system.mem_ctrls.wrQLenPdf::47 0 # What write queue length does an incoming req see 172system.mem_ctrls.wrQLenPdf::48 0 # What write queue length does an incoming req see 173system.mem_ctrls.wrQLenPdf::49 0 # What write queue length does an incoming req see 174system.mem_ctrls.wrQLenPdf::50 0 # What write queue length does an incoming req see 175system.mem_ctrls.wrQLenPdf::51 0 # What write queue length does an incoming req see 176system.mem_ctrls.wrQLenPdf::52 0 # What write queue length does an incoming req see 177system.mem_ctrls.wrQLenPdf::53 0 # What write queue length does an incoming req see 178system.mem_ctrls.wrQLenPdf::54 0 # What write queue length does an incoming req see 179system.mem_ctrls.wrQLenPdf::55 0 # What write queue length does an incoming req see 180system.mem_ctrls.wrQLenPdf::56 0 # What write queue length does an incoming req see 181system.mem_ctrls.wrQLenPdf::57 0 # What write queue length does an incoming req see 182system.mem_ctrls.wrQLenPdf::58 0 # What write queue length does an incoming req see 183system.mem_ctrls.wrQLenPdf::59 0 # What write queue length does an incoming req see 184system.mem_ctrls.wrQLenPdf::60 0 # What write queue length does an incoming req see 185system.mem_ctrls.wrQLenPdf::61 0 # What write queue length does an incoming req see 186system.mem_ctrls.wrQLenPdf::62 0 # What write queue length does an incoming req see 187system.mem_ctrls.wrQLenPdf::63 0 # What write queue length does an incoming req see 188system.mem_ctrls.bytesPerActivate::samples 35 # Bytes accessed per row activation 189system.mem_ctrls.bytesPerActivate::mean 835.657143 # Bytes accessed per row activation 190system.mem_ctrls.bytesPerActivate::gmean 690.201292 # Bytes accessed per row activation 191system.mem_ctrls.bytesPerActivate::stdev 331.080756 # Bytes accessed per row activation 192system.mem_ctrls.bytesPerActivate::0-127 2 5.71% 5.71% # Bytes accessed per row activation 193system.mem_ctrls.bytesPerActivate::128-255 2 5.71% 11.43% # Bytes accessed per row activation 194system.mem_ctrls.bytesPerActivate::256-383 1 2.86% 14.29% # Bytes accessed per row activation 195system.mem_ctrls.bytesPerActivate::384-511 1 2.86% 17.14% # Bytes accessed per row activation 196system.mem_ctrls.bytesPerActivate::512-639 1 2.86% 20.00% # Bytes accessed per row activation 197system.mem_ctrls.bytesPerActivate::640-767 3 8.57% 28.57% # Bytes accessed per row activation 198system.mem_ctrls.bytesPerActivate::1024-1151 25 71.43% 100.00% # Bytes accessed per row activation 199system.mem_ctrls.bytesPerActivate::total 35 # Bytes accessed per row activation 200system.mem_ctrls.rdPerTurnAround::samples 14 # Reads before turning the bus around for writes 201system.mem_ctrls.rdPerTurnAround::mean 17.285714 # Reads before turning the bus around for writes 202system.mem_ctrls.rdPerTurnAround::gmean 16.736288 # Reads before turning the bus around for writes 203system.mem_ctrls.rdPerTurnAround::stdev 5.580579 # Reads before turning the bus around for writes 204system.mem_ctrls.rdPerTurnAround::12-13 1 7.14% 7.14% # Reads before turning the bus around for writes 205system.mem_ctrls.rdPerTurnAround::14-15 4 28.57% 35.71% # Reads before turning the bus around for writes 206system.mem_ctrls.rdPerTurnAround::16-17 7 50.00% 85.71% # Reads before turning the bus around for writes 207system.mem_ctrls.rdPerTurnAround::18-19 1 7.14% 92.86% # Reads before turning the bus around for writes 208system.mem_ctrls.rdPerTurnAround::36-37 1 7.14% 100.00% # Reads before turning the bus around for writes 209system.mem_ctrls.rdPerTurnAround::total 14 # Reads before turning the bus around for writes 210system.mem_ctrls.wrPerTurnAround::samples 14 # Writes before turning the bus around for reads 211system.mem_ctrls.wrPerTurnAround::mean 16.642857 # Writes before turning the bus around for reads 212system.mem_ctrls.wrPerTurnAround::gmean 16.611629 # Writes before turning the bus around for reads 213system.mem_ctrls.wrPerTurnAround::stdev 1.081818 # Writes before turning the bus around for reads 214system.mem_ctrls.wrPerTurnAround::16 10 71.43% 71.43% # Writes before turning the bus around for reads 215system.mem_ctrls.wrPerTurnAround::18 3 21.43% 92.86% # Writes before turning the bus around for reads 216system.mem_ctrls.wrPerTurnAround::19 1 7.14% 100.00% # Writes before turning the bus around for reads 217system.mem_ctrls.wrPerTurnAround::total 14 # Writes before turning the bus around for reads 218system.mem_ctrls.totQLat 2979 # Total ticks spent queuing 219system.mem_ctrls.totMemAccLat 7615 # Total ticks spent from burst creation until serviced by the DRAM 220system.mem_ctrls.totBusLat 1220 # Total ticks spent in databus transfers 221system.mem_ctrls.avgQLat 12.21 # Average queueing delay per DRAM burst 222system.mem_ctrls.avgBusLat 5.00 # Average bus latency per DRAM burst 223system.mem_ctrls.avgMemAccLat 31.21 # Average memory access latency per DRAM burst 224system.mem_ctrls.avgRdBW 558.77 # Average DRAM read bandwidth in MiByte/s 225system.mem_ctrls.avgWrBW 533.58 # Average achieved write bandwidth in MiByte/s 226system.mem_ctrls.avgRdBWSys 1003.04 # Average system read bandwidth in MiByte/s 227system.mem_ctrls.avgWrBWSys 993.88 # Average system write bandwidth in MiByte/s 228system.mem_ctrls.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 229system.mem_ctrls.busUtil 8.53 # Data bus utilization in percentage 230system.mem_ctrls.busUtilRead 4.37 # Data bus utilization in percentage for reads 231system.mem_ctrls.busUtilWrite 4.17 # Data bus utilization in percentage for writes 232system.mem_ctrls.avgRdQLen 1.00 # Average read queue length when enqueuing 233system.mem_ctrls.avgWrQLen 24.44 # Average write queue length when enqueuing 234system.mem_ctrls.readRowHits 212 # Number of row buffer hits during reads 235system.mem_ctrls.writeRowHits 228 # Number of row buffer hits during writes 236system.mem_ctrls.readRowHitRate 86.89 # Row buffer hit rate for reads 237system.mem_ctrls.writeRowHitRate 90.84 # Row buffer hit rate for writes 238system.mem_ctrls.avgGap 31.97 # Average gap between requests 239system.mem_ctrls.pageHitRate 88.89 # Row buffer hit rate, read and write combined 240system.mem_ctrls_0.actEnergy 264180 # Energy for activate commands per rank (pJ) 241system.mem_ctrls_0.preEnergy 135240 # Energy for precharge commands per rank (pJ) 242system.mem_ctrls_0.readEnergy 2787456 # Energy for read commands per rank (pJ) 243system.mem_ctrls_0.writeEnergy 1946016 # Energy for write commands per rank (pJ) 244system.mem_ctrls_0.refreshEnergy 1843920.000000 # Energy for refresh commands per rank (pJ) 245system.mem_ctrls_0.actBackEnergy 4405872 # Energy for active background per rank (pJ) 246system.mem_ctrls_0.preBackEnergy 40704 # Energy for precharge background per rank (pJ) 247system.mem_ctrls_0.actPowerDownEnergy 8149176 # Energy for active power-down per rank (pJ) 248system.mem_ctrls_0.prePowerDownEnergy 118272 # Energy for precharge power-down per rank (pJ) 249system.mem_ctrls_0.selfRefreshEnergy 0 # Energy for self refresh per rank (pJ) 250system.mem_ctrls_0.totalEnergy 19690836 # Total energy per rank (pJ) 251system.mem_ctrls_0.averagePower 704.577808 # Core power per rank (mW) 252system.mem_ctrls_0.totalIdleTime 18179 # Total Idle time Per DRAM Rank 253system.mem_ctrls_0.memoryStateTime::IDLE 22 # Time in different power states 254system.mem_ctrls_0.memoryStateTime::REF 780 # Time in different power states 255system.mem_ctrls_0.memoryStateTime::SREF 0 # Time in different power states 256system.mem_ctrls_0.memoryStateTime::PRE_PDN 308 # Time in different power states 257system.mem_ctrls_0.memoryStateTime::ACT 8966 # Time in different power states 258system.mem_ctrls_0.memoryStateTime::ACT_PDN 17871 # Time in different power states 259system.mem_ctrls_1.actEnergy 0 # Energy for activate commands per rank (pJ) 260system.mem_ctrls_1.preEnergy 0 # Energy for precharge commands per rank (pJ) 261system.mem_ctrls_1.readEnergy 0 # Energy for read commands per rank (pJ) 262system.mem_ctrls_1.writeEnergy 0 # Energy for write commands per rank (pJ) 263system.mem_ctrls_1.refreshEnergy 1229280.000000 # Energy for refresh commands per rank (pJ) 264system.mem_ctrls_1.actBackEnergy 224352 # Energy for active background per rank (pJ) 265system.mem_ctrls_1.preBackEnergy 3002880 # Energy for precharge background per rank (pJ) 266system.mem_ctrls_1.actPowerDownEnergy 0 # Energy for active power-down per rank (pJ) 267system.mem_ctrls_1.prePowerDownEnergy 2889984 # Energy for precharge power-down per rank (pJ) 268system.mem_ctrls_1.selfRefreshEnergy 2906160 # Energy for self refresh per rank (pJ) 269system.mem_ctrls_1.totalEnergy 10252656 # Total energy per rank (pJ) 270system.mem_ctrls_1.averagePower 366.860701 # Core power per rank (mW) 271system.mem_ctrls_1.totalIdleTime 7526 # Total Idle time Per DRAM Rank 272system.mem_ctrls_1.memoryStateTime::IDLE 7786 # Time in different power states 273system.mem_ctrls_1.memoryStateTime::REF 526 # Time in different power states 274system.mem_ctrls_1.memoryStateTime::SREF 12109 # Time in different power states 275system.mem_ctrls_1.memoryStateTime::PRE_PDN 7526 # Time in different power states 276system.mem_ctrls_1.memoryStateTime::ACT 0 # Time in different power states 277system.mem_ctrls_1.memoryStateTime::ACT_PDN 0 # Time in different power states 278system.pwrStateResidencyTicks::UNDEFINED 27947 # Cumulative time (in ticks) in various power states 279system.cpu.clk_domain.clock 1 # Clock period in ticks 280system.cpu.dtb.read_hits 0 # DTB read hits 281system.cpu.dtb.read_misses 0 # DTB read misses 282system.cpu.dtb.read_accesses 0 # DTB read accesses 283system.cpu.dtb.write_hits 0 # DTB write hits 284system.cpu.dtb.write_misses 0 # DTB write misses 285system.cpu.dtb.write_accesses 0 # DTB write accesses 286system.cpu.dtb.hits 0 # DTB hits 287system.cpu.dtb.misses 0 # DTB misses 288system.cpu.dtb.accesses 0 # DTB accesses 289system.cpu.itb.read_hits 0 # DTB read hits 290system.cpu.itb.read_misses 0 # DTB read misses 291system.cpu.itb.read_accesses 0 # DTB read accesses 292system.cpu.itb.write_hits 0 # DTB write hits 293system.cpu.itb.write_misses 0 # DTB write misses 294system.cpu.itb.write_accesses 0 # DTB write accesses 295system.cpu.itb.hits 0 # DTB hits 296system.cpu.itb.misses 0 # DTB misses 297system.cpu.itb.accesses 0 # DTB accesses 298system.cpu.workload.num_syscalls 9 # Number of system calls 299system.cpu.pwrStateResidencyTicks::ON 27947 # Cumulative time (in ticks) in various power states 300system.cpu.numCycles 27947 # number of cpu cycles simulated 301system.cpu.numWorkItemsStarted 0 # number of work items this cpu started 302system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 303system.cpu.committedInsts 1587 # Number of instructions committed 304system.cpu.committedOps 1587 # Number of ops (including micro ops) committed 305system.cpu.num_int_alu_accesses 1588 # Number of integer alu accesses 306system.cpu.num_fp_alu_accesses 0 # Number of float alu accesses 307system.cpu.num_func_calls 142 # number of times a function call or return occured 308system.cpu.num_conditional_control_insts 231 # number of instructions that are conditional controls 309system.cpu.num_int_insts 1588 # number of integer instructions 310system.cpu.num_fp_insts 0 # number of float instructions 311system.cpu.num_int_register_reads 2062 # number of times the integer registers were read 312system.cpu.num_int_register_writes 1077 # number of times the integer registers were written 313system.cpu.num_fp_register_reads 0 # number of times the floating registers were read 314system.cpu.num_fp_register_writes 0 # number of times the floating registers were written 315system.cpu.num_mem_refs 569 # number of memory refs 316system.cpu.num_load_insts 289 # Number of load instructions 317system.cpu.num_store_insts 280 # Number of store instructions 318system.cpu.num_idle_cycles 0 # Number of idle cycles 319system.cpu.num_busy_cycles 27947 # Number of busy cycles 320system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles 321system.cpu.idle_fraction 0 # Percentage of idle cycles 322system.cpu.Branches 373 # Number of branches fetched 323system.cpu.op_class::No_OpClass 9 0.56% 0.56% # Class of executed instruction 324system.cpu.op_class::IntAlu 1019 63.81% 64.37% # Class of executed instruction 325system.cpu.op_class::IntMult 0 0.00% 64.37% # Class of executed instruction 326system.cpu.op_class::IntDiv 0 0.00% 64.37% # Class of executed instruction 327system.cpu.op_class::FloatAdd 0 0.00% 64.37% # Class of executed instruction 328system.cpu.op_class::FloatCmp 0 0.00% 64.37% # Class of executed instruction 329system.cpu.op_class::FloatCvt 0 0.00% 64.37% # Class of executed instruction 330system.cpu.op_class::FloatMult 0 0.00% 64.37% # Class of executed instruction 331system.cpu.op_class::FloatMultAcc 0 0.00% 64.37% # Class of executed instruction 332system.cpu.op_class::FloatDiv 0 0.00% 64.37% # Class of executed instruction 333system.cpu.op_class::FloatMisc 0 0.00% 64.37% # Class of executed instruction 334system.cpu.op_class::FloatSqrt 0 0.00% 64.37% # Class of executed instruction 335system.cpu.op_class::SimdAdd 0 0.00% 64.37% # Class of executed instruction 336system.cpu.op_class::SimdAddAcc 0 0.00% 64.37% # Class of executed instruction 337system.cpu.op_class::SimdAlu 0 0.00% 64.37% # Class of executed instruction 338system.cpu.op_class::SimdCmp 0 0.00% 64.37% # Class of executed instruction 339system.cpu.op_class::SimdCvt 0 0.00% 64.37% # Class of executed instruction 340system.cpu.op_class::SimdMisc 0 0.00% 64.37% # Class of executed instruction 341system.cpu.op_class::SimdMult 0 0.00% 64.37% # Class of executed instruction 342system.cpu.op_class::SimdMultAcc 0 0.00% 64.37% # Class of executed instruction 343system.cpu.op_class::SimdShift 0 0.00% 64.37% # Class of executed instruction 344system.cpu.op_class::SimdShiftAcc 0 0.00% 64.37% # Class of executed instruction 345system.cpu.op_class::SimdSqrt 0 0.00% 64.37% # Class of executed instruction 346system.cpu.op_class::SimdFloatAdd 0 0.00% 64.37% # Class of executed instruction 347system.cpu.op_class::SimdFloatAlu 0 0.00% 64.37% # Class of executed instruction 348system.cpu.op_class::SimdFloatCmp 0 0.00% 64.37% # Class of executed instruction 349system.cpu.op_class::SimdFloatCvt 0 0.00% 64.37% # Class of executed instruction 350system.cpu.op_class::SimdFloatDiv 0 0.00% 64.37% # Class of executed instruction 351system.cpu.op_class::SimdFloatMisc 0 0.00% 64.37% # Class of executed instruction 352system.cpu.op_class::SimdFloatMult 0 0.00% 64.37% # Class of executed instruction 353system.cpu.op_class::SimdFloatMultAcc 0 0.00% 64.37% # Class of executed instruction 354system.cpu.op_class::SimdFloatSqrt 0 0.00% 64.37% # Class of executed instruction 355system.cpu.op_class::MemRead 289 18.10% 82.47% # Class of executed instruction 356system.cpu.op_class::MemWrite 280 17.53% 100.00% # Class of executed instruction 357system.cpu.op_class::FloatMemRead 0 0.00% 100.00% # Class of executed instruction 358system.cpu.op_class::FloatMemWrite 0 0.00% 100.00% # Class of executed instruction 359system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction 360system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction 361system.cpu.op_class::total 1597 # Class of executed instruction 362system.ruby.clk_domain.clock 1 # Clock period in ticks 363system.ruby.pwrStateResidencyTicks::UNDEFINED 27947 # Cumulative time (in ticks) in various power states 364system.ruby.delayHist::bucket_size 1 # delay histogram for all message 365system.ruby.delayHist::max_bucket 9 # delay histogram for all message 366system.ruby.delayHist::samples 872 # delay histogram for all message 367system.ruby.delayHist \| 872 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% # delay histogram for all message 368system.ruby.delayHist::total 872 # delay histogram for all message 369system.ruby.outstanding_req_hist_seqr::bucket_size 1 370system.ruby.outstanding_req_hist_seqr::max_bucket 9 371system.ruby.outstanding_req_hist_seqr::samples 2166 372system.ruby.outstanding_req_hist_seqr::mean 1 373system.ruby.outstanding_req_hist_seqr::gmean 1 374system.ruby.outstanding_req_hist_seqr \| 0 0.00% 0.00% \| 2166 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 375system.ruby.outstanding_req_hist_seqr::total 2166 376system.ruby.latency_hist_seqr::bucket_size 32 377system.ruby.latency_hist_seqr::max_bucket 319 378system.ruby.latency_hist_seqr::samples 2165 379system.ruby.latency_hist_seqr::mean 11.908545 380system.ruby.latency_hist_seqr::gmean 2.205817 381system.ruby.latency_hist_seqr::stdev 24.908130 382system.ruby.latency_hist_seqr \| 1727 79.77% 79.77% \| 202 9.33% 89.10% \| 224 10.35% 99.45% \| 2 0.09% 99.54% \| 2 0.09% 99.63% \| 7 0.32% 99.95% \| 0 0.00% 99.95% \| 0 0.00% 99.95% \| 0 0.00% 99.95% \| 1 0.05% 100.00% 383system.ruby.latency_hist_seqr::total 2165 384system.ruby.hit_latency_hist_seqr::bucket_size 1 385system.ruby.hit_latency_hist_seqr::max_bucket 9 386system.ruby.hit_latency_hist_seqr::samples 1727 387system.ruby.hit_latency_hist_seqr::mean 1 388system.ruby.hit_latency_hist_seqr::gmean 1 389system.ruby.hit_latency_hist_seqr \| 0 0.00% 0.00% \| 1727 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 390system.ruby.hit_latency_hist_seqr::total 1727 391system.ruby.miss_latency_hist_seqr::bucket_size 32 392system.ruby.miss_latency_hist_seqr::max_bucket 319 393system.ruby.miss_latency_hist_seqr::samples 438 394system.ruby.miss_latency_hist_seqr::mean 54.920091 395system.ruby.miss_latency_hist_seqr::gmean 49.915756 396system.ruby.miss_latency_hist_seqr::stdev 27.345330 397system.ruby.miss_latency_hist_seqr \| 0 0.00% 0.00% \| 202 46.12% 46.12% \| 224 51.14% 97.26% \| 2 0.46% 97.72% \| 2 0.46% 98.17% \| 7 1.60% 99.77% \| 0 0.00% 99.77% \| 0 0.00% 99.77% \| 0 0.00% 99.77% \| 1 0.23% 100.00% 398system.ruby.miss_latency_hist_seqr::total 438 399system.ruby.Directory.incomplete_times_seqr 437	12sim_insts 1587 # Number of instructions simulated 13sim_ops 1587 # Number of ops (including micro ops) simulated 14system.voltage_domain.voltage 1 # Voltage in Volts 15system.clk_domain.clock 1 # Clock period in ticks 16system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 27947 # Cumulative time (in ticks) in various power states 17system.mem_ctrls.bytes_read::ruby.dir_cntrl0 28032 # Number of bytes read from this memory 18system.mem_ctrls.bytes_read::total 28032 # Number of bytes read from this memory 19system.mem_ctrls.bytes_written::ruby.dir_cntrl0 27776 # Number of bytes written to this memory 20system.mem_ctrls.bytes_written::total 27776 # Number of bytes written to this memory 21system.mem_ctrls.num_reads::ruby.dir_cntrl0 438 # Number of read requests responded to by this memory 22system.mem_ctrls.num_reads::total 438 # Number of read requests responded to by this memory 23system.mem_ctrls.num_writes::ruby.dir_cntrl0 434 # Number of write requests responded to by this memory 24system.mem_ctrls.num_writes::total 434 # Number of write requests responded to by this memory 25system.mem_ctrls.bw_read::ruby.dir_cntrl0 1003041471 # Total read bandwidth from this memory (bytes/s) 26system.mem_ctrls.bw_read::total 1003041471 # Total read bandwidth from this memory (bytes/s) 27system.mem_ctrls.bw_write::ruby.dir_cntrl0 993881275 # Write bandwidth from this memory (bytes/s) 28system.mem_ctrls.bw_write::total 993881275 # Write bandwidth from this memory (bytes/s) 29system.mem_ctrls.bw_total::ruby.dir_cntrl0 1996922747 # Total bandwidth to/from this memory (bytes/s) 30system.mem_ctrls.bw_total::total 1996922747 # Total bandwidth to/from this memory (bytes/s) 31system.mem_ctrls.readReqs 438 # Number of read requests accepted 32system.mem_ctrls.writeReqs 434 # Number of write requests accepted 33system.mem_ctrls.readBursts 438 # Number of DRAM read bursts, including those serviced by the write queue 34system.mem_ctrls.writeBursts 434 # Number of DRAM write bursts, including those merged in the write queue 35system.mem_ctrls.bytesReadDRAM 15616 # Total number of bytes read from DRAM 36system.mem_ctrls.bytesReadWrQ 12416 # Total number of bytes read from write queue 37system.mem_ctrls.bytesWritten 14912 # Total number of bytes written to DRAM 38system.mem_ctrls.bytesReadSys 28032 # Total read bytes from the system interface side 39system.mem_ctrls.bytesWrittenSys 27776 # Total written bytes from the system interface side 40system.mem_ctrls.servicedByWrQ 194 # Number of DRAM read bursts serviced by the write queue 41system.mem_ctrls.mergedWrBursts 183 # Number of DRAM write bursts merged with an existing one 42system.mem_ctrls.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 43system.mem_ctrls.perBankRdBursts::0 102 # Per bank write bursts 44system.mem_ctrls.perBankRdBursts::1 69 # Per bank write bursts 45system.mem_ctrls.perBankRdBursts::2 43 # Per bank write bursts 46system.mem_ctrls.perBankRdBursts::3 30 # Per bank write bursts 47system.mem_ctrls.perBankRdBursts::4 0 # Per bank write bursts 48system.mem_ctrls.perBankRdBursts::5 0 # Per bank write bursts 49system.mem_ctrls.perBankRdBursts::6 0 # Per bank write bursts 50system.mem_ctrls.perBankRdBursts::7 0 # Per bank write bursts 51system.mem_ctrls.perBankRdBursts::8 0 # Per bank write bursts 52system.mem_ctrls.perBankRdBursts::9 0 # Per bank write bursts 53system.mem_ctrls.perBankRdBursts::10 0 # Per bank write bursts 54system.mem_ctrls.perBankRdBursts::11 0 # Per bank write bursts 55system.mem_ctrls.perBankRdBursts::12 0 # Per bank write bursts 56system.mem_ctrls.perBankRdBursts::13 0 # Per bank write bursts 57system.mem_ctrls.perBankRdBursts::14 0 # Per bank write bursts 58system.mem_ctrls.perBankRdBursts::15 0 # Per bank write bursts 59system.mem_ctrls.perBankWrBursts::0 100 # Per bank write bursts 60system.mem_ctrls.perBankWrBursts::1 62 # Per bank write bursts 61system.mem_ctrls.perBankWrBursts::2 41 # Per bank write bursts 62system.mem_ctrls.perBankWrBursts::3 30 # Per bank write bursts 63system.mem_ctrls.perBankWrBursts::4 0 # Per bank write bursts 64system.mem_ctrls.perBankWrBursts::5 0 # Per bank write bursts 65system.mem_ctrls.perBankWrBursts::6 0 # Per bank write bursts 66system.mem_ctrls.perBankWrBursts::7 0 # Per bank write bursts 67system.mem_ctrls.perBankWrBursts::8 0 # Per bank write bursts 68system.mem_ctrls.perBankWrBursts::9 0 # Per bank write bursts 69system.mem_ctrls.perBankWrBursts::10 0 # Per bank write bursts 70system.mem_ctrls.perBankWrBursts::11 0 # Per bank write bursts 71system.mem_ctrls.perBankWrBursts::12 0 # Per bank write bursts 72system.mem_ctrls.perBankWrBursts::13 0 # Per bank write bursts 73system.mem_ctrls.perBankWrBursts::14 0 # Per bank write bursts 74system.mem_ctrls.perBankWrBursts::15 0 # Per bank write bursts 75system.mem_ctrls.numRdRetry 0 # Number of times read queue was full causing retry 76system.mem_ctrls.numWrRetry 0 # Number of times write queue was full causing retry 77system.mem_ctrls.totGap 27875 # Total gap between requests 78system.mem_ctrls.readPktSize::0 0 # Read request sizes (log2) 79system.mem_ctrls.readPktSize::1 0 # Read request sizes (log2) 80system.mem_ctrls.readPktSize::2 0 # Read request sizes (log2) 81system.mem_ctrls.readPktSize::3 0 # Read request sizes (log2) 82system.mem_ctrls.readPktSize::4 0 # Read request sizes (log2) 83system.mem_ctrls.readPktSize::5 0 # Read request sizes (log2) 84system.mem_ctrls.readPktSize::6 438 # Read request sizes (log2) 85system.mem_ctrls.writePktSize::0 0 # Write request sizes (log2) 86system.mem_ctrls.writePktSize::1 0 # Write request sizes (log2) 87system.mem_ctrls.writePktSize::2 0 # Write request sizes (log2) 88system.mem_ctrls.writePktSize::3 0 # Write request sizes (log2) 89system.mem_ctrls.writePktSize::4 0 # Write request sizes (log2) 90system.mem_ctrls.writePktSize::5 0 # Write request sizes (log2) 91system.mem_ctrls.writePktSize::6 434 # Write request sizes (log2) 92system.mem_ctrls.rdQLenPdf::0 244 # What read queue length does an incoming req see 93system.mem_ctrls.rdQLenPdf::1 0 # What read queue length does an incoming req see 94system.mem_ctrls.rdQLenPdf::2 0 # What read queue length does an incoming req see 95system.mem_ctrls.rdQLenPdf::3 0 # What read queue length does an incoming req see 96system.mem_ctrls.rdQLenPdf::4 0 # What read queue length does an incoming req see 97system.mem_ctrls.rdQLenPdf::5 0 # What read queue length does an incoming req see 98system.mem_ctrls.rdQLenPdf::6 0 # What read queue length does an incoming req see 99system.mem_ctrls.rdQLenPdf::7 0 # What read queue length does an incoming req see 100system.mem_ctrls.rdQLenPdf::8 0 # What read queue length does an incoming req see 101system.mem_ctrls.rdQLenPdf::9 0 # What read queue length does an incoming req see 102system.mem_ctrls.rdQLenPdf::10 0 # What read queue length does an incoming req see 103system.mem_ctrls.rdQLenPdf::11 0 # What read queue length does an incoming req see 104system.mem_ctrls.rdQLenPdf::12 0 # What read queue length does an incoming req see 105system.mem_ctrls.rdQLenPdf::13 0 # What read queue length does an incoming req see 106system.mem_ctrls.rdQLenPdf::14 0 # What read queue length does an incoming req see 107system.mem_ctrls.rdQLenPdf::15 0 # What read queue length does an incoming req see 108system.mem_ctrls.rdQLenPdf::16 0 # What read queue length does an incoming req see 109system.mem_ctrls.rdQLenPdf::17 0 # What read queue length does an incoming req see 110system.mem_ctrls.rdQLenPdf::18 0 # What read queue length does an incoming req see 111system.mem_ctrls.rdQLenPdf::19 0 # What read queue length does an incoming req see 112system.mem_ctrls.rdQLenPdf::20 0 # What read queue length does an incoming req see 113system.mem_ctrls.rdQLenPdf::21 0 # What read queue length does an incoming req see 114system.mem_ctrls.rdQLenPdf::22 0 # What read queue length does an incoming req see 115system.mem_ctrls.rdQLenPdf::23 0 # What read queue length does an incoming req see 116system.mem_ctrls.rdQLenPdf::24 0 # What read queue length does an incoming req see 117system.mem_ctrls.rdQLenPdf::25 0 # What read queue length does an incoming req see 118system.mem_ctrls.rdQLenPdf::26 0 # What read queue length does an incoming req see 119system.mem_ctrls.rdQLenPdf::27 0 # What read queue length does an incoming req see 120system.mem_ctrls.rdQLenPdf::28 0 # What read queue length does an incoming req see 121system.mem_ctrls.rdQLenPdf::29 0 # What read queue length does an incoming req see 122system.mem_ctrls.rdQLenPdf::30 0 # What read queue length does an incoming req see 123system.mem_ctrls.rdQLenPdf::31 0 # What read queue length does an incoming req see 124system.mem_ctrls.wrQLenPdf::0 1 # What write queue length does an incoming req see 125system.mem_ctrls.wrQLenPdf::1 1 # What write queue length does an incoming req see 126system.mem_ctrls.wrQLenPdf::2 1 # What write queue length does an incoming req see 127system.mem_ctrls.wrQLenPdf::3 1 # What write queue length does an incoming req see 128system.mem_ctrls.wrQLenPdf::4 1 # What write queue length does an incoming req see 129system.mem_ctrls.wrQLenPdf::5 1 # What write queue length does an incoming req see 130system.mem_ctrls.wrQLenPdf::6 1 # What write queue length does an incoming req see 131system.mem_ctrls.wrQLenPdf::7 1 # What write queue length does an incoming req see 132system.mem_ctrls.wrQLenPdf::8 1 # What write queue length does an incoming req see 133system.mem_ctrls.wrQLenPdf::9 1 # What write queue length does an incoming req see 134system.mem_ctrls.wrQLenPdf::10 1 # What write queue length does an incoming req see 135system.mem_ctrls.wrQLenPdf::11 1 # What write queue length does an incoming req see 136system.mem_ctrls.wrQLenPdf::12 1 # What write queue length does an incoming req see 137system.mem_ctrls.wrQLenPdf::13 1 # What write queue length does an incoming req see 138system.mem_ctrls.wrQLenPdf::14 1 # What write queue length does an incoming req see 139system.mem_ctrls.wrQLenPdf::15 5 # What write queue length does an incoming req see 140system.mem_ctrls.wrQLenPdf::16 5 # What write queue length does an incoming req see 141system.mem_ctrls.wrQLenPdf::17 12 # What write queue length does an incoming req see 142system.mem_ctrls.wrQLenPdf::18 14 # What write queue length does an incoming req see 143system.mem_ctrls.wrQLenPdf::19 15 # What write queue length does an incoming req see 144system.mem_ctrls.wrQLenPdf::20 15 # What write queue length does an incoming req see 145system.mem_ctrls.wrQLenPdf::21 16 # What write queue length does an incoming req see 146system.mem_ctrls.wrQLenPdf::22 14 # What write queue length does an incoming req see 147system.mem_ctrls.wrQLenPdf::23 14 # What write queue length does an incoming req see 148system.mem_ctrls.wrQLenPdf::24 14 # What write queue length does an incoming req see 149system.mem_ctrls.wrQLenPdf::25 14 # What write queue length does an incoming req see 150system.mem_ctrls.wrQLenPdf::26 14 # What write queue length does an incoming req see 151system.mem_ctrls.wrQLenPdf::27 14 # What write queue length does an incoming req see 152system.mem_ctrls.wrQLenPdf::28 14 # What write queue length does an incoming req see 153system.mem_ctrls.wrQLenPdf::29 14 # What write queue length does an incoming req see 154system.mem_ctrls.wrQLenPdf::30 14 # What write queue length does an incoming req see 155system.mem_ctrls.wrQLenPdf::31 14 # What write queue length does an incoming req see 156system.mem_ctrls.wrQLenPdf::32 14 # What write queue length does an incoming req see 157system.mem_ctrls.wrQLenPdf::33 0 # What write queue length does an incoming req see 158system.mem_ctrls.wrQLenPdf::34 0 # What write queue length does an incoming req see 159system.mem_ctrls.wrQLenPdf::35 0 # What write queue length does an incoming req see 160system.mem_ctrls.wrQLenPdf::36 0 # What write queue length does an incoming req see 161system.mem_ctrls.wrQLenPdf::37 0 # What write queue length does an incoming req see 162system.mem_ctrls.wrQLenPdf::38 0 # What write queue length does an incoming req see 163system.mem_ctrls.wrQLenPdf::39 0 # What write queue length does an incoming req see 164system.mem_ctrls.wrQLenPdf::40 0 # What write queue length does an incoming req see 165system.mem_ctrls.wrQLenPdf::41 0 # What write queue length does an incoming req see 166system.mem_ctrls.wrQLenPdf::42 0 # What write queue length does an incoming req see 167system.mem_ctrls.wrQLenPdf::43 0 # What write queue length does an incoming req see 168system.mem_ctrls.wrQLenPdf::44 0 # What write queue length does an incoming req see 169system.mem_ctrls.wrQLenPdf::45 0 # What write queue length does an incoming req see 170system.mem_ctrls.wrQLenPdf::46 0 # What write queue length does an incoming req see 171system.mem_ctrls.wrQLenPdf::47 0 # What write queue length does an incoming req see 172system.mem_ctrls.wrQLenPdf::48 0 # What write queue length does an incoming req see 173system.mem_ctrls.wrQLenPdf::49 0 # What write queue length does an incoming req see 174system.mem_ctrls.wrQLenPdf::50 0 # What write queue length does an incoming req see 175system.mem_ctrls.wrQLenPdf::51 0 # What write queue length does an incoming req see 176system.mem_ctrls.wrQLenPdf::52 0 # What write queue length does an incoming req see 177system.mem_ctrls.wrQLenPdf::53 0 # What write queue length does an incoming req see 178system.mem_ctrls.wrQLenPdf::54 0 # What write queue length does an incoming req see 179system.mem_ctrls.wrQLenPdf::55 0 # What write queue length does an incoming req see 180system.mem_ctrls.wrQLenPdf::56 0 # What write queue length does an incoming req see 181system.mem_ctrls.wrQLenPdf::57 0 # What write queue length does an incoming req see 182system.mem_ctrls.wrQLenPdf::58 0 # What write queue length does an incoming req see 183system.mem_ctrls.wrQLenPdf::59 0 # What write queue length does an incoming req see 184system.mem_ctrls.wrQLenPdf::60 0 # What write queue length does an incoming req see 185system.mem_ctrls.wrQLenPdf::61 0 # What write queue length does an incoming req see 186system.mem_ctrls.wrQLenPdf::62 0 # What write queue length does an incoming req see 187system.mem_ctrls.wrQLenPdf::63 0 # What write queue length does an incoming req see 188system.mem_ctrls.bytesPerActivate::samples 35 # Bytes accessed per row activation 189system.mem_ctrls.bytesPerActivate::mean 835.657143 # Bytes accessed per row activation 190system.mem_ctrls.bytesPerActivate::gmean 690.201292 # Bytes accessed per row activation 191system.mem_ctrls.bytesPerActivate::stdev 331.080756 # Bytes accessed per row activation 192system.mem_ctrls.bytesPerActivate::0-127 2 5.71% 5.71% # Bytes accessed per row activation 193system.mem_ctrls.bytesPerActivate::128-255 2 5.71% 11.43% # Bytes accessed per row activation 194system.mem_ctrls.bytesPerActivate::256-383 1 2.86% 14.29% # Bytes accessed per row activation 195system.mem_ctrls.bytesPerActivate::384-511 1 2.86% 17.14% # Bytes accessed per row activation 196system.mem_ctrls.bytesPerActivate::512-639 1 2.86% 20.00% # Bytes accessed per row activation 197system.mem_ctrls.bytesPerActivate::640-767 3 8.57% 28.57% # Bytes accessed per row activation 198system.mem_ctrls.bytesPerActivate::1024-1151 25 71.43% 100.00% # Bytes accessed per row activation 199system.mem_ctrls.bytesPerActivate::total 35 # Bytes accessed per row activation 200system.mem_ctrls.rdPerTurnAround::samples 14 # Reads before turning the bus around for writes 201system.mem_ctrls.rdPerTurnAround::mean 17.285714 # Reads before turning the bus around for writes 202system.mem_ctrls.rdPerTurnAround::gmean 16.736288 # Reads before turning the bus around for writes 203system.mem_ctrls.rdPerTurnAround::stdev 5.580579 # Reads before turning the bus around for writes 204system.mem_ctrls.rdPerTurnAround::12-13 1 7.14% 7.14% # Reads before turning the bus around for writes 205system.mem_ctrls.rdPerTurnAround::14-15 4 28.57% 35.71% # Reads before turning the bus around for writes 206system.mem_ctrls.rdPerTurnAround::16-17 7 50.00% 85.71% # Reads before turning the bus around for writes 207system.mem_ctrls.rdPerTurnAround::18-19 1 7.14% 92.86% # Reads before turning the bus around for writes 208system.mem_ctrls.rdPerTurnAround::36-37 1 7.14% 100.00% # Reads before turning the bus around for writes 209system.mem_ctrls.rdPerTurnAround::total 14 # Reads before turning the bus around for writes 210system.mem_ctrls.wrPerTurnAround::samples 14 # Writes before turning the bus around for reads 211system.mem_ctrls.wrPerTurnAround::mean 16.642857 # Writes before turning the bus around for reads 212system.mem_ctrls.wrPerTurnAround::gmean 16.611629 # Writes before turning the bus around for reads 213system.mem_ctrls.wrPerTurnAround::stdev 1.081818 # Writes before turning the bus around for reads 214system.mem_ctrls.wrPerTurnAround::16 10 71.43% 71.43% # Writes before turning the bus around for reads 215system.mem_ctrls.wrPerTurnAround::18 3 21.43% 92.86% # Writes before turning the bus around for reads 216system.mem_ctrls.wrPerTurnAround::19 1 7.14% 100.00% # Writes before turning the bus around for reads 217system.mem_ctrls.wrPerTurnAround::total 14 # Writes before turning the bus around for reads 218system.mem_ctrls.totQLat 2979 # Total ticks spent queuing 219system.mem_ctrls.totMemAccLat 7615 # Total ticks spent from burst creation until serviced by the DRAM 220system.mem_ctrls.totBusLat 1220 # Total ticks spent in databus transfers 221system.mem_ctrls.avgQLat 12.21 # Average queueing delay per DRAM burst 222system.mem_ctrls.avgBusLat 5.00 # Average bus latency per DRAM burst 223system.mem_ctrls.avgMemAccLat 31.21 # Average memory access latency per DRAM burst 224system.mem_ctrls.avgRdBW 558.77 # Average DRAM read bandwidth in MiByte/s 225system.mem_ctrls.avgWrBW 533.58 # Average achieved write bandwidth in MiByte/s 226system.mem_ctrls.avgRdBWSys 1003.04 # Average system read bandwidth in MiByte/s 227system.mem_ctrls.avgWrBWSys 993.88 # Average system write bandwidth in MiByte/s 228system.mem_ctrls.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 229system.mem_ctrls.busUtil 8.53 # Data bus utilization in percentage 230system.mem_ctrls.busUtilRead 4.37 # Data bus utilization in percentage for reads 231system.mem_ctrls.busUtilWrite 4.17 # Data bus utilization in percentage for writes 232system.mem_ctrls.avgRdQLen 1.00 # Average read queue length when enqueuing 233system.mem_ctrls.avgWrQLen 24.44 # Average write queue length when enqueuing 234system.mem_ctrls.readRowHits 212 # Number of row buffer hits during reads 235system.mem_ctrls.writeRowHits 228 # Number of row buffer hits during writes 236system.mem_ctrls.readRowHitRate 86.89 # Row buffer hit rate for reads 237system.mem_ctrls.writeRowHitRate 90.84 # Row buffer hit rate for writes 238system.mem_ctrls.avgGap 31.97 # Average gap between requests 239system.mem_ctrls.pageHitRate 88.89 # Row buffer hit rate, read and write combined 240system.mem_ctrls_0.actEnergy 264180 # Energy for activate commands per rank (pJ) 241system.mem_ctrls_0.preEnergy 135240 # Energy for precharge commands per rank (pJ) 242system.mem_ctrls_0.readEnergy 2787456 # Energy for read commands per rank (pJ) 243system.mem_ctrls_0.writeEnergy 1946016 # Energy for write commands per rank (pJ) 244system.mem_ctrls_0.refreshEnergy 1843920.000000 # Energy for refresh commands per rank (pJ) 245system.mem_ctrls_0.actBackEnergy 4405872 # Energy for active background per rank (pJ) 246system.mem_ctrls_0.preBackEnergy 40704 # Energy for precharge background per rank (pJ) 247system.mem_ctrls_0.actPowerDownEnergy 8149176 # Energy for active power-down per rank (pJ) 248system.mem_ctrls_0.prePowerDownEnergy 118272 # Energy for precharge power-down per rank (pJ) 249system.mem_ctrls_0.selfRefreshEnergy 0 # Energy for self refresh per rank (pJ) 250system.mem_ctrls_0.totalEnergy 19690836 # Total energy per rank (pJ) 251system.mem_ctrls_0.averagePower 704.577808 # Core power per rank (mW) 252system.mem_ctrls_0.totalIdleTime 18179 # Total Idle time Per DRAM Rank 253system.mem_ctrls_0.memoryStateTime::IDLE 22 # Time in different power states 254system.mem_ctrls_0.memoryStateTime::REF 780 # Time in different power states 255system.mem_ctrls_0.memoryStateTime::SREF 0 # Time in different power states 256system.mem_ctrls_0.memoryStateTime::PRE_PDN 308 # Time in different power states 257system.mem_ctrls_0.memoryStateTime::ACT 8966 # Time in different power states 258system.mem_ctrls_0.memoryStateTime::ACT_PDN 17871 # Time in different power states 259system.mem_ctrls_1.actEnergy 0 # Energy for activate commands per rank (pJ) 260system.mem_ctrls_1.preEnergy 0 # Energy for precharge commands per rank (pJ) 261system.mem_ctrls_1.readEnergy 0 # Energy for read commands per rank (pJ) 262system.mem_ctrls_1.writeEnergy 0 # Energy for write commands per rank (pJ) 263system.mem_ctrls_1.refreshEnergy 1229280.000000 # Energy for refresh commands per rank (pJ) 264system.mem_ctrls_1.actBackEnergy 224352 # Energy for active background per rank (pJ) 265system.mem_ctrls_1.preBackEnergy 3002880 # Energy for precharge background per rank (pJ) 266system.mem_ctrls_1.actPowerDownEnergy 0 # Energy for active power-down per rank (pJ) 267system.mem_ctrls_1.prePowerDownEnergy 2889984 # Energy for precharge power-down per rank (pJ) 268system.mem_ctrls_1.selfRefreshEnergy 2906160 # Energy for self refresh per rank (pJ) 269system.mem_ctrls_1.totalEnergy 10252656 # Total energy per rank (pJ) 270system.mem_ctrls_1.averagePower 366.860701 # Core power per rank (mW) 271system.mem_ctrls_1.totalIdleTime 7526 # Total Idle time Per DRAM Rank 272system.mem_ctrls_1.memoryStateTime::IDLE 7786 # Time in different power states 273system.mem_ctrls_1.memoryStateTime::REF 526 # Time in different power states 274system.mem_ctrls_1.memoryStateTime::SREF 12109 # Time in different power states 275system.mem_ctrls_1.memoryStateTime::PRE_PDN 7526 # Time in different power states 276system.mem_ctrls_1.memoryStateTime::ACT 0 # Time in different power states 277system.mem_ctrls_1.memoryStateTime::ACT_PDN 0 # Time in different power states 278system.pwrStateResidencyTicks::UNDEFINED 27947 # Cumulative time (in ticks) in various power states 279system.cpu.clk_domain.clock 1 # Clock period in ticks 280system.cpu.dtb.read_hits 0 # DTB read hits 281system.cpu.dtb.read_misses 0 # DTB read misses 282system.cpu.dtb.read_accesses 0 # DTB read accesses 283system.cpu.dtb.write_hits 0 # DTB write hits 284system.cpu.dtb.write_misses 0 # DTB write misses 285system.cpu.dtb.write_accesses 0 # DTB write accesses 286system.cpu.dtb.hits 0 # DTB hits 287system.cpu.dtb.misses 0 # DTB misses 288system.cpu.dtb.accesses 0 # DTB accesses 289system.cpu.itb.read_hits 0 # DTB read hits 290system.cpu.itb.read_misses 0 # DTB read misses 291system.cpu.itb.read_accesses 0 # DTB read accesses 292system.cpu.itb.write_hits 0 # DTB write hits 293system.cpu.itb.write_misses 0 # DTB write misses 294system.cpu.itb.write_accesses 0 # DTB write accesses 295system.cpu.itb.hits 0 # DTB hits 296system.cpu.itb.misses 0 # DTB misses 297system.cpu.itb.accesses 0 # DTB accesses 298system.cpu.workload.num_syscalls 9 # Number of system calls 299system.cpu.pwrStateResidencyTicks::ON 27947 # Cumulative time (in ticks) in various power states 300system.cpu.numCycles 27947 # number of cpu cycles simulated 301system.cpu.numWorkItemsStarted 0 # number of work items this cpu started 302system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 303system.cpu.committedInsts 1587 # Number of instructions committed 304system.cpu.committedOps 1587 # Number of ops (including micro ops) committed 305system.cpu.num_int_alu_accesses 1588 # Number of integer alu accesses 306system.cpu.num_fp_alu_accesses 0 # Number of float alu accesses 307system.cpu.num_func_calls 142 # number of times a function call or return occured 308system.cpu.num_conditional_control_insts 231 # number of instructions that are conditional controls 309system.cpu.num_int_insts 1588 # number of integer instructions 310system.cpu.num_fp_insts 0 # number of float instructions 311system.cpu.num_int_register_reads 2062 # number of times the integer registers were read 312system.cpu.num_int_register_writes 1077 # number of times the integer registers were written 313system.cpu.num_fp_register_reads 0 # number of times the floating registers were read 314system.cpu.num_fp_register_writes 0 # number of times the floating registers were written 315system.cpu.num_mem_refs 569 # number of memory refs 316system.cpu.num_load_insts 289 # Number of load instructions 317system.cpu.num_store_insts 280 # Number of store instructions 318system.cpu.num_idle_cycles 0 # Number of idle cycles 319system.cpu.num_busy_cycles 27947 # Number of busy cycles 320system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles 321system.cpu.idle_fraction 0 # Percentage of idle cycles 322system.cpu.Branches 373 # Number of branches fetched 323system.cpu.op_class::No_OpClass 9 0.56% 0.56% # Class of executed instruction 324system.cpu.op_class::IntAlu 1019 63.81% 64.37% # Class of executed instruction 325system.cpu.op_class::IntMult 0 0.00% 64.37% # Class of executed instruction 326system.cpu.op_class::IntDiv 0 0.00% 64.37% # Class of executed instruction 327system.cpu.op_class::FloatAdd 0 0.00% 64.37% # Class of executed instruction 328system.cpu.op_class::FloatCmp 0 0.00% 64.37% # Class of executed instruction 329system.cpu.op_class::FloatCvt 0 0.00% 64.37% # Class of executed instruction 330system.cpu.op_class::FloatMult 0 0.00% 64.37% # Class of executed instruction 331system.cpu.op_class::FloatMultAcc 0 0.00% 64.37% # Class of executed instruction 332system.cpu.op_class::FloatDiv 0 0.00% 64.37% # Class of executed instruction 333system.cpu.op_class::FloatMisc 0 0.00% 64.37% # Class of executed instruction 334system.cpu.op_class::FloatSqrt 0 0.00% 64.37% # Class of executed instruction 335system.cpu.op_class::SimdAdd 0 0.00% 64.37% # Class of executed instruction 336system.cpu.op_class::SimdAddAcc 0 0.00% 64.37% # Class of executed instruction 337system.cpu.op_class::SimdAlu 0 0.00% 64.37% # Class of executed instruction 338system.cpu.op_class::SimdCmp 0 0.00% 64.37% # Class of executed instruction 339system.cpu.op_class::SimdCvt 0 0.00% 64.37% # Class of executed instruction 340system.cpu.op_class::SimdMisc 0 0.00% 64.37% # Class of executed instruction 341system.cpu.op_class::SimdMult 0 0.00% 64.37% # Class of executed instruction 342system.cpu.op_class::SimdMultAcc 0 0.00% 64.37% # Class of executed instruction 343system.cpu.op_class::SimdShift 0 0.00% 64.37% # Class of executed instruction 344system.cpu.op_class::SimdShiftAcc 0 0.00% 64.37% # Class of executed instruction 345system.cpu.op_class::SimdSqrt 0 0.00% 64.37% # Class of executed instruction 346system.cpu.op_class::SimdFloatAdd 0 0.00% 64.37% # Class of executed instruction 347system.cpu.op_class::SimdFloatAlu 0 0.00% 64.37% # Class of executed instruction 348system.cpu.op_class::SimdFloatCmp 0 0.00% 64.37% # Class of executed instruction 349system.cpu.op_class::SimdFloatCvt 0 0.00% 64.37% # Class of executed instruction 350system.cpu.op_class::SimdFloatDiv 0 0.00% 64.37% # Class of executed instruction 351system.cpu.op_class::SimdFloatMisc 0 0.00% 64.37% # Class of executed instruction 352system.cpu.op_class::SimdFloatMult 0 0.00% 64.37% # Class of executed instruction 353system.cpu.op_class::SimdFloatMultAcc 0 0.00% 64.37% # Class of executed instruction 354system.cpu.op_class::SimdFloatSqrt 0 0.00% 64.37% # Class of executed instruction 355system.cpu.op_class::MemRead 289 18.10% 82.47% # Class of executed instruction 356system.cpu.op_class::MemWrite 280 17.53% 100.00% # Class of executed instruction 357system.cpu.op_class::FloatMemRead 0 0.00% 100.00% # Class of executed instruction 358system.cpu.op_class::FloatMemWrite 0 0.00% 100.00% # Class of executed instruction 359system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction 360system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction 361system.cpu.op_class::total 1597 # Class of executed instruction 362system.ruby.clk_domain.clock 1 # Clock period in ticks 363system.ruby.pwrStateResidencyTicks::UNDEFINED 27947 # Cumulative time (in ticks) in various power states 364system.ruby.delayHist::bucket_size 1 # delay histogram for all message 365system.ruby.delayHist::max_bucket 9 # delay histogram for all message 366system.ruby.delayHist::samples 872 # delay histogram for all message 367system.ruby.delayHist \| 872 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% # delay histogram for all message 368system.ruby.delayHist::total 872 # delay histogram for all message 369system.ruby.outstanding_req_hist_seqr::bucket_size 1 370system.ruby.outstanding_req_hist_seqr::max_bucket 9 371system.ruby.outstanding_req_hist_seqr::samples 2166 372system.ruby.outstanding_req_hist_seqr::mean 1 373system.ruby.outstanding_req_hist_seqr::gmean 1 374system.ruby.outstanding_req_hist_seqr \| 0 0.00% 0.00% \| 2166 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 375system.ruby.outstanding_req_hist_seqr::total 2166 376system.ruby.latency_hist_seqr::bucket_size 32 377system.ruby.latency_hist_seqr::max_bucket 319 378system.ruby.latency_hist_seqr::samples 2165 379system.ruby.latency_hist_seqr::mean 11.908545 380system.ruby.latency_hist_seqr::gmean 2.205817 381system.ruby.latency_hist_seqr::stdev 24.908130 382system.ruby.latency_hist_seqr \| 1727 79.77% 79.77% \| 202 9.33% 89.10% \| 224 10.35% 99.45% \| 2 0.09% 99.54% \| 2 0.09% 99.63% \| 7 0.32% 99.95% \| 0 0.00% 99.95% \| 0 0.00% 99.95% \| 0 0.00% 99.95% \| 1 0.05% 100.00% 383system.ruby.latency_hist_seqr::total 2165 384system.ruby.hit_latency_hist_seqr::bucket_size 1 385system.ruby.hit_latency_hist_seqr::max_bucket 9 386system.ruby.hit_latency_hist_seqr::samples 1727 387system.ruby.hit_latency_hist_seqr::mean 1 388system.ruby.hit_latency_hist_seqr::gmean 1 389system.ruby.hit_latency_hist_seqr \| 0 0.00% 0.00% \| 1727 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 390system.ruby.hit_latency_hist_seqr::total 1727 391system.ruby.miss_latency_hist_seqr::bucket_size 32 392system.ruby.miss_latency_hist_seqr::max_bucket 319 393system.ruby.miss_latency_hist_seqr::samples 438 394system.ruby.miss_latency_hist_seqr::mean 54.920091 395system.ruby.miss_latency_hist_seqr::gmean 49.915756 396system.ruby.miss_latency_hist_seqr::stdev 27.345330 397system.ruby.miss_latency_hist_seqr \| 0 0.00% 0.00% \| 202 46.12% 46.12% \| 224 51.14% 97.26% \| 2 0.46% 97.72% \| 2 0.46% 98.17% \| 7 1.60% 99.77% \| 0 0.00% 99.77% \| 0 0.00% 99.77% \| 0 0.00% 99.77% \| 1 0.23% 100.00% 398system.ruby.miss_latency_hist_seqr::total 438 399system.ruby.Directory.incomplete_times_seqr 437
	400system.ruby.dir_cntrl0.forwardFromDir.avg_buf_msgs 0.015529 # Average number of messages in buffer 401system.ruby.dir_cntrl0.forwardFromDir.avg_stall_time 0.986546 # Average number of cycles messages are stalled in this MB 402system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs 0.031201 # Average number of messages in buffer 403system.ruby.dir_cntrl0.requestToDir.avg_stall_time 11.686704 # Average number of cycles messages are stalled in this MB 404system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs 0.015672 # Average number of messages in buffer 405system.ruby.dir_cntrl0.responseFromDir.avg_stall_time 0.997531 # Average number of cycles messages are stalled in this MB 406system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs 0.031201 # Average number of messages in buffer 407system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time 0.997567 # Average number of cycles messages are stalled in this MB
400system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED 27947 # Cumulative time (in ticks) in various power states 401system.ruby.l1_cntrl0.cacheMemory.demand_hits 1727 # Number of cache demand hits 402system.ruby.l1_cntrl0.cacheMemory.demand_misses 438 # Number of cache demand misses 403system.ruby.l1_cntrl0.cacheMemory.demand_accesses 2165 # Number of cache demand accesses	408system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED 27947 # Cumulative time (in ticks) in various power states 409system.ruby.l1_cntrl0.cacheMemory.demand_hits 1727 # Number of cache demand hits 410system.ruby.l1_cntrl0.cacheMemory.demand_misses 438 # Number of cache demand misses 411system.ruby.l1_cntrl0.cacheMemory.demand_accesses 2165 # Number of cache demand accesses
	412system.ruby.l1_cntrl0.forwardToCache.avg_buf_msgs 0.015529 # Average number of messages in buffer 413system.ruby.l1_cntrl0.forwardToCache.avg_stall_time 6.904322 # Average number of cycles messages are stalled in this MB 414system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs 0.077501 # Average number of messages in buffer 415system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time 0.999964 # Average number of cycles messages are stalled in this MB 416system.ruby.l1_cntrl0.requestFromCache.avg_buf_msgs 0.062402 # Average number of messages in buffer 417system.ruby.l1_cntrl0.requestFromCache.avg_stall_time 1.999785 # Average number of cycles messages are stalled in this MB 418system.ruby.l1_cntrl0.responseToCache.avg_buf_msgs 0.015672 # Average number of messages in buffer 419system.ruby.l1_cntrl0.responseToCache.avg_stall_time 6.981215 # Average number of cycles messages are stalled in this MB
404system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED 27947 # Cumulative time (in ticks) in various power states 405system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED 27947 # Cumulative time (in ticks) in various power states 406system.ruby.memctrl_clk_domain.clock 3 # Clock period in ticks	420system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED 27947 # Cumulative time (in ticks) in various power states 421system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED 27947 # Cumulative time (in ticks) in various power states 422system.ruby.memctrl_clk_domain.clock 3 # Clock period in ticks
	423system.ruby.network.routers0.port_buffers03.avg_buf_msgs 0.015529 # Average number of messages in buffer 424system.ruby.network.routers0.port_buffers03.avg_stall_time 5.918205 # Average number of cycles messages are stalled in this MB 425system.ruby.network.routers0.port_buffers04.avg_buf_msgs 0.015672 # Average number of messages in buffer 426system.ruby.network.routers0.port_buffers04.avg_stall_time 5.984113 # Average number of cycles messages are stalled in this MB 427system.ruby.network.routers0.port_buffers07.avg_buf_msgs 0.093316 # Average number of messages in buffer 428system.ruby.network.routers0.port_buffers07.avg_stall_time 6.689566 # Average number of cycles messages are stalled in this MB
407system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED 27947 # Cumulative time (in ticks) in various power states 408system.ruby.network.routers0.percent_links_utilized 7.800479 409system.ruby.network.routers0.msg_count.Control::2 438 410system.ruby.network.routers0.msg_count.Data::2 434 411system.ruby.network.routers0.msg_count.Response_Data::4 438 412system.ruby.network.routers0.msg_count.Writeback_Control::3 434 413system.ruby.network.routers0.msg_bytes.Control::2 3504 414system.ruby.network.routers0.msg_bytes.Data::2 31248 415system.ruby.network.routers0.msg_bytes.Response_Data::4 31536 416system.ruby.network.routers0.msg_bytes.Writeback_Control::3 3472	429system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED 27947 # Cumulative time (in ticks) in various power states 430system.ruby.network.routers0.percent_links_utilized 7.800479 431system.ruby.network.routers0.msg_count.Control::2 438 432system.ruby.network.routers0.msg_count.Data::2 434 433system.ruby.network.routers0.msg_count.Response_Data::4 438 434system.ruby.network.routers0.msg_count.Writeback_Control::3 434 435system.ruby.network.routers0.msg_bytes.Control::2 3504 436system.ruby.network.routers0.msg_bytes.Data::2 31248 437system.ruby.network.routers0.msg_bytes.Response_Data::4 31536 438system.ruby.network.routers0.msg_bytes.Writeback_Control::3 3472
	439system.ruby.network.routers1.port_buffers02.avg_buf_msgs 0.031201 # Average number of messages in buffer 440system.ruby.network.routers1.port_buffers02.avg_stall_time 10.687419 # Average number of cycles messages are stalled in this MB 441system.ruby.network.routers1.port_buffers06.avg_buf_msgs 0.015529 # Average number of messages in buffer 442system.ruby.network.routers1.port_buffers06.avg_stall_time 1.973021 # Average number of cycles messages are stalled in this MB 443system.ruby.network.routers1.port_buffers07.avg_buf_msgs 0.015672 # Average number of messages in buffer 444system.ruby.network.routers1.port_buffers07.avg_stall_time 1.994991 # Average number of cycles messages are stalled in this MB
417system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED 27947 # Cumulative time (in ticks) in various power states 418system.ruby.network.routers1.percent_links_utilized 7.800479 419system.ruby.network.routers1.msg_count.Control::2 438 420system.ruby.network.routers1.msg_count.Data::2 434 421system.ruby.network.routers1.msg_count.Response_Data::4 438 422system.ruby.network.routers1.msg_count.Writeback_Control::3 434 423system.ruby.network.routers1.msg_bytes.Control::2 3504 424system.ruby.network.routers1.msg_bytes.Data::2 31248 425system.ruby.network.routers1.msg_bytes.Response_Data::4 31536 426system.ruby.network.routers1.msg_bytes.Writeback_Control::3 3472	445system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED 27947 # Cumulative time (in ticks) in various power states 446system.ruby.network.routers1.percent_links_utilized 7.800479 447system.ruby.network.routers1.msg_count.Control::2 438 448system.ruby.network.routers1.msg_count.Data::2 434 449system.ruby.network.routers1.msg_count.Response_Data::4 438 450system.ruby.network.routers1.msg_count.Writeback_Control::3 434 451system.ruby.network.routers1.msg_bytes.Control::2 3504 452system.ruby.network.routers1.msg_bytes.Data::2 31248 453system.ruby.network.routers1.msg_bytes.Response_Data::4 31536 454system.ruby.network.routers1.msg_bytes.Writeback_Control::3 3472
	455system.ruby.network.int_link_buffers02.avg_buf_msgs 0.031201 # Average number of messages in buffer 456system.ruby.network.int_link_buffers02.avg_stall_time 7.689137 # Average number of cycles messages are stalled in this MB 457system.ruby.network.int_link_buffers08.avg_buf_msgs 0.015529 # Average number of messages in buffer 458system.ruby.network.int_link_buffers08.avg_stall_time 2.959425 # Average number of cycles messages are stalled in this MB 459system.ruby.network.int_link_buffers09.avg_buf_msgs 0.015672 # Average number of messages in buffer 460system.ruby.network.int_link_buffers09.avg_stall_time 2.992379 # Average number of cycles messages are stalled in this MB 461system.ruby.network.int_link_buffers13.avg_buf_msgs 0.015529 # Average number of messages in buffer 462system.ruby.network.int_link_buffers13.avg_stall_time 4.932017 # Average number of cycles messages are stalled in this MB 463system.ruby.network.int_link_buffers14.avg_buf_msgs 0.015672 # Average number of messages in buffer 464system.ruby.network.int_link_buffers14.avg_stall_time 4.986940 # Average number of cycles messages are stalled in this MB 465system.ruby.network.int_link_buffers17.avg_buf_msgs 0.031201 # Average number of messages in buffer 466system.ruby.network.int_link_buffers17.avg_stall_time 9.688064 # Average number of cycles messages are stalled in this MB 467system.ruby.network.routers2.port_buffers03.avg_buf_msgs 0.015529 # Average number of messages in buffer 468system.ruby.network.routers2.port_buffers03.avg_stall_time 3.945756 # Average number of cycles messages are stalled in this MB 469system.ruby.network.routers2.port_buffers04.avg_buf_msgs 0.015672 # Average number of messages in buffer 470system.ruby.network.routers2.port_buffers04.avg_stall_time 3.989695 # Average number of cycles messages are stalled in this MB 471system.ruby.network.routers2.port_buffers07.avg_buf_msgs 0.031201 # Average number of messages in buffer 472system.ruby.network.routers2.port_buffers07.avg_stall_time 8.688636 # Average number of cycles messages are stalled in this MB
427system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED 27947 # Cumulative time (in ticks) in various power states 428system.ruby.network.routers2.percent_links_utilized 7.800479 429system.ruby.network.routers2.msg_count.Control::2 438 430system.ruby.network.routers2.msg_count.Data::2 434 431system.ruby.network.routers2.msg_count.Response_Data::4 438 432system.ruby.network.routers2.msg_count.Writeback_Control::3 434 433system.ruby.network.routers2.msg_bytes.Control::2 3504 434system.ruby.network.routers2.msg_bytes.Data::2 31248 435system.ruby.network.routers2.msg_bytes.Response_Data::4 31536 436system.ruby.network.routers2.msg_bytes.Writeback_Control::3 3472 437system.ruby.network.pwrStateResidencyTicks::UNDEFINED 27947 # Cumulative time (in ticks) in various power states 438system.ruby.network.msg_count.Control 1314 439system.ruby.network.msg_count.Data 1302 440system.ruby.network.msg_count.Response_Data 1314 441system.ruby.network.msg_count.Writeback_Control 1302 442system.ruby.network.msg_byte.Control 10512 443system.ruby.network.msg_byte.Data 93744 444system.ruby.network.msg_byte.Response_Data 94608 445system.ruby.network.msg_byte.Writeback_Control 10416 446system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED 27947 # Cumulative time (in ticks) in various power states 447system.ruby.network.routers0.throttle0.link_utilization 7.829105 448system.ruby.network.routers0.throttle0.msg_count.Response_Data::4 438 449system.ruby.network.routers0.throttle0.msg_count.Writeback_Control::3 434 450system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::4 31536 451system.ruby.network.routers0.throttle0.msg_bytes.Writeback_Control::3 3472 452system.ruby.network.routers0.throttle1.link_utilization 7.771854 453system.ruby.network.routers0.throttle1.msg_count.Control::2 438 454system.ruby.network.routers0.throttle1.msg_count.Data::2 434 455system.ruby.network.routers0.throttle1.msg_bytes.Control::2 3504 456system.ruby.network.routers0.throttle1.msg_bytes.Data::2 31248 457system.ruby.network.routers1.throttle0.link_utilization 7.771854 458system.ruby.network.routers1.throttle0.msg_count.Control::2 438 459system.ruby.network.routers1.throttle0.msg_count.Data::2 434 460system.ruby.network.routers1.throttle0.msg_bytes.Control::2 3504 461system.ruby.network.routers1.throttle0.msg_bytes.Data::2 31248 462system.ruby.network.routers1.throttle1.link_utilization 7.829105 463system.ruby.network.routers1.throttle1.msg_count.Response_Data::4 438 464system.ruby.network.routers1.throttle1.msg_count.Writeback_Control::3 434 465system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::4 31536 466system.ruby.network.routers1.throttle1.msg_bytes.Writeback_Control::3 3472 467system.ruby.network.routers2.throttle0.link_utilization 7.829105 468system.ruby.network.routers2.throttle0.msg_count.Response_Data::4 438 469system.ruby.network.routers2.throttle0.msg_count.Writeback_Control::3 434 470system.ruby.network.routers2.throttle0.msg_bytes.Response_Data::4 31536 471system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Control::3 3472 472system.ruby.network.routers2.throttle1.link_utilization 7.771854 473system.ruby.network.routers2.throttle1.msg_count.Control::2 438 474system.ruby.network.routers2.throttle1.msg_count.Data::2 434 475system.ruby.network.routers2.throttle1.msg_bytes.Control::2 3504 476system.ruby.network.routers2.throttle1.msg_bytes.Data::2 31248 477system.ruby.delayVCHist.vnet_1::bucket_size 1 # delay histogram for vnet_1 478system.ruby.delayVCHist.vnet_1::max_bucket 9 # delay histogram for vnet_1 479system.ruby.delayVCHist.vnet_1::samples 438 # delay histogram for vnet_1 480system.ruby.delayVCHist.vnet_1 \| 438 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% # delay histogram for vnet_1 481system.ruby.delayVCHist.vnet_1::total 438 # delay histogram for vnet_1 482system.ruby.delayVCHist.vnet_2::bucket_size 1 # delay histogram for vnet_2 483system.ruby.delayVCHist.vnet_2::max_bucket 9 # delay histogram for vnet_2 484system.ruby.delayVCHist.vnet_2::samples 434 # delay histogram for vnet_2 485system.ruby.delayVCHist.vnet_2 \| 434 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% # delay histogram for vnet_2 486system.ruby.delayVCHist.vnet_2::total 434 # delay histogram for vnet_2 487system.ruby.LD.latency_hist_seqr::bucket_size 32 488system.ruby.LD.latency_hist_seqr::max_bucket 319 489system.ruby.LD.latency_hist_seqr::samples 289 490system.ruby.LD.latency_hist_seqr::mean 23.332180 491system.ruby.LD.latency_hist_seqr::gmean 5.457216 492system.ruby.LD.latency_hist_seqr::stdev 32.553168 493system.ruby.LD.latency_hist_seqr \| 161 55.71% 55.71% \| 72 24.91% 80.62% \| 54 18.69% 99.31% \| 0 0.00% 99.31% \| 0 0.00% 99.31% \| 1 0.35% 99.65% \| 0 0.00% 99.65% \| 0 0.00% 99.65% \| 0 0.00% 99.65% \| 1 0.35% 100.00% 494system.ruby.LD.latency_hist_seqr::total 289 495system.ruby.LD.hit_latency_hist_seqr::bucket_size 1 496system.ruby.LD.hit_latency_hist_seqr::max_bucket 9 497system.ruby.LD.hit_latency_hist_seqr::samples 161 498system.ruby.LD.hit_latency_hist_seqr::mean 1 499system.ruby.LD.hit_latency_hist_seqr::gmean 1 500system.ruby.LD.hit_latency_hist_seqr \| 0 0.00% 0.00% \| 161 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 501system.ruby.LD.hit_latency_hist_seqr::total 161 502system.ruby.LD.miss_latency_hist_seqr::bucket_size 32 503system.ruby.LD.miss_latency_hist_seqr::max_bucket 319 504system.ruby.LD.miss_latency_hist_seqr::samples 128 505system.ruby.LD.miss_latency_hist_seqr::mean 51.421875 506system.ruby.LD.miss_latency_hist_seqr::gmean 46.125665 507system.ruby.LD.miss_latency_hist_seqr::stdev 31.235103 508system.ruby.LD.miss_latency_hist_seqr \| 0 0.00% 0.00% \| 72 56.25% 56.25% \| 54 42.19% 98.44% \| 0 0.00% 98.44% \| 0 0.00% 98.44% \| 1 0.78% 99.22% \| 0 0.00% 99.22% \| 0 0.00% 99.22% \| 0 0.00% 99.22% \| 1 0.78% 100.00% 509system.ruby.LD.miss_latency_hist_seqr::total 128 510system.ruby.ST.latency_hist_seqr::bucket_size 16 511system.ruby.ST.latency_hist_seqr::max_bucket 159 512system.ruby.ST.latency_hist_seqr::samples 279 513system.ruby.ST.latency_hist_seqr::mean 13.150538 514system.ruby.ST.latency_hist_seqr::gmean 2.682693 515system.ruby.ST.latency_hist_seqr::stdev 23.311750 516system.ruby.ST.latency_hist_seqr \| 206 73.84% 73.84% \| 0 0.00% 73.84% \| 45 16.13% 89.96% \| 2 0.72% 90.68% \| 22 7.89% 98.57% \| 2 0.72% 99.28% \| 0 0.00% 99.28% \| 1 0.36% 99.64% \| 1 0.36% 100.00% \| 0 0.00% 100.00% 517system.ruby.ST.latency_hist_seqr::total 279 518system.ruby.ST.hit_latency_hist_seqr::bucket_size 1 519system.ruby.ST.hit_latency_hist_seqr::max_bucket 9 520system.ruby.ST.hit_latency_hist_seqr::samples 206 521system.ruby.ST.hit_latency_hist_seqr::mean 1 522system.ruby.ST.hit_latency_hist_seqr::gmean 1 523system.ruby.ST.hit_latency_hist_seqr \| 0 0.00% 0.00% \| 206 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 524system.ruby.ST.hit_latency_hist_seqr::total 206 525system.ruby.ST.miss_latency_hist_seqr::bucket_size 16 526system.ruby.ST.miss_latency_hist_seqr::max_bucket 159 527system.ruby.ST.miss_latency_hist_seqr::samples 73 528system.ruby.ST.miss_latency_hist_seqr::mean 47.438356 529system.ruby.ST.miss_latency_hist_seqr::gmean 43.447321 530system.ruby.ST.miss_latency_hist_seqr::stdev 21.997466 531system.ruby.ST.miss_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 45 61.64% 61.64% \| 2 2.74% 64.38% \| 22 30.14% 94.52% \| 2 2.74% 97.26% \| 0 0.00% 97.26% \| 1 1.37% 98.63% \| 1 1.37% 100.00% \| 0 0.00% 100.00% 532system.ruby.ST.miss_latency_hist_seqr::total 73 533system.ruby.IFETCH.latency_hist_seqr::bucket_size 32 534system.ruby.IFETCH.latency_hist_seqr::max_bucket 319 535system.ruby.IFETCH.latency_hist_seqr::samples 1597 536system.ruby.IFETCH.latency_hist_seqr::mean 9.624296 537system.ruby.IFETCH.latency_hist_seqr::gmean 1.809372 538system.ruby.IFETCH.latency_hist_seqr::stdev 22.939232 539system.ruby.IFETCH.latency_hist_seqr \| 1360 85.16% 85.16% \| 83 5.20% 90.36% \| 146 9.14% 99.50% \| 1 0.06% 99.56% \| 1 0.06% 99.62% \| 6 0.38% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 540system.ruby.IFETCH.latency_hist_seqr::total 1597 541system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size 1 542system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket 9 543system.ruby.IFETCH.hit_latency_hist_seqr::samples 1360 544system.ruby.IFETCH.hit_latency_hist_seqr::mean 1 545system.ruby.IFETCH.hit_latency_hist_seqr::gmean 1 546system.ruby.IFETCH.hit_latency_hist_seqr \| 0 0.00% 0.00% \| 1360 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 547system.ruby.IFETCH.hit_latency_hist_seqr::total 1360 548system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size 32 549system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket 319 550system.ruby.IFETCH.miss_latency_hist_seqr::samples 237 551system.ruby.IFETCH.miss_latency_hist_seqr::mean 59.113924 552system.ruby.IFETCH.miss_latency_hist_seqr::gmean 54.365760 553system.ruby.IFETCH.miss_latency_hist_seqr::stdev 25.891554 554system.ruby.IFETCH.miss_latency_hist_seqr \| 0 0.00% 0.00% \| 83 35.02% 35.02% \| 146 61.60% 96.62% \| 1 0.42% 97.05% \| 1 0.42% 97.47% \| 6 2.53% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 555system.ruby.IFETCH.miss_latency_hist_seqr::total 237 556system.ruby.Directory.miss_mach_latency_hist_seqr::bucket_size 32 557system.ruby.Directory.miss_mach_latency_hist_seqr::max_bucket 319 558system.ruby.Directory.miss_mach_latency_hist_seqr::samples 438 559system.ruby.Directory.miss_mach_latency_hist_seqr::mean 54.920091 560system.ruby.Directory.miss_mach_latency_hist_seqr::gmean 49.915756 561system.ruby.Directory.miss_mach_latency_hist_seqr::stdev 27.345330 562system.ruby.Directory.miss_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 202 46.12% 46.12% \| 224 51.14% 97.26% \| 2 0.46% 97.72% \| 2 0.46% 98.17% \| 7 1.60% 99.77% \| 0 0.00% 99.77% \| 0 0.00% 99.77% \| 0 0.00% 99.77% \| 1 0.23% 100.00% 563system.ruby.Directory.miss_mach_latency_hist_seqr::total 438 564system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size 1 565system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket 9 566system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples 1 567system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev nan 568system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request \| 1 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 569system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::total 1 570system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size 1 571system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket 9 572system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::samples 1 573system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::stdev nan 574system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward \| 1 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 575system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::total 1 576system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size 1 577system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket 9 578system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::samples 1 579system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev nan 580system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response \| 1 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 581system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::total 1 582system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size 8 583system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket 79 584system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::samples 1 585system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::mean 75 586system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean 75.000000 587system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev nan 588system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 1 100.00% 100.00% 589system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::total 1 590system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size 32 591system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket 319 592system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::samples 128 593system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::mean 51.421875 594system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::gmean 46.125665 595system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::stdev 31.235103 596system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 72 56.25% 56.25% \| 54 42.19% 98.44% \| 0 0.00% 98.44% \| 0 0.00% 98.44% \| 1 0.78% 99.22% \| 0 0.00% 99.22% \| 0 0.00% 99.22% \| 0 0.00% 99.22% \| 1 0.78% 100.00% 597system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::total 128 598system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size 16 599system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket 159 600system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::samples 73 601system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::mean 47.438356 602system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::gmean 43.447321 603system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::stdev 21.997466 604system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 45 61.64% 61.64% \| 2 2.74% 64.38% \| 22 30.14% 94.52% \| 2 2.74% 97.26% \| 0 0.00% 97.26% \| 1 1.37% 98.63% \| 1 1.37% 100.00% \| 0 0.00% 100.00% 605system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::total 73 606system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size 32 607system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket 319 608system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples 237 609system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean 59.113924 610system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean 54.365760 611system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev 25.891554 612system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 83 35.02% 35.02% \| 146 61.60% 96.62% \| 1 0.42% 97.05% \| 1 0.42% 97.47% \| 6 2.53% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 613system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total 237 614system.ruby.Directory_Controller.GETX 438 0.00% 0.00% 615system.ruby.Directory_Controller.PUTX 434 0.00% 0.00% 616system.ruby.Directory_Controller.Memory_Data 438 0.00% 0.00% 617system.ruby.Directory_Controller.Memory_Ack 434 0.00% 0.00% 618system.ruby.Directory_Controller.I.GETX 438 0.00% 0.00% 619system.ruby.Directory_Controller.M.PUTX 434 0.00% 0.00% 620system.ruby.Directory_Controller.IM.Memory_Data 438 0.00% 0.00% 621system.ruby.Directory_Controller.MI.Memory_Ack 434 0.00% 0.00% 622system.ruby.L1Cache_Controller.Load 289 0.00% 0.00% 623system.ruby.L1Cache_Controller.Ifetch 1597 0.00% 0.00% 624system.ruby.L1Cache_Controller.Store 279 0.00% 0.00% 625system.ruby.L1Cache_Controller.Data 438 0.00% 0.00% 626system.ruby.L1Cache_Controller.Replacement 434 0.00% 0.00% 627system.ruby.L1Cache_Controller.Writeback_Ack 434 0.00% 0.00% 628system.ruby.L1Cache_Controller.I.Load 128 0.00% 0.00% 629system.ruby.L1Cache_Controller.I.Ifetch 237 0.00% 0.00% 630system.ruby.L1Cache_Controller.I.Store 73 0.00% 0.00% 631system.ruby.L1Cache_Controller.M.Load 161 0.00% 0.00% 632system.ruby.L1Cache_Controller.M.Ifetch 1360 0.00% 0.00% 633system.ruby.L1Cache_Controller.M.Store 206 0.00% 0.00% 634system.ruby.L1Cache_Controller.M.Replacement 434 0.00% 0.00% 635system.ruby.L1Cache_Controller.MI.Writeback_Ack 434 0.00% 0.00% 636system.ruby.L1Cache_Controller.IS.Data 365 0.00% 0.00% 637system.ruby.L1Cache_Controller.IM.Data 73 0.00% 0.00% 638 639---------- End Simulation Statistics ----------	473system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED 27947 # Cumulative time (in ticks) in various power states 474system.ruby.network.routers2.percent_links_utilized 7.800479 475system.ruby.network.routers2.msg_count.Control::2 438 476system.ruby.network.routers2.msg_count.Data::2 434 477system.ruby.network.routers2.msg_count.Response_Data::4 438 478system.ruby.network.routers2.msg_count.Writeback_Control::3 434 479system.ruby.network.routers2.msg_bytes.Control::2 3504 480system.ruby.network.routers2.msg_bytes.Data::2 31248 481system.ruby.network.routers2.msg_bytes.Response_Data::4 31536 482system.ruby.network.routers2.msg_bytes.Writeback_Control::3 3472 483system.ruby.network.pwrStateResidencyTicks::UNDEFINED 27947 # Cumulative time (in ticks) in various power states 484system.ruby.network.msg_count.Control 1314 485system.ruby.network.msg_count.Data 1302 486system.ruby.network.msg_count.Response_Data 1314 487system.ruby.network.msg_count.Writeback_Control 1302 488system.ruby.network.msg_byte.Control 10512 489system.ruby.network.msg_byte.Data 93744 490system.ruby.network.msg_byte.Response_Data 94608 491system.ruby.network.msg_byte.Writeback_Control 10416 492system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED 27947 # Cumulative time (in ticks) in various power states 493system.ruby.network.routers0.throttle0.link_utilization 7.829105 494system.ruby.network.routers0.throttle0.msg_count.Response_Data::4 438 495system.ruby.network.routers0.throttle0.msg_count.Writeback_Control::3 434 496system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::4 31536 497system.ruby.network.routers0.throttle0.msg_bytes.Writeback_Control::3 3472 498system.ruby.network.routers0.throttle1.link_utilization 7.771854 499system.ruby.network.routers0.throttle1.msg_count.Control::2 438 500system.ruby.network.routers0.throttle1.msg_count.Data::2 434 501system.ruby.network.routers0.throttle1.msg_bytes.Control::2 3504 502system.ruby.network.routers0.throttle1.msg_bytes.Data::2 31248 503system.ruby.network.routers1.throttle0.link_utilization 7.771854 504system.ruby.network.routers1.throttle0.msg_count.Control::2 438 505system.ruby.network.routers1.throttle0.msg_count.Data::2 434 506system.ruby.network.routers1.throttle0.msg_bytes.Control::2 3504 507system.ruby.network.routers1.throttle0.msg_bytes.Data::2 31248 508system.ruby.network.routers1.throttle1.link_utilization 7.829105 509system.ruby.network.routers1.throttle1.msg_count.Response_Data::4 438 510system.ruby.network.routers1.throttle1.msg_count.Writeback_Control::3 434 511system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::4 31536 512system.ruby.network.routers1.throttle1.msg_bytes.Writeback_Control::3 3472 513system.ruby.network.routers2.throttle0.link_utilization 7.829105 514system.ruby.network.routers2.throttle0.msg_count.Response_Data::4 438 515system.ruby.network.routers2.throttle0.msg_count.Writeback_Control::3 434 516system.ruby.network.routers2.throttle0.msg_bytes.Response_Data::4 31536 517system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Control::3 3472 518system.ruby.network.routers2.throttle1.link_utilization 7.771854 519system.ruby.network.routers2.throttle1.msg_count.Control::2 438 520system.ruby.network.routers2.throttle1.msg_count.Data::2 434 521system.ruby.network.routers2.throttle1.msg_bytes.Control::2 3504 522system.ruby.network.routers2.throttle1.msg_bytes.Data::2 31248 523system.ruby.delayVCHist.vnet_1::bucket_size 1 # delay histogram for vnet_1 524system.ruby.delayVCHist.vnet_1::max_bucket 9 # delay histogram for vnet_1 525system.ruby.delayVCHist.vnet_1::samples 438 # delay histogram for vnet_1 526system.ruby.delayVCHist.vnet_1 \| 438 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% # delay histogram for vnet_1 527system.ruby.delayVCHist.vnet_1::total 438 # delay histogram for vnet_1 528system.ruby.delayVCHist.vnet_2::bucket_size 1 # delay histogram for vnet_2 529system.ruby.delayVCHist.vnet_2::max_bucket 9 # delay histogram for vnet_2 530system.ruby.delayVCHist.vnet_2::samples 434 # delay histogram for vnet_2 531system.ruby.delayVCHist.vnet_2 \| 434 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% # delay histogram for vnet_2 532system.ruby.delayVCHist.vnet_2::total 434 # delay histogram for vnet_2 533system.ruby.LD.latency_hist_seqr::bucket_size 32 534system.ruby.LD.latency_hist_seqr::max_bucket 319 535system.ruby.LD.latency_hist_seqr::samples 289 536system.ruby.LD.latency_hist_seqr::mean 23.332180 537system.ruby.LD.latency_hist_seqr::gmean 5.457216 538system.ruby.LD.latency_hist_seqr::stdev 32.553168 539system.ruby.LD.latency_hist_seqr \| 161 55.71% 55.71% \| 72 24.91% 80.62% \| 54 18.69% 99.31% \| 0 0.00% 99.31% \| 0 0.00% 99.31% \| 1 0.35% 99.65% \| 0 0.00% 99.65% \| 0 0.00% 99.65% \| 0 0.00% 99.65% \| 1 0.35% 100.00% 540system.ruby.LD.latency_hist_seqr::total 289 541system.ruby.LD.hit_latency_hist_seqr::bucket_size 1 542system.ruby.LD.hit_latency_hist_seqr::max_bucket 9 543system.ruby.LD.hit_latency_hist_seqr::samples 161 544system.ruby.LD.hit_latency_hist_seqr::mean 1 545system.ruby.LD.hit_latency_hist_seqr::gmean 1 546system.ruby.LD.hit_latency_hist_seqr \| 0 0.00% 0.00% \| 161 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 547system.ruby.LD.hit_latency_hist_seqr::total 161 548system.ruby.LD.miss_latency_hist_seqr::bucket_size 32 549system.ruby.LD.miss_latency_hist_seqr::max_bucket 319 550system.ruby.LD.miss_latency_hist_seqr::samples 128 551system.ruby.LD.miss_latency_hist_seqr::mean 51.421875 552system.ruby.LD.miss_latency_hist_seqr::gmean 46.125665 553system.ruby.LD.miss_latency_hist_seqr::stdev 31.235103 554system.ruby.LD.miss_latency_hist_seqr \| 0 0.00% 0.00% \| 72 56.25% 56.25% \| 54 42.19% 98.44% \| 0 0.00% 98.44% \| 0 0.00% 98.44% \| 1 0.78% 99.22% \| 0 0.00% 99.22% \| 0 0.00% 99.22% \| 0 0.00% 99.22% \| 1 0.78% 100.00% 555system.ruby.LD.miss_latency_hist_seqr::total 128 556system.ruby.ST.latency_hist_seqr::bucket_size 16 557system.ruby.ST.latency_hist_seqr::max_bucket 159 558system.ruby.ST.latency_hist_seqr::samples 279 559system.ruby.ST.latency_hist_seqr::mean 13.150538 560system.ruby.ST.latency_hist_seqr::gmean 2.682693 561system.ruby.ST.latency_hist_seqr::stdev 23.311750 562system.ruby.ST.latency_hist_seqr \| 206 73.84% 73.84% \| 0 0.00% 73.84% \| 45 16.13% 89.96% \| 2 0.72% 90.68% \| 22 7.89% 98.57% \| 2 0.72% 99.28% \| 0 0.00% 99.28% \| 1 0.36% 99.64% \| 1 0.36% 100.00% \| 0 0.00% 100.00% 563system.ruby.ST.latency_hist_seqr::total 279 564system.ruby.ST.hit_latency_hist_seqr::bucket_size 1 565system.ruby.ST.hit_latency_hist_seqr::max_bucket 9 566system.ruby.ST.hit_latency_hist_seqr::samples 206 567system.ruby.ST.hit_latency_hist_seqr::mean 1 568system.ruby.ST.hit_latency_hist_seqr::gmean 1 569system.ruby.ST.hit_latency_hist_seqr \| 0 0.00% 0.00% \| 206 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 570system.ruby.ST.hit_latency_hist_seqr::total 206 571system.ruby.ST.miss_latency_hist_seqr::bucket_size 16 572system.ruby.ST.miss_latency_hist_seqr::max_bucket 159 573system.ruby.ST.miss_latency_hist_seqr::samples 73 574system.ruby.ST.miss_latency_hist_seqr::mean 47.438356 575system.ruby.ST.miss_latency_hist_seqr::gmean 43.447321 576system.ruby.ST.miss_latency_hist_seqr::stdev 21.997466 577system.ruby.ST.miss_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 45 61.64% 61.64% \| 2 2.74% 64.38% \| 22 30.14% 94.52% \| 2 2.74% 97.26% \| 0 0.00% 97.26% \| 1 1.37% 98.63% \| 1 1.37% 100.00% \| 0 0.00% 100.00% 578system.ruby.ST.miss_latency_hist_seqr::total 73 579system.ruby.IFETCH.latency_hist_seqr::bucket_size 32 580system.ruby.IFETCH.latency_hist_seqr::max_bucket 319 581system.ruby.IFETCH.latency_hist_seqr::samples 1597 582system.ruby.IFETCH.latency_hist_seqr::mean 9.624296 583system.ruby.IFETCH.latency_hist_seqr::gmean 1.809372 584system.ruby.IFETCH.latency_hist_seqr::stdev 22.939232 585system.ruby.IFETCH.latency_hist_seqr \| 1360 85.16% 85.16% \| 83 5.20% 90.36% \| 146 9.14% 99.50% \| 1 0.06% 99.56% \| 1 0.06% 99.62% \| 6 0.38% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 586system.ruby.IFETCH.latency_hist_seqr::total 1597 587system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size 1 588system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket 9 589system.ruby.IFETCH.hit_latency_hist_seqr::samples 1360 590system.ruby.IFETCH.hit_latency_hist_seqr::mean 1 591system.ruby.IFETCH.hit_latency_hist_seqr::gmean 1 592system.ruby.IFETCH.hit_latency_hist_seqr \| 0 0.00% 0.00% \| 1360 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 593system.ruby.IFETCH.hit_latency_hist_seqr::total 1360 594system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size 32 595system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket 319 596system.ruby.IFETCH.miss_latency_hist_seqr::samples 237 597system.ruby.IFETCH.miss_latency_hist_seqr::mean 59.113924 598system.ruby.IFETCH.miss_latency_hist_seqr::gmean 54.365760 599system.ruby.IFETCH.miss_latency_hist_seqr::stdev 25.891554 600system.ruby.IFETCH.miss_latency_hist_seqr \| 0 0.00% 0.00% \| 83 35.02% 35.02% \| 146 61.60% 96.62% \| 1 0.42% 97.05% \| 1 0.42% 97.47% \| 6 2.53% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 601system.ruby.IFETCH.miss_latency_hist_seqr::total 237 602system.ruby.Directory.miss_mach_latency_hist_seqr::bucket_size 32 603system.ruby.Directory.miss_mach_latency_hist_seqr::max_bucket 319 604system.ruby.Directory.miss_mach_latency_hist_seqr::samples 438 605system.ruby.Directory.miss_mach_latency_hist_seqr::mean 54.920091 606system.ruby.Directory.miss_mach_latency_hist_seqr::gmean 49.915756 607system.ruby.Directory.miss_mach_latency_hist_seqr::stdev 27.345330 608system.ruby.Directory.miss_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 202 46.12% 46.12% \| 224 51.14% 97.26% \| 2 0.46% 97.72% \| 2 0.46% 98.17% \| 7 1.60% 99.77% \| 0 0.00% 99.77% \| 0 0.00% 99.77% \| 0 0.00% 99.77% \| 1 0.23% 100.00% 609system.ruby.Directory.miss_mach_latency_hist_seqr::total 438 610system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size 1 611system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket 9 612system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples 1 613system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev nan 614system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request \| 1 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 615system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::total 1 616system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size 1 617system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket 9 618system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::samples 1 619system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::stdev nan 620system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward \| 1 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 621system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::total 1 622system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size 1 623system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket 9 624system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::samples 1 625system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev nan 626system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response \| 1 100.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 627system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::total 1 628system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size 8 629system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket 79 630system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::samples 1 631system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::mean 75 632system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean 75.000000 633system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev nan 634system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 1 100.00% 100.00% 635system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::total 1 636system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size 32 637system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket 319 638system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::samples 128 639system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::mean 51.421875 640system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::gmean 46.125665 641system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::stdev 31.235103 642system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 72 56.25% 56.25% \| 54 42.19% 98.44% \| 0 0.00% 98.44% \| 0 0.00% 98.44% \| 1 0.78% 99.22% \| 0 0.00% 99.22% \| 0 0.00% 99.22% \| 0 0.00% 99.22% \| 1 0.78% 100.00% 643system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::total 128 644system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size 16 645system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket 159 646system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::samples 73 647system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::mean 47.438356 648system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::gmean 43.447321 649system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::stdev 21.997466 650system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 0 0.00% 0.00% \| 45 61.64% 61.64% \| 2 2.74% 64.38% \| 22 30.14% 94.52% \| 2 2.74% 97.26% \| 0 0.00% 97.26% \| 1 1.37% 98.63% \| 1 1.37% 100.00% \| 0 0.00% 100.00% 651system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::total 73 652system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size 32 653system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket 319 654system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples 237 655system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean 59.113924 656system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean 54.365760 657system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev 25.891554 658system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr \| 0 0.00% 0.00% \| 83 35.02% 35.02% \| 146 61.60% 96.62% \| 1 0.42% 97.05% \| 1 0.42% 97.47% \| 6 2.53% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% \| 0 0.00% 100.00% 659system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total 237 660system.ruby.Directory_Controller.GETX 438 0.00% 0.00% 661system.ruby.Directory_Controller.PUTX 434 0.00% 0.00% 662system.ruby.Directory_Controller.Memory_Data 438 0.00% 0.00% 663system.ruby.Directory_Controller.Memory_Ack 434 0.00% 0.00% 664system.ruby.Directory_Controller.I.GETX 438 0.00% 0.00% 665system.ruby.Directory_Controller.M.PUTX 434 0.00% 0.00% 666system.ruby.Directory_Controller.IM.Memory_Data 438 0.00% 0.00% 667system.ruby.Directory_Controller.MI.Memory_Ack 434 0.00% 0.00% 668system.ruby.L1Cache_Controller.Load 289 0.00% 0.00% 669system.ruby.L1Cache_Controller.Ifetch 1597 0.00% 0.00% 670system.ruby.L1Cache_Controller.Store 279 0.00% 0.00% 671system.ruby.L1Cache_Controller.Data 438 0.00% 0.00% 672system.ruby.L1Cache_Controller.Replacement 434 0.00% 0.00% 673system.ruby.L1Cache_Controller.Writeback_Ack 434 0.00% 0.00% 674system.ruby.L1Cache_Controller.I.Load 128 0.00% 0.00% 675system.ruby.L1Cache_Controller.I.Ifetch 237 0.00% 0.00% 676system.ruby.L1Cache_Controller.I.Store 73 0.00% 0.00% 677system.ruby.L1Cache_Controller.M.Load 161 0.00% 0.00% 678system.ruby.L1Cache_Controller.M.Ifetch 1360 0.00% 0.00% 679system.ruby.L1Cache_Controller.M.Store 206 0.00% 0.00% 680system.ruby.L1Cache_Controller.M.Replacement 434 0.00% 0.00% 681system.ruby.L1Cache_Controller.MI.Writeback_Ack 434 0.00% 0.00% 682system.ruby.L1Cache_Controller.IS.Data 365 0.00% 0.00% 683system.ruby.L1Cache_Controller.IM.Data 73 0.00% 0.00% 684 685---------- End Simulation Statistics ----------