102,103c102,103
< width=64
< master=system.physmem.port[0]
---
> width=8
> master=system.physmem.port