stats.txt (10242:cb4e86c17767) | stats.txt (10352:5f1f92bf76ee) |
---|---|
1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 0.000022 # Number of seconds simulated | 1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 0.000022 # Number of seconds simulated |
4sim_ticks 21842500 # Number of ticks simulated 5final_tick 21842500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) | 4sim_ticks 21611500 # Number of ticks simulated 5final_tick 21611500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) |
6sim_freq 1000000000000 # Frequency of simulated ticks | 6sim_freq 1000000000000 # Frequency of simulated ticks |
7host_inst_rate 54203 # Simulator instruction rate (inst/s) 8host_op_rate 54195 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 229554116 # Simulator tick rate (ticks/s) 10host_mem_usage 222444 # Number of bytes of host memory used 11host_seconds 0.10 # Real time elapsed on the host | 7host_inst_rate 39362 # Simulator instruction rate (inst/s) 8host_op_rate 39354 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 164927772 # Simulator tick rate (ticks/s) 10host_mem_usage 235848 # Number of bytes of host memory used 11host_seconds 0.13 # Real time elapsed on the host |
12sim_insts 5156 # Number of instructions simulated 13sim_ops 5156 # Number of ops (including micro ops) simulated 14system.voltage_domain.voltage 1 # Voltage in Volts 15system.clk_domain.clock 1000 # Clock period in ticks | 12sim_insts 5156 # Number of instructions simulated 13sim_ops 5156 # Number of ops (including micro ops) simulated 14system.voltage_domain.voltage 1 # Voltage in Volts 15system.clk_domain.clock 1000 # Clock period in ticks |
16system.physmem.bytes_read::cpu.inst 21440 # Number of bytes read from this memory 17system.physmem.bytes_read::cpu.data 9024 # Number of bytes read from this memory 18system.physmem.bytes_read::total 30464 # Number of bytes read from this memory 19system.physmem.bytes_inst_read::cpu.inst 21440 # Number of instructions bytes read from this memory 20system.physmem.bytes_inst_read::total 21440 # Number of instructions bytes read from this memory 21system.physmem.num_reads::cpu.inst 335 # Number of read requests responded to by this memory 22system.physmem.num_reads::cpu.data 141 # Number of read requests responded to by this memory 23system.physmem.num_reads::total 476 # Number of read requests responded to by this memory 24system.physmem.bw_read::cpu.inst 981572622 # Total read bandwidth from this memory (bytes/s) 25system.physmem.bw_read::cpu.data 413139522 # Total read bandwidth from this memory (bytes/s) 26system.physmem.bw_read::total 1394712144 # Total read bandwidth from this memory (bytes/s) 27system.physmem.bw_inst_read::cpu.inst 981572622 # Instruction read bandwidth from this memory (bytes/s) 28system.physmem.bw_inst_read::total 981572622 # Instruction read bandwidth from this memory (bytes/s) 29system.physmem.bw_total::cpu.inst 981572622 # Total bandwidth to/from this memory (bytes/s) 30system.physmem.bw_total::cpu.data 413139522 # Total bandwidth to/from this memory (bytes/s) 31system.physmem.bw_total::total 1394712144 # Total bandwidth to/from this memory (bytes/s) 32system.physmem.readReqs 476 # Number of read requests accepted | 16system.physmem.bytes_read::cpu.inst 21568 # Number of bytes read from this memory 17system.physmem.bytes_read::cpu.data 9088 # Number of bytes read from this memory 18system.physmem.bytes_read::total 30656 # Number of bytes read from this memory 19system.physmem.bytes_inst_read::cpu.inst 21568 # Number of instructions bytes read from this memory 20system.physmem.bytes_inst_read::total 21568 # Number of instructions bytes read from this memory 21system.physmem.num_reads::cpu.inst 337 # Number of read requests responded to by this memory 22system.physmem.num_reads::cpu.data 142 # Number of read requests responded to by this memory 23system.physmem.num_reads::total 479 # Number of read requests responded to by this memory 24system.physmem.bw_read::cpu.inst 997987183 # Total read bandwidth from this memory (bytes/s) 25system.physmem.bw_read::cpu.data 420516854 # Total read bandwidth from this memory (bytes/s) 26system.physmem.bw_read::total 1418504037 # Total read bandwidth from this memory (bytes/s) 27system.physmem.bw_inst_read::cpu.inst 997987183 # Instruction read bandwidth from this memory (bytes/s) 28system.physmem.bw_inst_read::total 997987183 # Instruction read bandwidth from this memory (bytes/s) 29system.physmem.bw_total::cpu.inst 997987183 # Total bandwidth to/from this memory (bytes/s) 30system.physmem.bw_total::cpu.data 420516854 # Total bandwidth to/from this memory (bytes/s) 31system.physmem.bw_total::total 1418504037 # Total bandwidth to/from this memory (bytes/s) 32system.physmem.readReqs 479 # Number of read requests accepted |
33system.physmem.writeReqs 0 # Number of write requests accepted | 33system.physmem.writeReqs 0 # Number of write requests accepted |
34system.physmem.readBursts 476 # Number of DRAM read bursts, including those serviced by the write queue | 34system.physmem.readBursts 479 # Number of DRAM read bursts, including those serviced by the write queue |
35system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue | 35system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue |
36system.physmem.bytesReadDRAM 30464 # Total number of bytes read from DRAM | 36system.physmem.bytesReadDRAM 30656 # Total number of bytes read from DRAM |
37system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue 38system.physmem.bytesWritten 0 # Total number of bytes written to DRAM | 37system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue 38system.physmem.bytesWritten 0 # Total number of bytes written to DRAM |
39system.physmem.bytesReadSys 30464 # Total read bytes from the system interface side | 39system.physmem.bytesReadSys 30656 # Total read bytes from the system interface side |
40system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side 41system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue 42system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one 43system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 44system.physmem.perBankRdBursts::0 30 # Per bank write bursts 45system.physmem.perBankRdBursts::1 0 # Per bank write bursts 46system.physmem.perBankRdBursts::2 1 # Per bank write bursts 47system.physmem.perBankRdBursts::3 0 # Per bank write bursts 48system.physmem.perBankRdBursts::4 7 # Per bank write bursts 49system.physmem.perBankRdBursts::5 3 # Per bank write bursts 50system.physmem.perBankRdBursts::6 13 # Per bank write bursts 51system.physmem.perBankRdBursts::7 54 # Per bank write bursts | 40system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side 41system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue 42system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one 43system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 44system.physmem.perBankRdBursts::0 30 # Per bank write bursts 45system.physmem.perBankRdBursts::1 0 # Per bank write bursts 46system.physmem.perBankRdBursts::2 1 # Per bank write bursts 47system.physmem.perBankRdBursts::3 0 # Per bank write bursts 48system.physmem.perBankRdBursts::4 7 # Per bank write bursts 49system.physmem.perBankRdBursts::5 3 # Per bank write bursts 50system.physmem.perBankRdBursts::6 13 # Per bank write bursts 51system.physmem.perBankRdBursts::7 54 # Per bank write bursts |
52system.physmem.perBankRdBursts::8 63 # Per bank write bursts | 52system.physmem.perBankRdBursts::8 64 # Per bank write bursts |
53system.physmem.perBankRdBursts::9 77 # Per bank write bursts | 53system.physmem.perBankRdBursts::9 77 # Per bank write bursts |
54system.physmem.perBankRdBursts::10 44 # Per bank write bursts | 54system.physmem.perBankRdBursts::10 43 # Per bank write bursts |
55system.physmem.perBankRdBursts::11 20 # Per bank write bursts 56system.physmem.perBankRdBursts::12 51 # Per bank write bursts 57system.physmem.perBankRdBursts::13 29 # Per bank write bursts | 55system.physmem.perBankRdBursts::11 20 # Per bank write bursts 56system.physmem.perBankRdBursts::12 51 # Per bank write bursts 57system.physmem.perBankRdBursts::13 29 # Per bank write bursts |
58system.physmem.perBankRdBursts::14 77 # Per bank write bursts | 58system.physmem.perBankRdBursts::14 80 # Per bank write bursts |
59system.physmem.perBankRdBursts::15 7 # Per bank write bursts 60system.physmem.perBankWrBursts::0 0 # Per bank write bursts 61system.physmem.perBankWrBursts::1 0 # Per bank write bursts 62system.physmem.perBankWrBursts::2 0 # Per bank write bursts 63system.physmem.perBankWrBursts::3 0 # Per bank write bursts 64system.physmem.perBankWrBursts::4 0 # Per bank write bursts 65system.physmem.perBankWrBursts::5 0 # Per bank write bursts 66system.physmem.perBankWrBursts::6 0 # Per bank write bursts 67system.physmem.perBankWrBursts::7 0 # Per bank write bursts 68system.physmem.perBankWrBursts::8 0 # Per bank write bursts 69system.physmem.perBankWrBursts::9 0 # Per bank write bursts 70system.physmem.perBankWrBursts::10 0 # Per bank write bursts 71system.physmem.perBankWrBursts::11 0 # Per bank write bursts 72system.physmem.perBankWrBursts::12 0 # Per bank write bursts 73system.physmem.perBankWrBursts::13 0 # Per bank write bursts 74system.physmem.perBankWrBursts::14 0 # Per bank write bursts 75system.physmem.perBankWrBursts::15 0 # Per bank write bursts 76system.physmem.numRdRetry 0 # Number of times read queue was full causing retry 77system.physmem.numWrRetry 0 # Number of times write queue was full causing retry | 59system.physmem.perBankRdBursts::15 7 # Per bank write bursts 60system.physmem.perBankWrBursts::0 0 # Per bank write bursts 61system.physmem.perBankWrBursts::1 0 # Per bank write bursts 62system.physmem.perBankWrBursts::2 0 # Per bank write bursts 63system.physmem.perBankWrBursts::3 0 # Per bank write bursts 64system.physmem.perBankWrBursts::4 0 # Per bank write bursts 65system.physmem.perBankWrBursts::5 0 # Per bank write bursts 66system.physmem.perBankWrBursts::6 0 # Per bank write bursts 67system.physmem.perBankWrBursts::7 0 # Per bank write bursts 68system.physmem.perBankWrBursts::8 0 # Per bank write bursts 69system.physmem.perBankWrBursts::9 0 # Per bank write bursts 70system.physmem.perBankWrBursts::10 0 # Per bank write bursts 71system.physmem.perBankWrBursts::11 0 # Per bank write bursts 72system.physmem.perBankWrBursts::12 0 # Per bank write bursts 73system.physmem.perBankWrBursts::13 0 # Per bank write bursts 74system.physmem.perBankWrBursts::14 0 # Per bank write bursts 75system.physmem.perBankWrBursts::15 0 # Per bank write bursts 76system.physmem.numRdRetry 0 # Number of times read queue was full causing retry 77system.physmem.numWrRetry 0 # Number of times write queue was full causing retry |
78system.physmem.totGap 21770000 # Total gap between requests | 78system.physmem.totGap 21538500 # Total gap between requests |
79system.physmem.readPktSize::0 0 # Read request sizes (log2) 80system.physmem.readPktSize::1 0 # Read request sizes (log2) 81system.physmem.readPktSize::2 0 # Read request sizes (log2) 82system.physmem.readPktSize::3 0 # Read request sizes (log2) 83system.physmem.readPktSize::4 0 # Read request sizes (log2) 84system.physmem.readPktSize::5 0 # Read request sizes (log2) | 79system.physmem.readPktSize::0 0 # Read request sizes (log2) 80system.physmem.readPktSize::1 0 # Read request sizes (log2) 81system.physmem.readPktSize::2 0 # Read request sizes (log2) 82system.physmem.readPktSize::3 0 # Read request sizes (log2) 83system.physmem.readPktSize::4 0 # Read request sizes (log2) 84system.physmem.readPktSize::5 0 # Read request sizes (log2) |
85system.physmem.readPktSize::6 476 # Read request sizes (log2) | 85system.physmem.readPktSize::6 479 # Read request sizes (log2) |
86system.physmem.writePktSize::0 0 # Write request sizes (log2) 87system.physmem.writePktSize::1 0 # Write request sizes (log2) 88system.physmem.writePktSize::2 0 # Write request sizes (log2) 89system.physmem.writePktSize::3 0 # Write request sizes (log2) 90system.physmem.writePktSize::4 0 # Write request sizes (log2) 91system.physmem.writePktSize::5 0 # Write request sizes (log2) 92system.physmem.writePktSize::6 0 # Write request sizes (log2) 93system.physmem.rdQLenPdf::0 284 # What read queue length does an incoming req see 94system.physmem.rdQLenPdf::1 132 # What read queue length does an incoming req see | 86system.physmem.writePktSize::0 0 # Write request sizes (log2) 87system.physmem.writePktSize::1 0 # Write request sizes (log2) 88system.physmem.writePktSize::2 0 # Write request sizes (log2) 89system.physmem.writePktSize::3 0 # Write request sizes (log2) 90system.physmem.writePktSize::4 0 # Write request sizes (log2) 91system.physmem.writePktSize::5 0 # Write request sizes (log2) 92system.physmem.writePktSize::6 0 # Write request sizes (log2) 93system.physmem.rdQLenPdf::0 284 # What read queue length does an incoming req see 94system.physmem.rdQLenPdf::1 132 # What read queue length does an incoming req see |
95system.physmem.rdQLenPdf::2 41 # What read queue length does an incoming req see 96system.physmem.rdQLenPdf::3 14 # What read queue length does an incoming req see | 95system.physmem.rdQLenPdf::2 42 # What read queue length does an incoming req see 96system.physmem.rdQLenPdf::3 16 # What read queue length does an incoming req see |
97system.physmem.rdQLenPdf::4 5 # What read queue length does an incoming req see 98system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see 99system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see 100system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see 101system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see 102system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see 103system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see 104system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see --- 76 unchanged lines hidden (view full) --- 181system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see 182system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see 183system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see 184system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see 185system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see 186system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see 187system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see 188system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see | 97system.physmem.rdQLenPdf::4 5 # What read queue length does an incoming req see 98system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see 99system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see 100system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see 101system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see 102system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see 103system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see 104system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see --- 76 unchanged lines hidden (view full) --- 181system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see 182system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see 183system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see 184system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see 185system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see 186system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see 187system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see 188system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see |
189system.physmem.bytesPerActivate::samples 108 # Bytes accessed per row activation 190system.physmem.bytesPerActivate::mean 255.407407 # Bytes accessed per row activation 191system.physmem.bytesPerActivate::gmean 175.497802 # Bytes accessed per row activation 192system.physmem.bytesPerActivate::stdev 250.634672 # Bytes accessed per row activation 193system.physmem.bytesPerActivate::0-127 31 28.70% 28.70% # Bytes accessed per row activation 194system.physmem.bytesPerActivate::128-255 39 36.11% 64.81% # Bytes accessed per row activation 195system.physmem.bytesPerActivate::256-383 16 14.81% 79.63% # Bytes accessed per row activation 196system.physmem.bytesPerActivate::384-511 8 7.41% 87.04% # Bytes accessed per row activation 197system.physmem.bytesPerActivate::512-639 4 3.70% 90.74% # Bytes accessed per row activation 198system.physmem.bytesPerActivate::640-767 1 0.93% 91.67% # Bytes accessed per row activation 199system.physmem.bytesPerActivate::768-895 3 2.78% 94.44% # Bytes accessed per row activation 200system.physmem.bytesPerActivate::896-1023 1 0.93% 95.37% # Bytes accessed per row activation 201system.physmem.bytesPerActivate::1024-1151 5 4.63% 100.00% # Bytes accessed per row activation 202system.physmem.bytesPerActivate::total 108 # Bytes accessed per row activation 203system.physmem.totQLat 4718000 # Total ticks spent queuing 204system.physmem.totMemAccLat 13643000 # Total ticks spent from burst creation until serviced by the DRAM 205system.physmem.totBusLat 2380000 # Total ticks spent in databus transfers 206system.physmem.avgQLat 9911.76 # Average queueing delay per DRAM burst | 189system.physmem.bytesPerActivate::samples 109 # Bytes accessed per row activation 190system.physmem.bytesPerActivate::mean 255.412844 # Bytes accessed per row activation 191system.physmem.bytesPerActivate::gmean 174.780194 # Bytes accessed per row activation 192system.physmem.bytesPerActivate::stdev 251.892291 # Bytes accessed per row activation 193system.physmem.bytesPerActivate::0-127 32 29.36% 29.36% # Bytes accessed per row activation 194system.physmem.bytesPerActivate::128-255 38 34.86% 64.22% # Bytes accessed per row activation 195system.physmem.bytesPerActivate::256-383 15 13.76% 77.98% # Bytes accessed per row activation 196system.physmem.bytesPerActivate::384-511 11 10.09% 88.07% # Bytes accessed per row activation 197system.physmem.bytesPerActivate::512-639 3 2.75% 90.83% # Bytes accessed per row activation 198system.physmem.bytesPerActivate::768-895 3 2.75% 93.58% # Bytes accessed per row activation 199system.physmem.bytesPerActivate::896-1023 2 1.83% 95.41% # Bytes accessed per row activation 200system.physmem.bytesPerActivate::1024-1151 5 4.59% 100.00% # Bytes accessed per row activation 201system.physmem.bytesPerActivate::total 109 # Bytes accessed per row activation 202system.physmem.totQLat 5548500 # Total ticks spent queuing 203system.physmem.totMemAccLat 14529750 # Total ticks spent from burst creation until serviced by the DRAM 204system.physmem.totBusLat 2395000 # Total ticks spent in databus transfers 205system.physmem.avgQLat 11583.51 # Average queueing delay per DRAM burst |
207system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst | 206system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst |
208system.physmem.avgMemAccLat 28661.76 # Average memory access latency per DRAM burst 209system.physmem.avgRdBW 1394.71 # Average DRAM read bandwidth in MiByte/s | 207system.physmem.avgMemAccLat 30333.51 # Average memory access latency per DRAM burst 208system.physmem.avgRdBW 1418.50 # Average DRAM read bandwidth in MiByte/s |
210system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s | 209system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s |
211system.physmem.avgRdBWSys 1394.71 # Average system read bandwidth in MiByte/s | 210system.physmem.avgRdBWSys 1418.50 # Average system read bandwidth in MiByte/s |
212system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s 213system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s | 211system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s 212system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s |
214system.physmem.busUtil 10.90 # Data bus utilization in percentage 215system.physmem.busUtilRead 10.90 # Data bus utilization in percentage for reads | 213system.physmem.busUtil 11.08 # Data bus utilization in percentage 214system.physmem.busUtilRead 11.08 # Data bus utilization in percentage for reads |
216system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes | 215system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes |
217system.physmem.avgRdQLen 1.70 # Average read queue length when enqueuing | 216system.physmem.avgRdQLen 1.76 # Average read queue length when enqueuing |
218system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing | 217system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing |
219system.physmem.readRowHits 358 # Number of row buffer hits during reads | 218system.physmem.readRowHits 360 # Number of row buffer hits during reads |
220system.physmem.writeRowHits 0 # Number of row buffer hits during writes | 219system.physmem.writeRowHits 0 # Number of row buffer hits during writes |
221system.physmem.readRowHitRate 75.21 # Row buffer hit rate for reads | 220system.physmem.readRowHitRate 75.16 # Row buffer hit rate for reads |
222system.physmem.writeRowHitRate nan # Row buffer hit rate for writes | 221system.physmem.writeRowHitRate nan # Row buffer hit rate for writes |
223system.physmem.avgGap 45735.29 # Average gap between requests 224system.physmem.pageHitRate 75.21 # Row buffer hit rate, read and write combined | 222system.physmem.avgGap 44965.55 # Average gap between requests 223system.physmem.pageHitRate 75.16 # Row buffer hit rate, read and write combined |
225system.physmem.memoryStateTime::IDLE 11000 # Time in different power states 226system.physmem.memoryStateTime::REF 520000 # Time in different power states 227system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states | 224system.physmem.memoryStateTime::IDLE 11000 # Time in different power states 225system.physmem.memoryStateTime::REF 520000 # Time in different power states 226system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states |
228system.physmem.memoryStateTime::ACT 15316000 # Time in different power states | 227system.physmem.memoryStateTime::ACT 15315250 # Time in different power states |
229system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states | 228system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states |
230system.membus.throughput 1394712144 # Throughput (bytes/s) 231system.membus.trans_dist::ReadReq 425 # Transaction distribution 232system.membus.trans_dist::ReadResp 425 # Transaction distribution | 229system.membus.throughput 1418504037 # Throughput (bytes/s) 230system.membus.trans_dist::ReadReq 428 # Transaction distribution 231system.membus.trans_dist::ReadResp 428 # Transaction distribution |
233system.membus.trans_dist::ReadExReq 51 # Transaction distribution 234system.membus.trans_dist::ReadExResp 51 # Transaction distribution | 232system.membus.trans_dist::ReadExReq 51 # Transaction distribution 233system.membus.trans_dist::ReadExResp 51 # Transaction distribution |
235system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 952 # Packet count per connected master and slave (bytes) 236system.membus.pkt_count::total 952 # Packet count per connected master and slave (bytes) 237system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 30464 # Cumulative packet size per connected master and slave (bytes) 238system.membus.tot_pkt_size::total 30464 # Cumulative packet size per connected master and slave (bytes) 239system.membus.data_through_bus 30464 # Total data (bytes) | 234system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 958 # Packet count per connected master and slave (bytes) 235system.membus.pkt_count::total 958 # Packet count per connected master and slave (bytes) 236system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 30656 # Cumulative packet size per connected master and slave (bytes) 237system.membus.tot_pkt_size::total 30656 # Cumulative packet size per connected master and slave (bytes) 238system.membus.data_through_bus 30656 # Total data (bytes) |
240system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) | 239system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) |
241system.membus.reqLayer0.occupancy 605000 # Layer occupancy (ticks) | 240system.membus.reqLayer0.occupancy 605500 # Layer occupancy (ticks) |
242system.membus.reqLayer0.utilization 2.8 # Layer utilization (%) | 241system.membus.reqLayer0.utilization 2.8 # Layer utilization (%) |
243system.membus.respLayer1.occupancy 4464750 # Layer occupancy (ticks) 244system.membus.respLayer1.utilization 20.4 # Layer utilization (%) | 242system.membus.respLayer1.occupancy 4492750 # Layer occupancy (ticks) 243system.membus.respLayer1.utilization 20.8 # Layer utilization (%) |
245system.cpu_clk_domain.clock 500 # Clock period in ticks | 244system.cpu_clk_domain.clock 500 # Clock period in ticks |
246system.cpu.branchPred.lookups 2178 # Number of BP lookups 247system.cpu.branchPred.condPredicted 1497 # Number of conditional branches predicted 248system.cpu.branchPred.condIncorrect 438 # Number of conditional branches incorrect 249system.cpu.branchPred.BTBLookups 1659 # Number of BTB lookups 250system.cpu.branchPred.BTBHits 491 # Number of BTB hits | 245system.cpu.branchPred.lookups 2196 # Number of BP lookups 246system.cpu.branchPred.condPredicted 1454 # Number of conditional branches predicted 247system.cpu.branchPred.condIncorrect 435 # Number of conditional branches incorrect 248system.cpu.branchPred.BTBLookups 1700 # Number of BTB lookups 249system.cpu.branchPred.BTBHits 564 # Number of BTB hits |
251system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. | 250system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. |
252system.cpu.branchPred.BTBHitPct 29.596142 # BTB Hit Percentage 253system.cpu.branchPred.usedRAS 258 # Number of times the RAS was used to get a target. 254system.cpu.branchPred.RASInCorrect 66 # Number of incorrect RAS predictions. | 251system.cpu.branchPred.BTBHitPct 33.176471 # BTB Hit Percentage 252system.cpu.branchPred.usedRAS 277 # Number of times the RAS was used to get a target. 253system.cpu.branchPred.RASInCorrect 69 # Number of incorrect RAS predictions. |
255system.cpu.dtb.read_hits 0 # DTB read hits 256system.cpu.dtb.read_misses 0 # DTB read misses 257system.cpu.dtb.read_accesses 0 # DTB read accesses 258system.cpu.dtb.write_hits 0 # DTB write hits 259system.cpu.dtb.write_misses 0 # DTB write misses 260system.cpu.dtb.write_accesses 0 # DTB write accesses 261system.cpu.dtb.hits 0 # DTB hits 262system.cpu.dtb.misses 0 # DTB misses 263system.cpu.dtb.accesses 0 # DTB accesses 264system.cpu.itb.read_hits 0 # DTB read hits 265system.cpu.itb.read_misses 0 # DTB read misses 266system.cpu.itb.read_accesses 0 # DTB read accesses 267system.cpu.itb.write_hits 0 # DTB write hits 268system.cpu.itb.write_misses 0 # DTB write misses 269system.cpu.itb.write_accesses 0 # DTB write accesses 270system.cpu.itb.hits 0 # DTB hits 271system.cpu.itb.misses 0 # DTB misses 272system.cpu.itb.accesses 0 # DTB accesses 273system.cpu.workload.num_syscalls 8 # Number of system calls | 254system.cpu.dtb.read_hits 0 # DTB read hits 255system.cpu.dtb.read_misses 0 # DTB read misses 256system.cpu.dtb.read_accesses 0 # DTB read accesses 257system.cpu.dtb.write_hits 0 # DTB write hits 258system.cpu.dtb.write_misses 0 # DTB write misses 259system.cpu.dtb.write_accesses 0 # DTB write accesses 260system.cpu.dtb.hits 0 # DTB hits 261system.cpu.dtb.misses 0 # DTB misses 262system.cpu.dtb.accesses 0 # DTB accesses 263system.cpu.itb.read_hits 0 # DTB read hits 264system.cpu.itb.read_misses 0 # DTB read misses 265system.cpu.itb.read_accesses 0 # DTB read accesses 266system.cpu.itb.write_hits 0 # DTB write hits 267system.cpu.itb.write_misses 0 # DTB write misses 268system.cpu.itb.write_accesses 0 # DTB write accesses 269system.cpu.itb.hits 0 # DTB hits 270system.cpu.itb.misses 0 # DTB misses 271system.cpu.itb.accesses 0 # DTB accesses 272system.cpu.workload.num_syscalls 8 # Number of system calls |
274system.cpu.numCycles 43686 # number of cpu cycles simulated | 273system.cpu.numCycles 43224 # number of cpu cycles simulated |
275system.cpu.numWorkItemsStarted 0 # number of work items this cpu started 276system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed | 274system.cpu.numWorkItemsStarted 0 # number of work items this cpu started 275system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed |
277system.cpu.fetch.icacheStallCycles 8839 # Number of cycles fetch is stalled on an Icache miss 278system.cpu.fetch.Insts 13190 # Number of instructions fetch has processed 279system.cpu.fetch.Branches 2178 # Number of branches that fetch encountered 280system.cpu.fetch.predictedBranches 749 # Number of branches that fetch has predicted taken 281system.cpu.fetch.Cycles 3214 # Number of cycles fetch has run and was not squashing or blocked 282system.cpu.fetch.SquashCycles 1378 # Number of cycles fetch has spent squashing 283system.cpu.fetch.BlockedCycles 1314 # Number of cycles fetch has spent blocked 284system.cpu.fetch.PendingTrapStallCycles 143 # Number of stall cycles due to pending traps 285system.cpu.fetch.CacheLines 1971 # Number of cache lines fetched 286system.cpu.fetch.IcacheSquashes 279 # Number of outstanding Icache misses that were squashed 287system.cpu.fetch.rateDist::samples 14424 # Number of instructions fetched each cycle (Total) 288system.cpu.fetch.rateDist::mean 0.914448 # Number of instructions fetched each cycle (Total) 289system.cpu.fetch.rateDist::stdev 2.226738 # Number of instructions fetched each cycle (Total) | 276system.cpu.fetch.icacheStallCycles 9138 # Number of cycles fetch is stalled on an Icache miss 277system.cpu.fetch.Insts 13312 # Number of instructions fetch has processed 278system.cpu.fetch.Branches 2196 # Number of branches that fetch encountered 279system.cpu.fetch.predictedBranches 841 # Number of branches that fetch has predicted taken 280system.cpu.fetch.Cycles 4920 # Number of cycles fetch has run and was not squashing or blocked 281system.cpu.fetch.SquashCycles 886 # Number of cycles fetch has spent squashing 282system.cpu.fetch.PendingTrapStallCycles 202 # Number of stall cycles due to pending traps 283system.cpu.fetch.CacheLines 2068 # Number of cache lines fetched 284system.cpu.fetch.IcacheSquashes 269 # Number of outstanding Icache misses that were squashed 285system.cpu.fetch.rateDist::samples 14703 # Number of instructions fetched each cycle (Total) 286system.cpu.fetch.rateDist::mean 0.905393 # Number of instructions fetched each cycle (Total) 287system.cpu.fetch.rateDist::stdev 2.198604 # Number of instructions fetched each cycle (Total) |
290system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) | 288system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) |
291system.cpu.fetch.rateDist::0 11210 77.72% 77.72% # Number of instructions fetched each cycle (Total) 292system.cpu.fetch.rateDist::1 1316 9.12% 86.84% # Number of instructions fetched each cycle (Total) 293system.cpu.fetch.rateDist::2 106 0.73% 87.58% # Number of instructions fetched each cycle (Total) 294system.cpu.fetch.rateDist::3 131 0.91% 88.48% # Number of instructions fetched each cycle (Total) 295system.cpu.fetch.rateDist::4 305 2.11% 90.60% # Number of instructions fetched each cycle (Total) 296system.cpu.fetch.rateDist::5 113 0.78% 91.38% # Number of instructions fetched each cycle (Total) 297system.cpu.fetch.rateDist::6 150 1.04% 92.42% # Number of instructions fetched each cycle (Total) 298system.cpu.fetch.rateDist::7 160 1.11% 93.53% # Number of instructions fetched each cycle (Total) 299system.cpu.fetch.rateDist::8 933 6.47% 100.00% # Number of instructions fetched each cycle (Total) | 289system.cpu.fetch.rateDist::0 11282 76.73% 76.73% # Number of instructions fetched each cycle (Total) 290system.cpu.fetch.rateDist::1 1513 10.29% 87.02% # Number of instructions fetched each cycle (Total) 291system.cpu.fetch.rateDist::2 130 0.88% 87.91% # Number of instructions fetched each cycle (Total) 292system.cpu.fetch.rateDist::3 159 1.08% 88.99% # Number of instructions fetched each cycle (Total) 293system.cpu.fetch.rateDist::4 291 1.98% 90.97% # Number of instructions fetched each cycle (Total) 294system.cpu.fetch.rateDist::5 99 0.67% 91.64% # Number of instructions fetched each cycle (Total) 295system.cpu.fetch.rateDist::6 152 1.03% 92.67% # Number of instructions fetched each cycle (Total) 296system.cpu.fetch.rateDist::7 125 0.85% 93.53% # Number of instructions fetched each cycle (Total) 297system.cpu.fetch.rateDist::8 952 6.47% 100.00% # Number of instructions fetched each cycle (Total) |
300system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 301system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 302system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) | 298system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 299system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 300system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) |
303system.cpu.fetch.rateDist::total 14424 # Number of instructions fetched each cycle (Total) 304system.cpu.fetch.branchRate 0.049856 # Number of branch fetches per cycle 305system.cpu.fetch.rate 0.301927 # Number of inst fetches per cycle 306system.cpu.decode.IdleCycles 8852 # Number of cycles decode is idle 307system.cpu.decode.BlockedCycles 1624 # Number of cycles decode is blocked 308system.cpu.decode.RunCycles 3059 # Number of cycles decode is running 309system.cpu.decode.UnblockCycles 17 # Number of cycles decode is unblocking 310system.cpu.decode.SquashCycles 872 # Number of cycles decode is squashing 311system.cpu.decode.BranchResolved 158 # Number of times decode resolved a branch 312system.cpu.decode.BranchMispred 43 # Number of times decode detected a branch misprediction 313system.cpu.decode.DecodedInsts 12284 # Number of instructions handled by decode 314system.cpu.decode.SquashedInsts 174 # Number of squashed instructions handled by decode 315system.cpu.rename.SquashCycles 872 # Number of cycles rename is squashing 316system.cpu.rename.IdleCycles 9006 # Number of cycles rename is idle 317system.cpu.rename.BlockCycles 365 # Number of cycles rename is blocking 318system.cpu.rename.serializeStallCycles 973 # count of cycles rename stalled for serializing inst 319system.cpu.rename.RunCycles 2923 # Number of cycles rename is running 320system.cpu.rename.UnblockCycles 285 # Number of cycles rename is unblocking 321system.cpu.rename.RenamedInsts 11879 # Number of instructions processed by rename 322system.cpu.rename.ROBFullEvents 5 # Number of times rename has blocked due to ROB full 323system.cpu.rename.IQFullEvents 8 # Number of times rename has blocked due to IQ full 324system.cpu.rename.SQFullEvents 266 # Number of times rename has blocked due to SQ full 325system.cpu.rename.RenamedOperands 7180 # Number of destination operands rename has renamed 326system.cpu.rename.RenameLookups 14112 # Number of register rename lookups that rename has made 327system.cpu.rename.int_rename_lookups 13884 # Number of integer rename lookups | 301system.cpu.fetch.rateDist::total 14703 # Number of instructions fetched each cycle (Total) 302system.cpu.fetch.branchRate 0.050805 # Number of branch fetches per cycle 303system.cpu.fetch.rate 0.307977 # Number of inst fetches per cycle 304system.cpu.decode.IdleCycles 8679 # Number of cycles decode is idle 305system.cpu.decode.BlockedCycles 2634 # Number of cycles decode is blocked 306system.cpu.decode.RunCycles 2860 # Number of cycles decode is running 307system.cpu.decode.UnblockCycles 130 # Number of cycles decode is unblocking 308system.cpu.decode.SquashCycles 400 # Number of cycles decode is squashing 309system.cpu.decode.BranchResolved 179 # Number of times decode resolved a branch 310system.cpu.decode.BranchMispred 47 # Number of times decode detected a branch misprediction 311system.cpu.decode.DecodedInsts 12297 # Number of instructions handled by decode 312system.cpu.decode.SquashedInsts 180 # Number of squashed instructions handled by decode 313system.cpu.rename.SquashCycles 400 # Number of cycles rename is squashing 314system.cpu.rename.IdleCycles 8850 # Number of cycles rename is idle 315system.cpu.rename.BlockCycles 502 # Number of cycles rename is blocking 316system.cpu.rename.serializeStallCycles 975 # count of cycles rename stalled for serializing inst 317system.cpu.rename.RunCycles 2807 # Number of cycles rename is running 318system.cpu.rename.UnblockCycles 1169 # Number of cycles rename is unblocking 319system.cpu.rename.RenamedInsts 11801 # Number of instructions processed by rename 320system.cpu.rename.ROBFullEvents 4 # Number of times rename has blocked due to ROB full 321system.cpu.rename.IQFullEvents 2 # Number of times rename has blocked due to IQ full 322system.cpu.rename.LQFullEvents 281 # Number of times rename has blocked due to LQ full 323system.cpu.rename.SQFullEvents 868 # Number of times rename has blocked due to SQ full 324system.cpu.rename.RenamedOperands 7107 # Number of destination operands rename has renamed 325system.cpu.rename.RenameLookups 13927 # Number of register rename lookups that rename has made 326system.cpu.rename.int_rename_lookups 13678 # Number of integer rename lookups |
328system.cpu.rename.fp_rename_lookups 3 # Number of floating rename lookups 329system.cpu.rename.CommittedMaps 3398 # Number of HB maps that are committed | 327system.cpu.rename.fp_rename_lookups 3 # Number of floating rename lookups 328system.cpu.rename.CommittedMaps 3398 # Number of HB maps that are committed |
330system.cpu.rename.UndoneMaps 3782 # Number of HB maps that are undone due to squashing | 329system.cpu.rename.UndoneMaps 3709 # Number of HB maps that are undone due to squashing |
331system.cpu.rename.serializingInsts 16 # count of serializing insts renamed 332system.cpu.rename.tempSerializingInsts 10 # count of temporary serializing insts renamed | 330system.cpu.rename.serializingInsts 16 # count of serializing insts renamed 331system.cpu.rename.tempSerializingInsts 10 # count of temporary serializing insts renamed |
333system.cpu.rename.skidInsts 151 # count of insts added to the skid buffer 334system.cpu.memDep0.insertedLoads 2468 # Number of loads inserted to the mem dependence unit. 335system.cpu.memDep0.insertedStores 1195 # Number of stores inserted to the mem dependence unit. | 332system.cpu.rename.skidInsts 307 # count of insts added to the skid buffer 333system.cpu.memDep0.insertedLoads 2543 # Number of loads inserted to the mem dependence unit. 334system.cpu.memDep0.insertedStores 1213 # Number of stores inserted to the mem dependence unit. |
336system.cpu.memDep0.conflictingLoads 1 # Number of conflicting loads. 337system.cpu.memDep0.conflictingStores 1 # Number of conflicting stores. | 335system.cpu.memDep0.conflictingLoads 1 # Number of conflicting loads. 336system.cpu.memDep0.conflictingStores 1 # Number of conflicting stores. |
338system.cpu.iq.iqInstsAdded 9223 # Number of instructions added to the IQ (excludes non-spec) | 337system.cpu.iq.iqInstsAdded 9299 # Number of instructions added to the IQ (excludes non-spec) |
339system.cpu.iq.iqNonSpecInstsAdded 12 # Number of non-speculative instructions added to the IQ | 338system.cpu.iq.iqNonSpecInstsAdded 12 # Number of non-speculative instructions added to the IQ |
340system.cpu.iq.iqInstsIssued 8300 # Number of instructions issued 341system.cpu.iq.iqSquashedInstsIssued 47 # Number of squashed instructions issued 342system.cpu.iq.iqSquashedInstsExamined 3436 # Number of squashed instructions iterated over during squash; mainly for profiling 343system.cpu.iq.iqSquashedOperandsExamined 2075 # Number of squashed operands that are examined and possibly removed from graph | 339system.cpu.iq.iqInstsIssued 8548 # Number of instructions issued 340system.cpu.iq.iqSquashedInstsIssued 29 # Number of squashed instructions issued 341system.cpu.iq.iqSquashedInstsExamined 3486 # Number of squashed instructions iterated over during squash; mainly for profiling 342system.cpu.iq.iqSquashedOperandsExamined 1874 # Number of squashed operands that are examined and possibly removed from graph |
344system.cpu.iq.iqSquashedNonSpecRemoved 2 # Number of squashed non-spec instructions that were removed | 343system.cpu.iq.iqSquashedNonSpecRemoved 2 # Number of squashed non-spec instructions that were removed |
345system.cpu.iq.issued_per_cycle::samples 14424 # Number of insts issued each cycle 346system.cpu.iq.issued_per_cycle::mean 0.575430 # Number of insts issued each cycle 347system.cpu.iq.issued_per_cycle::stdev 1.252383 # Number of insts issued each cycle | 344system.cpu.iq.issued_per_cycle::samples 14703 # Number of insts issued each cycle 345system.cpu.iq.issued_per_cycle::mean 0.581378 # Number of insts issued each cycle 346system.cpu.iq.issued_per_cycle::stdev 1.331585 # Number of insts issued each cycle |
348system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle | 347system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle |
349system.cpu.iq.issued_per_cycle::0 10895 75.53% 75.53% # Number of insts issued each cycle 350system.cpu.iq.issued_per_cycle::1 1375 9.53% 85.07% # Number of insts issued each cycle 351system.cpu.iq.issued_per_cycle::2 844 5.85% 90.92% # Number of insts issued each cycle 352system.cpu.iq.issued_per_cycle::3 571 3.96% 94.88% # Number of insts issued each cycle 353system.cpu.iq.issued_per_cycle::4 375 2.60% 97.48% # Number of insts issued each cycle 354system.cpu.iq.issued_per_cycle::5 225 1.56% 99.04% # Number of insts issued each cycle 355system.cpu.iq.issued_per_cycle::6 91 0.63% 99.67% # Number of insts issued each cycle 356system.cpu.iq.issued_per_cycle::7 31 0.21% 99.88% # Number of insts issued each cycle 357system.cpu.iq.issued_per_cycle::8 17 0.12% 100.00% # Number of insts issued each cycle | 348system.cpu.iq.issued_per_cycle::0 11282 76.73% 76.73% # Number of insts issued each cycle 349system.cpu.iq.issued_per_cycle::1 1346 9.15% 85.89% # Number of insts issued each cycle 350system.cpu.iq.issued_per_cycle::2 761 5.18% 91.06% # Number of insts issued each cycle 351system.cpu.iq.issued_per_cycle::3 427 2.90% 93.97% # Number of insts issued each cycle 352system.cpu.iq.issued_per_cycle::4 364 2.48% 96.44% # Number of insts issued each cycle 353system.cpu.iq.issued_per_cycle::5 316 2.15% 98.59% # Number of insts issued each cycle 354system.cpu.iq.issued_per_cycle::6 114 0.78% 99.37% # Number of insts issued each cycle 355system.cpu.iq.issued_per_cycle::7 65 0.44% 99.81% # Number of insts issued each cycle 356system.cpu.iq.issued_per_cycle::8 28 0.19% 100.00% # Number of insts issued each cycle |
358system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 359system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 360system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle | 357system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 358system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 359system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle |
361system.cpu.iq.issued_per_cycle::total 14424 # Number of insts issued each cycle | 360system.cpu.iq.issued_per_cycle::total 14703 # Number of insts issued each cycle |
362system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available | 361system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available |
363system.cpu.iq.fu_full::IntAlu 5 3.09% 3.09% # attempts to use FU when none available 364system.cpu.iq.fu_full::IntMult 0 0.00% 3.09% # attempts to use FU when none available 365system.cpu.iq.fu_full::IntDiv 0 0.00% 3.09% # attempts to use FU when none available 366system.cpu.iq.fu_full::FloatAdd 0 0.00% 3.09% # attempts to use FU when none available 367system.cpu.iq.fu_full::FloatCmp 0 0.00% 3.09% # attempts to use FU when none available 368system.cpu.iq.fu_full::FloatCvt 0 0.00% 3.09% # attempts to use FU when none available 369system.cpu.iq.fu_full::FloatMult 0 0.00% 3.09% # attempts to use FU when none available 370system.cpu.iq.fu_full::FloatDiv 0 0.00% 3.09% # attempts to use FU when none available 371system.cpu.iq.fu_full::FloatSqrt 0 0.00% 3.09% # attempts to use FU when none available 372system.cpu.iq.fu_full::SimdAdd 0 0.00% 3.09% # attempts to use FU when none available 373system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 3.09% # attempts to use FU when none available 374system.cpu.iq.fu_full::SimdAlu 0 0.00% 3.09% # attempts to use FU when none available 375system.cpu.iq.fu_full::SimdCmp 0 0.00% 3.09% # attempts to use FU when none available 376system.cpu.iq.fu_full::SimdCvt 0 0.00% 3.09% # attempts to use FU when none available 377system.cpu.iq.fu_full::SimdMisc 0 0.00% 3.09% # attempts to use FU when none available 378system.cpu.iq.fu_full::SimdMult 0 0.00% 3.09% # attempts to use FU when none available 379system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 3.09% # attempts to use FU when none available 380system.cpu.iq.fu_full::SimdShift 0 0.00% 3.09% # attempts to use FU when none available 381system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 3.09% # attempts to use FU when none available 382system.cpu.iq.fu_full::SimdSqrt 0 0.00% 3.09% # attempts to use FU when none available 383system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 3.09% # attempts to use FU when none available 384system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 3.09% # attempts to use FU when none available 385system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 3.09% # attempts to use FU when none available 386system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 3.09% # attempts to use FU when none available 387system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 3.09% # attempts to use FU when none available 388system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 3.09% # attempts to use FU when none available 389system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 3.09% # attempts to use FU when none available 390system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.09% # attempts to use FU when none available 391system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 3.09% # attempts to use FU when none available 392system.cpu.iq.fu_full::MemRead 102 62.96% 66.05% # attempts to use FU when none available 393system.cpu.iq.fu_full::MemWrite 55 33.95% 100.00% # attempts to use FU when none available | 362system.cpu.iq.fu_full::IntAlu 8 3.96% 3.96% # attempts to use FU when none available 363system.cpu.iq.fu_full::IntMult 0 0.00% 3.96% # attempts to use FU when none available 364system.cpu.iq.fu_full::IntDiv 0 0.00% 3.96% # attempts to use FU when none available 365system.cpu.iq.fu_full::FloatAdd 0 0.00% 3.96% # attempts to use FU when none available 366system.cpu.iq.fu_full::FloatCmp 0 0.00% 3.96% # attempts to use FU when none available 367system.cpu.iq.fu_full::FloatCvt 0 0.00% 3.96% # attempts to use FU when none available 368system.cpu.iq.fu_full::FloatMult 0 0.00% 3.96% # attempts to use FU when none available 369system.cpu.iq.fu_full::FloatDiv 0 0.00% 3.96% # attempts to use FU when none available 370system.cpu.iq.fu_full::FloatSqrt 0 0.00% 3.96% # attempts to use FU when none available 371system.cpu.iq.fu_full::SimdAdd 0 0.00% 3.96% # attempts to use FU when none available 372system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 3.96% # attempts to use FU when none available 373system.cpu.iq.fu_full::SimdAlu 0 0.00% 3.96% # attempts to use FU when none available 374system.cpu.iq.fu_full::SimdCmp 0 0.00% 3.96% # attempts to use FU when none available 375system.cpu.iq.fu_full::SimdCvt 0 0.00% 3.96% # attempts to use FU when none available 376system.cpu.iq.fu_full::SimdMisc 0 0.00% 3.96% # attempts to use FU when none available 377system.cpu.iq.fu_full::SimdMult 0 0.00% 3.96% # attempts to use FU when none available 378system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 3.96% # attempts to use FU when none available 379system.cpu.iq.fu_full::SimdShift 0 0.00% 3.96% # attempts to use FU when none available 380system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 3.96% # attempts to use FU when none available 381system.cpu.iq.fu_full::SimdSqrt 0 0.00% 3.96% # attempts to use FU when none available 382system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 3.96% # attempts to use FU when none available 383system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 3.96% # attempts to use FU when none available 384system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 3.96% # attempts to use FU when none available 385system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 3.96% # attempts to use FU when none available 386system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 3.96% # attempts to use FU when none available 387system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 3.96% # attempts to use FU when none available 388system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 3.96% # attempts to use FU when none available 389system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.96% # attempts to use FU when none available 390system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 3.96% # attempts to use FU when none available 391system.cpu.iq.fu_full::MemRead 135 66.83% 70.79% # attempts to use FU when none available 392system.cpu.iq.fu_full::MemWrite 59 29.21% 100.00% # attempts to use FU when none available |
394system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 395system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 396system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued | 393system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 394system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 395system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued |
397system.cpu.iq.FU_type_0::IntAlu 4936 59.47% 59.47% # Type of FU issued 398system.cpu.iq.FU_type_0::IntMult 5 0.06% 59.53% # Type of FU issued 399system.cpu.iq.FU_type_0::IntDiv 2 0.02% 59.55% # Type of FU issued 400system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 59.58% # Type of FU issued 401system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 59.58% # Type of FU issued 402system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 59.58% # Type of FU issued 403system.cpu.iq.FU_type_0::FloatMult 0 0.00% 59.58% # Type of FU issued 404system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 59.58% # Type of FU issued 405system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 59.58% # Type of FU issued 406system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 59.58% # Type of FU issued 407system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 59.58% # Type of FU issued 408system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 59.58% # Type of FU issued 409system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 59.58% # Type of FU issued 410system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 59.58% # Type of FU issued 411system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 59.58% # Type of FU issued 412system.cpu.iq.FU_type_0::SimdMult 0 0.00% 59.58% # Type of FU issued 413system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 59.58% # Type of FU issued 414system.cpu.iq.FU_type_0::SimdShift 0 0.00% 59.58% # Type of FU issued 415system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 59.58% # Type of FU issued 416system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 59.58% # Type of FU issued 417system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.58% # Type of FU issued 418system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.58% # Type of FU issued 419system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.58% # Type of FU issued 420system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.58% # Type of FU issued 421system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.58% # Type of FU issued 422system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 59.58% # Type of FU issued 423system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 59.58% # Type of FU issued 424system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 59.58% # Type of FU issued 425system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.58% # Type of FU issued 426system.cpu.iq.FU_type_0::MemRead 2249 27.10% 86.67% # Type of FU issued 427system.cpu.iq.FU_type_0::MemWrite 1106 13.33% 100.00% # Type of FU issued | 396system.cpu.iq.FU_type_0::IntAlu 5034 58.89% 58.89% # Type of FU issued 397system.cpu.iq.FU_type_0::IntMult 5 0.06% 58.95% # Type of FU issued 398system.cpu.iq.FU_type_0::IntDiv 2 0.02% 58.97% # Type of FU issued 399system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 59.00% # Type of FU issued 400system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 59.00% # Type of FU issued 401system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 59.00% # Type of FU issued 402system.cpu.iq.FU_type_0::FloatMult 0 0.00% 59.00% # Type of FU issued 403system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 59.00% # Type of FU issued 404system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 59.00% # Type of FU issued 405system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 59.00% # Type of FU issued 406system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 59.00% # Type of FU issued 407system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 59.00% # Type of FU issued 408system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 59.00% # Type of FU issued 409system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 59.00% # Type of FU issued 410system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 59.00% # Type of FU issued 411system.cpu.iq.FU_type_0::SimdMult 0 0.00% 59.00% # Type of FU issued 412system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 59.00% # Type of FU issued 413system.cpu.iq.FU_type_0::SimdShift 0 0.00% 59.00% # Type of FU issued 414system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 59.00% # Type of FU issued 415system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 59.00% # Type of FU issued 416system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.00% # Type of FU issued 417system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.00% # Type of FU issued 418system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.00% # Type of FU issued 419system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.00% # Type of FU issued 420system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.00% # Type of FU issued 421system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 59.00% # Type of FU issued 422system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 59.00% # Type of FU issued 423system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 59.00% # Type of FU issued 424system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.00% # Type of FU issued 425system.cpu.iq.FU_type_0::MemRead 2396 28.03% 87.03% # Type of FU issued 426system.cpu.iq.FU_type_0::MemWrite 1109 12.97% 100.00% # Type of FU issued |
428system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 429system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued | 427system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 428system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued |
430system.cpu.iq.FU_type_0::total 8300 # Type of FU issued 431system.cpu.iq.rate 0.189992 # Inst issue rate 432system.cpu.iq.fu_busy_cnt 162 # FU busy when requested 433system.cpu.iq.fu_busy_rate 0.019518 # FU busy rate (busy events/executed inst) 434system.cpu.iq.int_inst_queue_reads 31229 # Number of integer instruction queue reads 435system.cpu.iq.int_inst_queue_writes 12679 # Number of integer instruction queue writes 436system.cpu.iq.int_inst_queue_wakeup_accesses 7467 # Number of integer instruction queue wakeup accesses | 429system.cpu.iq.FU_type_0::total 8548 # Type of FU issued 430system.cpu.iq.rate 0.197761 # Inst issue rate 431system.cpu.iq.fu_busy_cnt 202 # FU busy when requested 432system.cpu.iq.fu_busy_rate 0.023631 # FU busy rate (busy events/executed inst) 433system.cpu.iq.int_inst_queue_reads 32026 # Number of integer instruction queue reads 434system.cpu.iq.int_inst_queue_writes 12803 # Number of integer instruction queue writes 435system.cpu.iq.int_inst_queue_wakeup_accesses 7708 # Number of integer instruction queue wakeup accesses |
437system.cpu.iq.fp_inst_queue_reads 4 # Number of floating instruction queue reads 438system.cpu.iq.fp_inst_queue_writes 2 # Number of floating instruction queue writes 439system.cpu.iq.fp_inst_queue_wakeup_accesses 2 # Number of floating instruction queue wakeup accesses | 436system.cpu.iq.fp_inst_queue_reads 4 # Number of floating instruction queue reads 437system.cpu.iq.fp_inst_queue_writes 2 # Number of floating instruction queue writes 438system.cpu.iq.fp_inst_queue_wakeup_accesses 2 # Number of floating instruction queue wakeup accesses |
440system.cpu.iq.int_alu_accesses 8460 # Number of integer alu accesses | 439system.cpu.iq.int_alu_accesses 8748 # Number of integer alu accesses |
441system.cpu.iq.fp_alu_accesses 2 # Number of floating point alu accesses | 440system.cpu.iq.fp_alu_accesses 2 # Number of floating point alu accesses |
442system.cpu.iew.lsq.thread0.forwLoads 68 # Number of loads that had data forwarded from stores | 441system.cpu.iew.lsq.thread0.forwLoads 86 # Number of loads that had data forwarded from stores |
443system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address | 442system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address |
444system.cpu.iew.lsq.thread0.squashedLoads 1305 # Number of loads squashed 445system.cpu.iew.lsq.thread0.ignoredResponses 7 # Number of memory responses ignored because the instruction is squashed | 443system.cpu.iew.lsq.thread0.squashedLoads 1380 # Number of loads squashed 444system.cpu.iew.lsq.thread0.ignoredResponses 5 # Number of memory responses ignored because the instruction is squashed |
446system.cpu.iew.lsq.thread0.memOrderViolation 10 # Number of memory ordering violations | 445system.cpu.iew.lsq.thread0.memOrderViolation 10 # Number of memory ordering violations |
447system.cpu.iew.lsq.thread0.squashedStores 270 # Number of stores squashed | 446system.cpu.iew.lsq.thread0.squashedStores 288 # Number of stores squashed |
448system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 449system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 450system.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled | 447system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 448system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 449system.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled |
451system.cpu.iew.lsq.thread0.cacheBlocked 32 # Number of times an access to memory failed due to the cache being blocked | 450system.cpu.iew.lsq.thread0.cacheBlocked 25 # Number of times an access to memory failed due to the cache being blocked |
452system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle | 451system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle |
453system.cpu.iew.iewSquashCycles 872 # Number of cycles IEW is squashing 454system.cpu.iew.iewBlockCycles 287 # Number of cycles IEW is blocking 455system.cpu.iew.iewUnblockCycles 5 # Number of cycles IEW is unblocking 456system.cpu.iew.iewDispatchedInsts 10750 # Number of instructions dispatched to IQ 457system.cpu.iew.iewDispSquashedInsts 86 # Number of squashed instructions skipped by dispatch 458system.cpu.iew.iewDispLoadInsts 2468 # Number of dispatched load instructions 459system.cpu.iew.iewDispStoreInsts 1195 # Number of dispatched store instructions | 452system.cpu.iew.iewSquashCycles 400 # Number of cycles IEW is squashing 453system.cpu.iew.iewBlockCycles 479 # Number of cycles IEW is blocking 454system.cpu.iew.iewUnblockCycles 9 # Number of cycles IEW is unblocking 455system.cpu.iew.iewDispatchedInsts 10879 # Number of instructions dispatched to IQ 456system.cpu.iew.iewDispSquashedInsts 152 # Number of squashed instructions skipped by dispatch 457system.cpu.iew.iewDispLoadInsts 2543 # Number of dispatched load instructions 458system.cpu.iew.iewDispStoreInsts 1213 # Number of dispatched store instructions |
460system.cpu.iew.iewDispNonSpecInsts 12 # Number of dispatched non-speculative instructions | 459system.cpu.iew.iewDispNonSpecInsts 12 # Number of dispatched non-speculative instructions |
461system.cpu.iew.iewIQFullEvents 4 # Number of times the IQ has become full, causing a stall 462system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall | 460system.cpu.iew.iewIQFullEvents 0 # Number of times the IQ has become full, causing a stall 461system.cpu.iew.iewLSQFullEvents 10 # Number of times the LSQ has become full, causing a stall |
463system.cpu.iew.memOrderViolationEvents 10 # Number of memory order violations | 462system.cpu.iew.memOrderViolationEvents 10 # Number of memory order violations |
464system.cpu.iew.predictedTakenIncorrect 100 # Number of branches that were predicted taken incorrectly 465system.cpu.iew.predictedNotTakenIncorrect 365 # Number of branches that were predicted not taken incorrectly 466system.cpu.iew.branchMispredicts 465 # Number of branch mispredicts detected at execute 467system.cpu.iew.iewExecutedInsts 7921 # Number of executed instructions 468system.cpu.iew.iewExecLoadInsts 2110 # Number of load instructions executed 469system.cpu.iew.iewExecSquashedInsts 379 # Number of squashed instructions skipped in execute | 463system.cpu.iew.predictedTakenIncorrect 105 # Number of branches that were predicted taken incorrectly 464system.cpu.iew.predictedNotTakenIncorrect 359 # Number of branches that were predicted not taken incorrectly 465system.cpu.iew.branchMispredicts 464 # Number of branch mispredicts detected at execute 466system.cpu.iew.iewExecutedInsts 8213 # Number of executed instructions 467system.cpu.iew.iewExecLoadInsts 2257 # Number of load instructions executed 468system.cpu.iew.iewExecSquashedInsts 335 # Number of squashed instructions skipped in execute |
470system.cpu.iew.exec_swp 0 # number of swp insts executed | 469system.cpu.iew.exec_swp 0 # number of swp insts executed |
471system.cpu.iew.exec_nop 1515 # number of nop insts executed 472system.cpu.iew.exec_refs 3187 # number of memory reference insts executed 473system.cpu.iew.exec_branches 1350 # Number of branches executed 474system.cpu.iew.exec_stores 1077 # Number of stores executed 475system.cpu.iew.exec_rate 0.181317 # Inst execution rate 476system.cpu.iew.wb_sent 7554 # cumulative count of insts sent to commit 477system.cpu.iew.wb_count 7469 # cumulative count of insts written-back 478system.cpu.iew.wb_producers 2985 # num instructions producing a value 479system.cpu.iew.wb_consumers 4341 # num instructions consuming a value | 470system.cpu.iew.exec_nop 1568 # number of nop insts executed 471system.cpu.iew.exec_refs 3348 # number of memory reference insts executed 472system.cpu.iew.exec_branches 1425 # Number of branches executed 473system.cpu.iew.exec_stores 1091 # Number of stores executed 474system.cpu.iew.exec_rate 0.190010 # Inst execution rate 475system.cpu.iew.wb_sent 7817 # cumulative count of insts sent to commit 476system.cpu.iew.wb_count 7710 # cumulative count of insts written-back 477system.cpu.iew.wb_producers 2989 # num instructions producing a value 478system.cpu.iew.wb_consumers 4523 # num instructions consuming a value |
480system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ | 479system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ |
481system.cpu.iew.wb_rate 0.170970 # insts written-back per cycle 482system.cpu.iew.wb_fanout 0.687630 # average fanout of values written-back | 480system.cpu.iew.wb_rate 0.178373 # insts written-back per cycle 481system.cpu.iew.wb_fanout 0.660845 # average fanout of values written-back |
483system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ | 482system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ |
484system.cpu.commit.commitSquashedInsts 4930 # The number of squashed insts skipped by commit | 483system.cpu.commit.commitSquashedInsts 5063 # The number of squashed insts skipped by commit |
485system.cpu.commit.commitNonSpecStalls 10 # The number of times commit has been forced to stall to communicate backwards | 484system.cpu.commit.commitNonSpecStalls 10 # The number of times commit has been forced to stall to communicate backwards |
486system.cpu.commit.branchMispredicts 396 # The number of times a branch was mispredicted 487system.cpu.commit.committed_per_cycle::samples 13552 # Number of insts commited each cycle 488system.cpu.commit.committed_per_cycle::mean 0.428940 # Number of insts commited each cycle 489system.cpu.commit.committed_per_cycle::stdev 1.213640 # Number of insts commited each cycle | 485system.cpu.commit.branchMispredicts 392 # The number of times a branch was mispredicted 486system.cpu.commit.committed_per_cycle::samples 13824 # Number of insts commited each cycle 487system.cpu.commit.committed_per_cycle::mean 0.420501 # Number of insts commited each cycle 488system.cpu.commit.committed_per_cycle::stdev 1.238844 # Number of insts commited each cycle |
490system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle | 489system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle |
491system.cpu.commit.committed_per_cycle::0 11200 82.64% 82.64% # Number of insts commited each cycle 492system.cpu.commit.committed_per_cycle::1 943 6.96% 89.60% # Number of insts commited each cycle 493system.cpu.commit.committed_per_cycle::2 594 4.38% 93.99% # Number of insts commited each cycle 494system.cpu.commit.committed_per_cycle::3 344 2.54% 96.52% # Number of insts commited each cycle 495system.cpu.commit.committed_per_cycle::4 162 1.20% 97.72% # Number of insts commited each cycle 496system.cpu.commit.committed_per_cycle::5 97 0.72% 98.44% # Number of insts commited each cycle 497system.cpu.commit.committed_per_cycle::6 69 0.51% 98.94% # Number of insts commited each cycle 498system.cpu.commit.committed_per_cycle::7 41 0.30% 99.25% # Number of insts commited each cycle 499system.cpu.commit.committed_per_cycle::8 102 0.75% 100.00% # Number of insts commited each cycle | 490system.cpu.commit.committed_per_cycle::0 11590 83.84% 83.84% # Number of insts commited each cycle 491system.cpu.commit.committed_per_cycle::1 886 6.41% 90.25% # Number of insts commited each cycle 492system.cpu.commit.committed_per_cycle::2 537 3.88% 94.13% # Number of insts commited each cycle 493system.cpu.commit.committed_per_cycle::3 260 1.88% 96.01% # Number of insts commited each cycle 494system.cpu.commit.committed_per_cycle::4 148 1.07% 97.08% # Number of insts commited each cycle 495system.cpu.commit.committed_per_cycle::5 189 1.37% 98.45% # Number of insts commited each cycle 496system.cpu.commit.committed_per_cycle::6 68 0.49% 98.94% # Number of insts commited each cycle 497system.cpu.commit.committed_per_cycle::7 40 0.29% 99.23% # Number of insts commited each cycle 498system.cpu.commit.committed_per_cycle::8 106 0.77% 100.00% # Number of insts commited each cycle |
500system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 501system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 502system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle | 499system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 500system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 501system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle |
503system.cpu.commit.committed_per_cycle::total 13552 # Number of insts commited each cycle | 502system.cpu.commit.committed_per_cycle::total 13824 # Number of insts commited each cycle |
504system.cpu.commit.committedInsts 5813 # Number of instructions committed 505system.cpu.commit.committedOps 5813 # Number of ops (including micro ops) committed 506system.cpu.commit.swp_count 0 # Number of s/w prefetches committed 507system.cpu.commit.refs 2088 # Number of memory references committed 508system.cpu.commit.loads 1163 # Number of loads committed 509system.cpu.commit.membars 0 # Number of memory barriers committed 510system.cpu.commit.branches 915 # Number of branches committed 511system.cpu.commit.fp_insts 2 # Number of committed floating point instructions. --- 29 unchanged lines hidden (view full) --- 541system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 64.08% # Class of committed instruction 542system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 64.08% # Class of committed instruction 543system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 64.08% # Class of committed instruction 544system.cpu.commit.op_class_0::MemRead 1163 20.01% 84.09% # Class of committed instruction 545system.cpu.commit.op_class_0::MemWrite 925 15.91% 100.00% # Class of committed instruction 546system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction 547system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction 548system.cpu.commit.op_class_0::total 5813 # Class of committed instruction | 503system.cpu.commit.committedInsts 5813 # Number of instructions committed 504system.cpu.commit.committedOps 5813 # Number of ops (including micro ops) committed 505system.cpu.commit.swp_count 0 # Number of s/w prefetches committed 506system.cpu.commit.refs 2088 # Number of memory references committed 507system.cpu.commit.loads 1163 # Number of loads committed 508system.cpu.commit.membars 0 # Number of memory barriers committed 509system.cpu.commit.branches 915 # Number of branches committed 510system.cpu.commit.fp_insts 2 # Number of committed floating point instructions. --- 29 unchanged lines hidden (view full) --- 540system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 64.08% # Class of committed instruction 541system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 64.08% # Class of committed instruction 542system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 64.08% # Class of committed instruction 543system.cpu.commit.op_class_0::MemRead 1163 20.01% 84.09% # Class of committed instruction 544system.cpu.commit.op_class_0::MemWrite 925 15.91% 100.00% # Class of committed instruction 545system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction 546system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction 547system.cpu.commit.op_class_0::total 5813 # Class of committed instruction |
549system.cpu.commit.bw_lim_events 102 # number cycles where commit BW limit reached | 548system.cpu.commit.bw_lim_events 106 # number cycles where commit BW limit reached |
550system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits | 549system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits |
551system.cpu.rob.rob_reads 24180 # The number of ROB reads 552system.cpu.rob.rob_writes 22370 # The number of ROB writes 553system.cpu.timesIdled 295 # Number of times that the entire CPU went into an idle state and unscheduled itself 554system.cpu.idleCycles 29262 # Total number of cycles that the CPU has spent unscheduled due to idling | 550system.cpu.rob.rob_reads 24581 # The number of ROB reads 551system.cpu.rob.rob_writes 22642 # The number of ROB writes 552system.cpu.timesIdled 280 # Number of times that the entire CPU went into an idle state and unscheduled itself 553system.cpu.idleCycles 28521 # Total number of cycles that the CPU has spent unscheduled due to idling |
555system.cpu.committedInsts 5156 # Number of Instructions Simulated 556system.cpu.committedOps 5156 # Number of Ops (including micro ops) Simulated | 554system.cpu.committedInsts 5156 # Number of Instructions Simulated 555system.cpu.committedOps 5156 # Number of Ops (including micro ops) Simulated |
557system.cpu.cpi 8.472847 # CPI: Cycles Per Instruction 558system.cpu.cpi_total 8.472847 # CPI: Total CPI of All Threads 559system.cpu.ipc 0.118024 # IPC: Instructions Per Cycle 560system.cpu.ipc_total 0.118024 # IPC: Total IPC of All Threads 561system.cpu.int_regfile_reads 10764 # number of integer regfile reads 562system.cpu.int_regfile_writes 5241 # number of integer regfile writes | 556system.cpu.cpi 8.383243 # CPI: Cycles Per Instruction 557system.cpu.cpi_total 8.383243 # CPI: Total CPI of All Threads 558system.cpu.ipc 0.119286 # IPC: Instructions Per Cycle 559system.cpu.ipc_total 0.119286 # IPC: Total IPC of All Threads 560system.cpu.int_regfile_reads 11114 # number of integer regfile reads 561system.cpu.int_regfile_writes 5412 # number of integer regfile writes |
563system.cpu.fp_regfile_reads 3 # number of floating regfile reads 564system.cpu.fp_regfile_writes 1 # number of floating regfile writes | 562system.cpu.fp_regfile_reads 3 # number of floating regfile reads 563system.cpu.fp_regfile_writes 1 # number of floating regfile writes |
565system.cpu.misc_regfile_reads 148 # number of misc regfile reads 566system.cpu.toL2Bus.throughput 1403502346 # Throughput (bytes/s) 567system.cpu.toL2Bus.trans_dist::ReadReq 428 # Transaction distribution 568system.cpu.toL2Bus.trans_dist::ReadResp 428 # Transaction distribution | 564system.cpu.misc_regfile_reads 164 # number of misc regfile reads 565system.cpu.toL2Bus.throughput 1427388196 # Throughput (bytes/s) 566system.cpu.toL2Bus.trans_dist::ReadReq 431 # Transaction distribution 567system.cpu.toL2Bus.trans_dist::ReadResp 431 # Transaction distribution |
569system.cpu.toL2Bus.trans_dist::ReadExReq 51 # Transaction distribution 570system.cpu.toL2Bus.trans_dist::ReadExResp 51 # Transaction distribution | 568system.cpu.toL2Bus.trans_dist::ReadExReq 51 # Transaction distribution 569system.cpu.toL2Bus.trans_dist::ReadExResp 51 # Transaction distribution |
571system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 676 # Packet count per connected master and slave (bytes) 572system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 282 # Packet count per connected master and slave (bytes) 573system.cpu.toL2Bus.pkt_count::total 958 # Packet count per connected master and slave (bytes) 574system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 21632 # Cumulative packet size per connected master and slave (bytes) 575system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 9024 # Cumulative packet size per connected master and slave (bytes) 576system.cpu.toL2Bus.tot_pkt_size::total 30656 # Cumulative packet size per connected master and slave (bytes) 577system.cpu.toL2Bus.data_through_bus 30656 # Total data (bytes) | 570system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 680 # Packet count per connected master and slave (bytes) 571system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 284 # Packet count per connected master and slave (bytes) 572system.cpu.toL2Bus.pkt_count::total 964 # Packet count per connected master and slave (bytes) 573system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 21760 # Cumulative packet size per connected master and slave (bytes) 574system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 9088 # Cumulative packet size per connected master and slave (bytes) 575system.cpu.toL2Bus.tot_pkt_size::total 30848 # Cumulative packet size per connected master and slave (bytes) 576system.cpu.toL2Bus.data_through_bus 30848 # Total data (bytes) |
578system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes) | 577system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes) |
579system.cpu.toL2Bus.reqLayer0.occupancy 239500 # Layer occupancy (ticks) | 578system.cpu.toL2Bus.reqLayer0.occupancy 241000 # Layer occupancy (ticks) |
580system.cpu.toL2Bus.reqLayer0.utilization 1.1 # Layer utilization (%) | 579system.cpu.toL2Bus.reqLayer0.utilization 1.1 # Layer utilization (%) |
581system.cpu.toL2Bus.respLayer0.occupancy 571750 # Layer occupancy (ticks) 582system.cpu.toL2Bus.respLayer0.utilization 2.6 # Layer utilization (%) 583system.cpu.toL2Bus.respLayer1.occupancy 226500 # Layer occupancy (ticks) 584system.cpu.toL2Bus.respLayer1.utilization 1.0 # Layer utilization (%) | 580system.cpu.toL2Bus.respLayer0.occupancy 575000 # Layer occupancy (ticks) 581system.cpu.toL2Bus.respLayer0.utilization 2.7 # Layer utilization (%) 582system.cpu.toL2Bus.respLayer1.occupancy 228250 # Layer occupancy (ticks) 583system.cpu.toL2Bus.respLayer1.utilization 1.1 # Layer utilization (%) |
585system.cpu.icache.tags.replacements 17 # number of replacements | 584system.cpu.icache.tags.replacements 17 # number of replacements |
586system.cpu.icache.tags.tagsinuse 161.396825 # Cycle average of tags in use 587system.cpu.icache.tags.total_refs 1520 # Total number of references to valid blocks. 588system.cpu.icache.tags.sampled_refs 338 # Sample count of references to valid blocks. 589system.cpu.icache.tags.avg_refs 4.497041 # Average number of references to valid blocks. | 585system.cpu.icache.tags.tagsinuse 161.374264 # Cycle average of tags in use 586system.cpu.icache.tags.total_refs 1615 # Total number of references to valid blocks. 587system.cpu.icache.tags.sampled_refs 340 # Sample count of references to valid blocks. 588system.cpu.icache.tags.avg_refs 4.750000 # Average number of references to valid blocks. |
590system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. | 589system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. |
591system.cpu.icache.tags.occ_blocks::cpu.inst 161.396825 # Average occupied blocks per requestor 592system.cpu.icache.tags.occ_percent::cpu.inst 0.078807 # Average percentage of cache occupancy 593system.cpu.icache.tags.occ_percent::total 0.078807 # Average percentage of cache occupancy 594system.cpu.icache.tags.occ_task_id_blocks::1024 321 # Occupied blocks per task id 595system.cpu.icache.tags.age_task_id_blocks_1024::0 149 # Occupied blocks per task id 596system.cpu.icache.tags.age_task_id_blocks_1024::1 172 # Occupied blocks per task id 597system.cpu.icache.tags.occ_task_id_percent::1024 0.156738 # Percentage of cache occupancy per task id 598system.cpu.icache.tags.tag_accesses 4280 # Number of tag accesses 599system.cpu.icache.tags.data_accesses 4280 # Number of data accesses 600system.cpu.icache.ReadReq_hits::cpu.inst 1520 # number of ReadReq hits 601system.cpu.icache.ReadReq_hits::total 1520 # number of ReadReq hits 602system.cpu.icache.demand_hits::cpu.inst 1520 # number of demand (read+write) hits 603system.cpu.icache.demand_hits::total 1520 # number of demand (read+write) hits 604system.cpu.icache.overall_hits::cpu.inst 1520 # number of overall hits 605system.cpu.icache.overall_hits::total 1520 # number of overall hits 606system.cpu.icache.ReadReq_misses::cpu.inst 451 # number of ReadReq misses 607system.cpu.icache.ReadReq_misses::total 451 # number of ReadReq misses 608system.cpu.icache.demand_misses::cpu.inst 451 # number of demand (read+write) misses 609system.cpu.icache.demand_misses::total 451 # number of demand (read+write) misses 610system.cpu.icache.overall_misses::cpu.inst 451 # number of overall misses 611system.cpu.icache.overall_misses::total 451 # number of overall misses 612system.cpu.icache.ReadReq_miss_latency::cpu.inst 31166000 # number of ReadReq miss cycles 613system.cpu.icache.ReadReq_miss_latency::total 31166000 # number of ReadReq miss cycles 614system.cpu.icache.demand_miss_latency::cpu.inst 31166000 # number of demand (read+write) miss cycles 615system.cpu.icache.demand_miss_latency::total 31166000 # number of demand (read+write) miss cycles 616system.cpu.icache.overall_miss_latency::cpu.inst 31166000 # number of overall miss cycles 617system.cpu.icache.overall_miss_latency::total 31166000 # number of overall miss cycles 618system.cpu.icache.ReadReq_accesses::cpu.inst 1971 # number of ReadReq accesses(hits+misses) 619system.cpu.icache.ReadReq_accesses::total 1971 # number of ReadReq accesses(hits+misses) 620system.cpu.icache.demand_accesses::cpu.inst 1971 # number of demand (read+write) accesses 621system.cpu.icache.demand_accesses::total 1971 # number of demand (read+write) accesses 622system.cpu.icache.overall_accesses::cpu.inst 1971 # number of overall (read+write) accesses 623system.cpu.icache.overall_accesses::total 1971 # number of overall (read+write) accesses 624system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.228818 # miss rate for ReadReq accesses 625system.cpu.icache.ReadReq_miss_rate::total 0.228818 # miss rate for ReadReq accesses 626system.cpu.icache.demand_miss_rate::cpu.inst 0.228818 # miss rate for demand accesses 627system.cpu.icache.demand_miss_rate::total 0.228818 # miss rate for demand accesses 628system.cpu.icache.overall_miss_rate::cpu.inst 0.228818 # miss rate for overall accesses 629system.cpu.icache.overall_miss_rate::total 0.228818 # miss rate for overall accesses 630system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 69104.212860 # average ReadReq miss latency 631system.cpu.icache.ReadReq_avg_miss_latency::total 69104.212860 # average ReadReq miss latency 632system.cpu.icache.demand_avg_miss_latency::cpu.inst 69104.212860 # average overall miss latency 633system.cpu.icache.demand_avg_miss_latency::total 69104.212860 # average overall miss latency 634system.cpu.icache.overall_avg_miss_latency::cpu.inst 69104.212860 # average overall miss latency 635system.cpu.icache.overall_avg_miss_latency::total 69104.212860 # average overall miss latency 636system.cpu.icache.blocked_cycles::no_mshrs 47 # number of cycles access was blocked | 590system.cpu.icache.tags.occ_blocks::cpu.inst 161.374264 # Average occupied blocks per requestor 591system.cpu.icache.tags.occ_percent::cpu.inst 0.078796 # Average percentage of cache occupancy 592system.cpu.icache.tags.occ_percent::total 0.078796 # Average percentage of cache occupancy 593system.cpu.icache.tags.occ_task_id_blocks::1024 323 # Occupied blocks per task id 594system.cpu.icache.tags.age_task_id_blocks_1024::0 154 # Occupied blocks per task id 595system.cpu.icache.tags.age_task_id_blocks_1024::1 169 # Occupied blocks per task id 596system.cpu.icache.tags.occ_task_id_percent::1024 0.157715 # Percentage of cache occupancy per task id 597system.cpu.icache.tags.tag_accesses 4476 # Number of tag accesses 598system.cpu.icache.tags.data_accesses 4476 # Number of data accesses 599system.cpu.icache.ReadReq_hits::cpu.inst 1615 # number of ReadReq hits 600system.cpu.icache.ReadReq_hits::total 1615 # number of ReadReq hits 601system.cpu.icache.demand_hits::cpu.inst 1615 # number of demand (read+write) hits 602system.cpu.icache.demand_hits::total 1615 # number of demand (read+write) hits 603system.cpu.icache.overall_hits::cpu.inst 1615 # number of overall hits 604system.cpu.icache.overall_hits::total 1615 # number of overall hits 605system.cpu.icache.ReadReq_misses::cpu.inst 453 # number of ReadReq misses 606system.cpu.icache.ReadReq_misses::total 453 # number of ReadReq misses 607system.cpu.icache.demand_misses::cpu.inst 453 # number of demand (read+write) misses 608system.cpu.icache.demand_misses::total 453 # number of demand (read+write) misses 609system.cpu.icache.overall_misses::cpu.inst 453 # number of overall misses 610system.cpu.icache.overall_misses::total 453 # number of overall misses 611system.cpu.icache.ReadReq_miss_latency::cpu.inst 31448500 # number of ReadReq miss cycles 612system.cpu.icache.ReadReq_miss_latency::total 31448500 # number of ReadReq miss cycles 613system.cpu.icache.demand_miss_latency::cpu.inst 31448500 # number of demand (read+write) miss cycles 614system.cpu.icache.demand_miss_latency::total 31448500 # number of demand (read+write) miss cycles 615system.cpu.icache.overall_miss_latency::cpu.inst 31448500 # number of overall miss cycles 616system.cpu.icache.overall_miss_latency::total 31448500 # number of overall miss cycles 617system.cpu.icache.ReadReq_accesses::cpu.inst 2068 # number of ReadReq accesses(hits+misses) 618system.cpu.icache.ReadReq_accesses::total 2068 # number of ReadReq accesses(hits+misses) 619system.cpu.icache.demand_accesses::cpu.inst 2068 # number of demand (read+write) accesses 620system.cpu.icache.demand_accesses::total 2068 # number of demand (read+write) accesses 621system.cpu.icache.overall_accesses::cpu.inst 2068 # number of overall (read+write) accesses 622system.cpu.icache.overall_accesses::total 2068 # number of overall (read+write) accesses 623system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.219052 # miss rate for ReadReq accesses 624system.cpu.icache.ReadReq_miss_rate::total 0.219052 # miss rate for ReadReq accesses 625system.cpu.icache.demand_miss_rate::cpu.inst 0.219052 # miss rate for demand accesses 626system.cpu.icache.demand_miss_rate::total 0.219052 # miss rate for demand accesses 627system.cpu.icache.overall_miss_rate::cpu.inst 0.219052 # miss rate for overall accesses 628system.cpu.icache.overall_miss_rate::total 0.219052 # miss rate for overall accesses 629system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 69422.737307 # average ReadReq miss latency 630system.cpu.icache.ReadReq_avg_miss_latency::total 69422.737307 # average ReadReq miss latency 631system.cpu.icache.demand_avg_miss_latency::cpu.inst 69422.737307 # average overall miss latency 632system.cpu.icache.demand_avg_miss_latency::total 69422.737307 # average overall miss latency 633system.cpu.icache.overall_avg_miss_latency::cpu.inst 69422.737307 # average overall miss latency 634system.cpu.icache.overall_avg_miss_latency::total 69422.737307 # average overall miss latency 635system.cpu.icache.blocked_cycles::no_mshrs 48 # number of cycles access was blocked |
637system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 638system.cpu.icache.blocked::no_mshrs 1 # number of cycles access was blocked 639system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked | 636system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 637system.cpu.icache.blocked::no_mshrs 1 # number of cycles access was blocked 638system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked |
640system.cpu.icache.avg_blocked_cycles::no_mshrs 47 # average number of cycles each access was blocked | 639system.cpu.icache.avg_blocked_cycles::no_mshrs 48 # average number of cycles each access was blocked |
641system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 642system.cpu.icache.fast_writes 0 # number of fast writes performed 643system.cpu.icache.cache_copies 0 # number of cache copies performed 644system.cpu.icache.ReadReq_mshr_hits::cpu.inst 113 # number of ReadReq MSHR hits 645system.cpu.icache.ReadReq_mshr_hits::total 113 # number of ReadReq MSHR hits 646system.cpu.icache.demand_mshr_hits::cpu.inst 113 # number of demand (read+write) MSHR hits 647system.cpu.icache.demand_mshr_hits::total 113 # number of demand (read+write) MSHR hits 648system.cpu.icache.overall_mshr_hits::cpu.inst 113 # number of overall MSHR hits 649system.cpu.icache.overall_mshr_hits::total 113 # number of overall MSHR hits | 640system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 641system.cpu.icache.fast_writes 0 # number of fast writes performed 642system.cpu.icache.cache_copies 0 # number of cache copies performed 643system.cpu.icache.ReadReq_mshr_hits::cpu.inst 113 # number of ReadReq MSHR hits 644system.cpu.icache.ReadReq_mshr_hits::total 113 # number of ReadReq MSHR hits 645system.cpu.icache.demand_mshr_hits::cpu.inst 113 # number of demand (read+write) MSHR hits 646system.cpu.icache.demand_mshr_hits::total 113 # number of demand (read+write) MSHR hits 647system.cpu.icache.overall_mshr_hits::cpu.inst 113 # number of overall MSHR hits 648system.cpu.icache.overall_mshr_hits::total 113 # number of overall MSHR hits |
650system.cpu.icache.ReadReq_mshr_misses::cpu.inst 338 # number of ReadReq MSHR misses 651system.cpu.icache.ReadReq_mshr_misses::total 338 # number of ReadReq MSHR misses 652system.cpu.icache.demand_mshr_misses::cpu.inst 338 # number of demand (read+write) MSHR misses 653system.cpu.icache.demand_mshr_misses::total 338 # number of demand (read+write) MSHR misses 654system.cpu.icache.overall_mshr_misses::cpu.inst 338 # number of overall MSHR misses 655system.cpu.icache.overall_mshr_misses::total 338 # number of overall MSHR misses 656system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 24162750 # number of ReadReq MSHR miss cycles 657system.cpu.icache.ReadReq_mshr_miss_latency::total 24162750 # number of ReadReq MSHR miss cycles 658system.cpu.icache.demand_mshr_miss_latency::cpu.inst 24162750 # number of demand (read+write) MSHR miss cycles 659system.cpu.icache.demand_mshr_miss_latency::total 24162750 # number of demand (read+write) MSHR miss cycles 660system.cpu.icache.overall_mshr_miss_latency::cpu.inst 24162750 # number of overall MSHR miss cycles 661system.cpu.icache.overall_mshr_miss_latency::total 24162750 # number of overall MSHR miss cycles 662system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.171487 # mshr miss rate for ReadReq accesses 663system.cpu.icache.ReadReq_mshr_miss_rate::total 0.171487 # mshr miss rate for ReadReq accesses 664system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.171487 # mshr miss rate for demand accesses 665system.cpu.icache.demand_mshr_miss_rate::total 0.171487 # mshr miss rate for demand accesses 666system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.171487 # mshr miss rate for overall accesses 667system.cpu.icache.overall_mshr_miss_rate::total 0.171487 # mshr miss rate for overall accesses 668system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 71487.426036 # average ReadReq mshr miss latency 669system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71487.426036 # average ReadReq mshr miss latency 670system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 71487.426036 # average overall mshr miss latency 671system.cpu.icache.demand_avg_mshr_miss_latency::total 71487.426036 # average overall mshr miss latency 672system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 71487.426036 # average overall mshr miss latency 673system.cpu.icache.overall_avg_mshr_miss_latency::total 71487.426036 # average overall mshr miss latency | 649system.cpu.icache.ReadReq_mshr_misses::cpu.inst 340 # number of ReadReq MSHR misses 650system.cpu.icache.ReadReq_mshr_misses::total 340 # number of ReadReq MSHR misses 651system.cpu.icache.demand_mshr_misses::cpu.inst 340 # number of demand (read+write) MSHR misses 652system.cpu.icache.demand_mshr_misses::total 340 # number of demand (read+write) MSHR misses 653system.cpu.icache.overall_mshr_misses::cpu.inst 340 # number of overall MSHR misses 654system.cpu.icache.overall_mshr_misses::total 340 # number of overall MSHR misses 655system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 24624500 # number of ReadReq MSHR miss cycles 656system.cpu.icache.ReadReq_mshr_miss_latency::total 24624500 # number of ReadReq MSHR miss cycles 657system.cpu.icache.demand_mshr_miss_latency::cpu.inst 24624500 # number of demand (read+write) MSHR miss cycles 658system.cpu.icache.demand_mshr_miss_latency::total 24624500 # number of demand (read+write) MSHR miss cycles 659system.cpu.icache.overall_mshr_miss_latency::cpu.inst 24624500 # number of overall MSHR miss cycles 660system.cpu.icache.overall_mshr_miss_latency::total 24624500 # number of overall MSHR miss cycles 661system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.164410 # mshr miss rate for ReadReq accesses 662system.cpu.icache.ReadReq_mshr_miss_rate::total 0.164410 # mshr miss rate for ReadReq accesses 663system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.164410 # mshr miss rate for demand accesses 664system.cpu.icache.demand_mshr_miss_rate::total 0.164410 # mshr miss rate for demand accesses 665system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.164410 # mshr miss rate for overall accesses 666system.cpu.icache.overall_mshr_miss_rate::total 0.164410 # mshr miss rate for overall accesses 667system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 72425 # average ReadReq mshr miss latency 668system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72425 # average ReadReq mshr miss latency 669system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 72425 # average overall mshr miss latency 670system.cpu.icache.demand_avg_mshr_miss_latency::total 72425 # average overall mshr miss latency 671system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 72425 # average overall mshr miss latency 672system.cpu.icache.overall_avg_mshr_miss_latency::total 72425 # average overall mshr miss latency |
674system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 675system.cpu.l2cache.tags.replacements 0 # number of replacements | 673system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 674system.cpu.l2cache.tags.replacements 0 # number of replacements |
676system.cpu.l2cache.tags.tagsinuse 221.498533 # Cycle average of tags in use | 675system.cpu.l2cache.tags.tagsinuse 222.300532 # Cycle average of tags in use |
677system.cpu.l2cache.tags.total_refs 3 # Total number of references to valid blocks. | 676system.cpu.l2cache.tags.total_refs 3 # Total number of references to valid blocks. |
678system.cpu.l2cache.tags.sampled_refs 425 # Sample count of references to valid blocks. 679system.cpu.l2cache.tags.avg_refs 0.007059 # Average number of references to valid blocks. | 677system.cpu.l2cache.tags.sampled_refs 428 # Sample count of references to valid blocks. 678system.cpu.l2cache.tags.avg_refs 0.007009 # Average number of references to valid blocks. |
680system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. | 679system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. |
681system.cpu.l2cache.tags.occ_blocks::cpu.inst 163.688333 # Average occupied blocks per requestor 682system.cpu.l2cache.tags.occ_blocks::cpu.data 57.810199 # Average occupied blocks per requestor 683system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004995 # Average percentage of cache occupancy 684system.cpu.l2cache.tags.occ_percent::cpu.data 0.001764 # Average percentage of cache occupancy 685system.cpu.l2cache.tags.occ_percent::total 0.006760 # Average percentage of cache occupancy 686system.cpu.l2cache.tags.occ_task_id_blocks::1024 425 # Occupied blocks per task id 687system.cpu.l2cache.tags.age_task_id_blocks_1024::0 188 # Occupied blocks per task id 688system.cpu.l2cache.tags.age_task_id_blocks_1024::1 237 # Occupied blocks per task id 689system.cpu.l2cache.tags.occ_task_id_percent::1024 0.012970 # Percentage of cache occupancy per task id 690system.cpu.l2cache.tags.tag_accesses 4308 # Number of tag accesses 691system.cpu.l2cache.tags.data_accesses 4308 # Number of data accesses | 680system.cpu.l2cache.tags.occ_blocks::cpu.inst 163.614658 # Average occupied blocks per requestor 681system.cpu.l2cache.tags.occ_blocks::cpu.data 58.685875 # Average occupied blocks per requestor 682system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004993 # Average percentage of cache occupancy 683system.cpu.l2cache.tags.occ_percent::cpu.data 0.001791 # Average percentage of cache occupancy 684system.cpu.l2cache.tags.occ_percent::total 0.006784 # Average percentage of cache occupancy 685system.cpu.l2cache.tags.occ_task_id_blocks::1024 428 # Occupied blocks per task id 686system.cpu.l2cache.tags.age_task_id_blocks_1024::0 193 # Occupied blocks per task id 687system.cpu.l2cache.tags.age_task_id_blocks_1024::1 235 # Occupied blocks per task id 688system.cpu.l2cache.tags.occ_task_id_percent::1024 0.013062 # Percentage of cache occupancy per task id 689system.cpu.l2cache.tags.tag_accesses 4335 # Number of tag accesses 690system.cpu.l2cache.tags.data_accesses 4335 # Number of data accesses |
692system.cpu.l2cache.ReadReq_hits::cpu.inst 3 # number of ReadReq hits 693system.cpu.l2cache.ReadReq_hits::total 3 # number of ReadReq hits 694system.cpu.l2cache.demand_hits::cpu.inst 3 # number of demand (read+write) hits 695system.cpu.l2cache.demand_hits::total 3 # number of demand (read+write) hits 696system.cpu.l2cache.overall_hits::cpu.inst 3 # number of overall hits 697system.cpu.l2cache.overall_hits::total 3 # number of overall hits | 691system.cpu.l2cache.ReadReq_hits::cpu.inst 3 # number of ReadReq hits 692system.cpu.l2cache.ReadReq_hits::total 3 # number of ReadReq hits 693system.cpu.l2cache.demand_hits::cpu.inst 3 # number of demand (read+write) hits 694system.cpu.l2cache.demand_hits::total 3 # number of demand (read+write) hits 695system.cpu.l2cache.overall_hits::cpu.inst 3 # number of overall hits 696system.cpu.l2cache.overall_hits::total 3 # number of overall hits |
698system.cpu.l2cache.ReadReq_misses::cpu.inst 335 # number of ReadReq misses 699system.cpu.l2cache.ReadReq_misses::cpu.data 90 # number of ReadReq misses 700system.cpu.l2cache.ReadReq_misses::total 425 # number of ReadReq misses | 697system.cpu.l2cache.ReadReq_misses::cpu.inst 337 # number of ReadReq misses 698system.cpu.l2cache.ReadReq_misses::cpu.data 91 # number of ReadReq misses 699system.cpu.l2cache.ReadReq_misses::total 428 # number of ReadReq misses |
701system.cpu.l2cache.ReadExReq_misses::cpu.data 51 # number of ReadExReq misses 702system.cpu.l2cache.ReadExReq_misses::total 51 # number of ReadExReq misses | 700system.cpu.l2cache.ReadExReq_misses::cpu.data 51 # number of ReadExReq misses 701system.cpu.l2cache.ReadExReq_misses::total 51 # number of ReadExReq misses |
703system.cpu.l2cache.demand_misses::cpu.inst 335 # number of demand (read+write) misses 704system.cpu.l2cache.demand_misses::cpu.data 141 # number of demand (read+write) misses 705system.cpu.l2cache.demand_misses::total 476 # number of demand (read+write) misses 706system.cpu.l2cache.overall_misses::cpu.inst 335 # number of overall misses 707system.cpu.l2cache.overall_misses::cpu.data 141 # number of overall misses 708system.cpu.l2cache.overall_misses::total 476 # number of overall misses 709system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 23794750 # number of ReadReq miss cycles 710system.cpu.l2cache.ReadReq_miss_latency::cpu.data 6985750 # number of ReadReq miss cycles 711system.cpu.l2cache.ReadReq_miss_latency::total 30780500 # number of ReadReq miss cycles 712system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3776250 # number of ReadExReq miss cycles 713system.cpu.l2cache.ReadExReq_miss_latency::total 3776250 # number of ReadExReq miss cycles 714system.cpu.l2cache.demand_miss_latency::cpu.inst 23794750 # number of demand (read+write) miss cycles 715system.cpu.l2cache.demand_miss_latency::cpu.data 10762000 # number of demand (read+write) miss cycles 716system.cpu.l2cache.demand_miss_latency::total 34556750 # number of demand (read+write) miss cycles 717system.cpu.l2cache.overall_miss_latency::cpu.inst 23794750 # number of overall miss cycles 718system.cpu.l2cache.overall_miss_latency::cpu.data 10762000 # number of overall miss cycles 719system.cpu.l2cache.overall_miss_latency::total 34556750 # number of overall miss cycles 720system.cpu.l2cache.ReadReq_accesses::cpu.inst 338 # number of ReadReq accesses(hits+misses) 721system.cpu.l2cache.ReadReq_accesses::cpu.data 90 # number of ReadReq accesses(hits+misses) 722system.cpu.l2cache.ReadReq_accesses::total 428 # number of ReadReq accesses(hits+misses) | 702system.cpu.l2cache.demand_misses::cpu.inst 337 # number of demand (read+write) misses 703system.cpu.l2cache.demand_misses::cpu.data 142 # number of demand (read+write) misses 704system.cpu.l2cache.demand_misses::total 479 # number of demand (read+write) misses 705system.cpu.l2cache.overall_misses::cpu.inst 337 # number of overall misses 706system.cpu.l2cache.overall_misses::cpu.data 142 # number of overall misses 707system.cpu.l2cache.overall_misses::total 479 # number of overall misses 708system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 24254500 # number of ReadReq miss cycles 709system.cpu.l2cache.ReadReq_miss_latency::cpu.data 7288250 # number of ReadReq miss cycles 710system.cpu.l2cache.ReadReq_miss_latency::total 31542750 # number of ReadReq miss cycles 711system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 4058000 # number of ReadExReq miss cycles 712system.cpu.l2cache.ReadExReq_miss_latency::total 4058000 # number of ReadExReq miss cycles 713system.cpu.l2cache.demand_miss_latency::cpu.inst 24254500 # number of demand (read+write) miss cycles 714system.cpu.l2cache.demand_miss_latency::cpu.data 11346250 # number of demand (read+write) miss cycles 715system.cpu.l2cache.demand_miss_latency::total 35600750 # number of demand (read+write) miss cycles 716system.cpu.l2cache.overall_miss_latency::cpu.inst 24254500 # number of overall miss cycles 717system.cpu.l2cache.overall_miss_latency::cpu.data 11346250 # number of overall miss cycles 718system.cpu.l2cache.overall_miss_latency::total 35600750 # number of overall miss cycles 719system.cpu.l2cache.ReadReq_accesses::cpu.inst 340 # number of ReadReq accesses(hits+misses) 720system.cpu.l2cache.ReadReq_accesses::cpu.data 91 # number of ReadReq accesses(hits+misses) 721system.cpu.l2cache.ReadReq_accesses::total 431 # number of ReadReq accesses(hits+misses) |
723system.cpu.l2cache.ReadExReq_accesses::cpu.data 51 # number of ReadExReq accesses(hits+misses) 724system.cpu.l2cache.ReadExReq_accesses::total 51 # number of ReadExReq accesses(hits+misses) | 722system.cpu.l2cache.ReadExReq_accesses::cpu.data 51 # number of ReadExReq accesses(hits+misses) 723system.cpu.l2cache.ReadExReq_accesses::total 51 # number of ReadExReq accesses(hits+misses) |
725system.cpu.l2cache.demand_accesses::cpu.inst 338 # number of demand (read+write) accesses 726system.cpu.l2cache.demand_accesses::cpu.data 141 # number of demand (read+write) accesses 727system.cpu.l2cache.demand_accesses::total 479 # number of demand (read+write) accesses 728system.cpu.l2cache.overall_accesses::cpu.inst 338 # number of overall (read+write) accesses 729system.cpu.l2cache.overall_accesses::cpu.data 141 # number of overall (read+write) accesses 730system.cpu.l2cache.overall_accesses::total 479 # number of overall (read+write) accesses 731system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.991124 # miss rate for ReadReq accesses | 724system.cpu.l2cache.demand_accesses::cpu.inst 340 # number of demand (read+write) accesses 725system.cpu.l2cache.demand_accesses::cpu.data 142 # number of demand (read+write) accesses 726system.cpu.l2cache.demand_accesses::total 482 # number of demand (read+write) accesses 727system.cpu.l2cache.overall_accesses::cpu.inst 340 # number of overall (read+write) accesses 728system.cpu.l2cache.overall_accesses::cpu.data 142 # number of overall (read+write) accesses 729system.cpu.l2cache.overall_accesses::total 482 # number of overall (read+write) accesses 730system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.991176 # miss rate for ReadReq accesses |
732system.cpu.l2cache.ReadReq_miss_rate::cpu.data 1 # miss rate for ReadReq accesses | 731system.cpu.l2cache.ReadReq_miss_rate::cpu.data 1 # miss rate for ReadReq accesses |
733system.cpu.l2cache.ReadReq_miss_rate::total 0.992991 # miss rate for ReadReq accesses | 732system.cpu.l2cache.ReadReq_miss_rate::total 0.993039 # miss rate for ReadReq accesses |
734system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses 735system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses | 733system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses 734system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses |
736system.cpu.l2cache.demand_miss_rate::cpu.inst 0.991124 # miss rate for demand accesses | 735system.cpu.l2cache.demand_miss_rate::cpu.inst 0.991176 # miss rate for demand accesses |
737system.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses | 736system.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses |
738system.cpu.l2cache.demand_miss_rate::total 0.993737 # miss rate for demand accesses 739system.cpu.l2cache.overall_miss_rate::cpu.inst 0.991124 # miss rate for overall accesses | 737system.cpu.l2cache.demand_miss_rate::total 0.993776 # miss rate for demand accesses 738system.cpu.l2cache.overall_miss_rate::cpu.inst 0.991176 # miss rate for overall accesses |
740system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses | 739system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses |
741system.cpu.l2cache.overall_miss_rate::total 0.993737 # miss rate for overall accesses 742system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 71029.104478 # average ReadReq miss latency 743system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 77619.444444 # average ReadReq miss latency 744system.cpu.l2cache.ReadReq_avg_miss_latency::total 72424.705882 # average ReadReq miss latency 745system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 74044.117647 # average ReadExReq miss latency 746system.cpu.l2cache.ReadExReq_avg_miss_latency::total 74044.117647 # average ReadExReq miss latency 747system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 71029.104478 # average overall miss latency 748system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76326.241135 # average overall miss latency 749system.cpu.l2cache.demand_avg_miss_latency::total 72598.214286 # average overall miss latency 750system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 71029.104478 # average overall miss latency 751system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76326.241135 # average overall miss latency 752system.cpu.l2cache.overall_avg_miss_latency::total 72598.214286 # average overall miss latency | 740system.cpu.l2cache.overall_miss_rate::total 0.993776 # miss rate for overall accesses 741system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 71971.810089 # average ReadReq miss latency 742system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 80090.659341 # average ReadReq miss latency 743system.cpu.l2cache.ReadReq_avg_miss_latency::total 73698.014019 # average ReadReq miss latency 744system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 79568.627451 # average ReadExReq miss latency 745system.cpu.l2cache.ReadExReq_avg_miss_latency::total 79568.627451 # average ReadExReq miss latency 746system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 71971.810089 # average overall miss latency 747system.cpu.l2cache.demand_avg_miss_latency::cpu.data 79903.169014 # average overall miss latency 748system.cpu.l2cache.demand_avg_miss_latency::total 74323.068894 # average overall miss latency 749system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 71971.810089 # average overall miss latency 750system.cpu.l2cache.overall_avg_miss_latency::cpu.data 79903.169014 # average overall miss latency 751system.cpu.l2cache.overall_avg_miss_latency::total 74323.068894 # average overall miss latency |
753system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 754system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 755system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 756system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 757system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 758system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 759system.cpu.l2cache.fast_writes 0 # number of fast writes performed 760system.cpu.l2cache.cache_copies 0 # number of cache copies performed | 752system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 753system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 754system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 755system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 756system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 757system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 758system.cpu.l2cache.fast_writes 0 # number of fast writes performed 759system.cpu.l2cache.cache_copies 0 # number of cache copies performed |
761system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 335 # number of ReadReq MSHR misses 762system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 90 # number of ReadReq MSHR misses 763system.cpu.l2cache.ReadReq_mshr_misses::total 425 # number of ReadReq MSHR misses | 760system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 337 # number of ReadReq MSHR misses 761system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 91 # number of ReadReq MSHR misses 762system.cpu.l2cache.ReadReq_mshr_misses::total 428 # number of ReadReq MSHR misses |
764system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 51 # number of ReadExReq MSHR misses 765system.cpu.l2cache.ReadExReq_mshr_misses::total 51 # number of ReadExReq MSHR misses | 763system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 51 # number of ReadExReq MSHR misses 764system.cpu.l2cache.ReadExReq_mshr_misses::total 51 # number of ReadExReq MSHR misses |
766system.cpu.l2cache.demand_mshr_misses::cpu.inst 335 # number of demand (read+write) MSHR misses 767system.cpu.l2cache.demand_mshr_misses::cpu.data 141 # number of demand (read+write) MSHR misses 768system.cpu.l2cache.demand_mshr_misses::total 476 # number of demand (read+write) MSHR misses 769system.cpu.l2cache.overall_mshr_misses::cpu.inst 335 # number of overall MSHR misses 770system.cpu.l2cache.overall_mshr_misses::cpu.data 141 # number of overall MSHR misses 771system.cpu.l2cache.overall_mshr_misses::total 476 # number of overall MSHR misses 772system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 19559250 # number of ReadReq MSHR miss cycles 773system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 5880750 # number of ReadReq MSHR miss cycles 774system.cpu.l2cache.ReadReq_mshr_miss_latency::total 25440000 # number of ReadReq MSHR miss cycles 775system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3144250 # number of ReadExReq MSHR miss cycles 776system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3144250 # number of ReadExReq MSHR miss cycles 777system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 19559250 # number of demand (read+write) MSHR miss cycles 778system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 9025000 # number of demand (read+write) MSHR miss cycles 779system.cpu.l2cache.demand_mshr_miss_latency::total 28584250 # number of demand (read+write) MSHR miss cycles 780system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 19559250 # number of overall MSHR miss cycles 781system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 9025000 # number of overall MSHR miss cycles 782system.cpu.l2cache.overall_mshr_miss_latency::total 28584250 # number of overall MSHR miss cycles 783system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.991124 # mshr miss rate for ReadReq accesses | 765system.cpu.l2cache.demand_mshr_misses::cpu.inst 337 # number of demand (read+write) MSHR misses 766system.cpu.l2cache.demand_mshr_misses::cpu.data 142 # number of demand (read+write) MSHR misses 767system.cpu.l2cache.demand_mshr_misses::total 479 # number of demand (read+write) MSHR misses 768system.cpu.l2cache.overall_mshr_misses::cpu.inst 337 # number of overall MSHR misses 769system.cpu.l2cache.overall_mshr_misses::cpu.data 142 # number of overall MSHR misses 770system.cpu.l2cache.overall_mshr_misses::total 479 # number of overall MSHR misses 771system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 19999000 # number of ReadReq MSHR miss cycles 772system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 6168250 # number of ReadReq MSHR miss cycles 773system.cpu.l2cache.ReadReq_mshr_miss_latency::total 26167250 # number of ReadReq MSHR miss cycles 774system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3423500 # number of ReadExReq MSHR miss cycles 775system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3423500 # number of ReadExReq MSHR miss cycles 776system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 19999000 # number of demand (read+write) MSHR miss cycles 777system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 9591750 # number of demand (read+write) MSHR miss cycles 778system.cpu.l2cache.demand_mshr_miss_latency::total 29590750 # number of demand (read+write) MSHR miss cycles 779system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 19999000 # number of overall MSHR miss cycles 780system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 9591750 # number of overall MSHR miss cycles 781system.cpu.l2cache.overall_mshr_miss_latency::total 29590750 # number of overall MSHR miss cycles 782system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.991176 # mshr miss rate for ReadReq accesses |
784system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses | 783system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses |
785system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.992991 # mshr miss rate for ReadReq accesses | 784system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.993039 # mshr miss rate for ReadReq accesses |
786system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses 787system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses | 785system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses 786system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses |
788system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.991124 # mshr miss rate for demand accesses | 787system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.991176 # mshr miss rate for demand accesses |
789system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses | 788system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses |
790system.cpu.l2cache.demand_mshr_miss_rate::total 0.993737 # mshr miss rate for demand accesses 791system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.991124 # mshr miss rate for overall accesses | 789system.cpu.l2cache.demand_mshr_miss_rate::total 0.993776 # mshr miss rate for demand accesses 790system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.991176 # mshr miss rate for overall accesses |
792system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses | 791system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses |
793system.cpu.l2cache.overall_mshr_miss_rate::total 0.993737 # mshr miss rate for overall accesses 794system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 58385.820896 # average ReadReq mshr miss latency 795system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 65341.666667 # average ReadReq mshr miss latency 796system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 59858.823529 # average ReadReq mshr miss latency 797system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 61651.960784 # average ReadExReq mshr miss latency 798system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 61651.960784 # average ReadExReq mshr miss latency 799system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 58385.820896 # average overall mshr miss latency 800system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 64007.092199 # average overall mshr miss latency 801system.cpu.l2cache.demand_avg_mshr_miss_latency::total 60050.945378 # average overall mshr miss latency 802system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 58385.820896 # average overall mshr miss latency 803system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 64007.092199 # average overall mshr miss latency 804system.cpu.l2cache.overall_avg_mshr_miss_latency::total 60050.945378 # average overall mshr miss latency | 792system.cpu.l2cache.overall_mshr_miss_rate::total 0.993776 # mshr miss rate for overall accesses 793system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 59344.213650 # average ReadReq mshr miss latency 794system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 67782.967033 # average ReadReq mshr miss latency 795system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 61138.434579 # average ReadReq mshr miss latency 796system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 67127.450980 # average ReadExReq mshr miss latency 797system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 67127.450980 # average ReadExReq mshr miss latency 798system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 59344.213650 # average overall mshr miss latency 799system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 67547.535211 # average overall mshr miss latency 800system.cpu.l2cache.demand_avg_mshr_miss_latency::total 61776.096033 # average overall mshr miss latency 801system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 59344.213650 # average overall mshr miss latency 802system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 67547.535211 # average overall mshr miss latency 803system.cpu.l2cache.overall_avg_mshr_miss_latency::total 61776.096033 # average overall mshr miss latency |
805system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 806system.cpu.dcache.tags.replacements 0 # number of replacements | 804system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 805system.cpu.dcache.tags.replacements 0 # number of replacements |
807system.cpu.dcache.tags.tagsinuse 91.608220 # Cycle average of tags in use 808system.cpu.dcache.tags.total_refs 2400 # Total number of references to valid blocks. 809system.cpu.dcache.tags.sampled_refs 141 # Sample count of references to valid blocks. 810system.cpu.dcache.tags.avg_refs 17.021277 # Average number of references to valid blocks. | 806system.cpu.dcache.tags.tagsinuse 92.430317 # Cycle average of tags in use 807system.cpu.dcache.tags.total_refs 2508 # Total number of references to valid blocks. 808system.cpu.dcache.tags.sampled_refs 142 # Sample count of references to valid blocks. 809system.cpu.dcache.tags.avg_refs 17.661972 # Average number of references to valid blocks. |
811system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. | 810system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. |
812system.cpu.dcache.tags.occ_blocks::cpu.data 91.608220 # Average occupied blocks per requestor 813system.cpu.dcache.tags.occ_percent::cpu.data 0.022365 # Average percentage of cache occupancy 814system.cpu.dcache.tags.occ_percent::total 0.022365 # Average percentage of cache occupancy 815system.cpu.dcache.tags.occ_task_id_blocks::1024 141 # Occupied blocks per task id | 811system.cpu.dcache.tags.occ_blocks::cpu.data 92.430317 # Average occupied blocks per requestor 812system.cpu.dcache.tags.occ_percent::cpu.data 0.022566 # Average percentage of cache occupancy 813system.cpu.dcache.tags.occ_percent::total 0.022566 # Average percentage of cache occupancy 814system.cpu.dcache.tags.occ_task_id_blocks::1024 142 # Occupied blocks per task id |
816system.cpu.dcache.tags.age_task_id_blocks_1024::0 38 # Occupied blocks per task id | 815system.cpu.dcache.tags.age_task_id_blocks_1024::0 38 # Occupied blocks per task id |
817system.cpu.dcache.tags.age_task_id_blocks_1024::1 103 # Occupied blocks per task id 818system.cpu.dcache.tags.occ_task_id_percent::1024 0.034424 # Percentage of cache occupancy per task id 819system.cpu.dcache.tags.tag_accesses 5965 # Number of tag accesses 820system.cpu.dcache.tags.data_accesses 5965 # Number of data accesses 821system.cpu.dcache.ReadReq_hits::cpu.data 1837 # number of ReadReq hits 822system.cpu.dcache.ReadReq_hits::total 1837 # number of ReadReq hits | 816system.cpu.dcache.tags.age_task_id_blocks_1024::1 104 # Occupied blocks per task id 817system.cpu.dcache.tags.occ_task_id_percent::1024 0.034668 # Percentage of cache occupancy per task id 818system.cpu.dcache.tags.tag_accesses 6220 # Number of tag accesses 819system.cpu.dcache.tags.data_accesses 6220 # Number of data accesses 820system.cpu.dcache.ReadReq_hits::cpu.data 1945 # number of ReadReq hits 821system.cpu.dcache.ReadReq_hits::total 1945 # number of ReadReq hits |
823system.cpu.dcache.WriteReq_hits::cpu.data 563 # number of WriteReq hits 824system.cpu.dcache.WriteReq_hits::total 563 # number of WriteReq hits | 822system.cpu.dcache.WriteReq_hits::cpu.data 563 # number of WriteReq hits 823system.cpu.dcache.WriteReq_hits::total 563 # number of WriteReq hits |
825system.cpu.dcache.demand_hits::cpu.data 2400 # number of demand (read+write) hits 826system.cpu.dcache.demand_hits::total 2400 # number of demand (read+write) hits 827system.cpu.dcache.overall_hits::cpu.data 2400 # number of overall hits 828system.cpu.dcache.overall_hits::total 2400 # number of overall hits 829system.cpu.dcache.ReadReq_misses::cpu.data 150 # number of ReadReq misses 830system.cpu.dcache.ReadReq_misses::total 150 # number of ReadReq misses | 824system.cpu.dcache.demand_hits::cpu.data 2508 # number of demand (read+write) hits 825system.cpu.dcache.demand_hits::total 2508 # number of demand (read+write) hits 826system.cpu.dcache.overall_hits::cpu.data 2508 # number of overall hits 827system.cpu.dcache.overall_hits::total 2508 # number of overall hits 828system.cpu.dcache.ReadReq_misses::cpu.data 169 # number of ReadReq misses 829system.cpu.dcache.ReadReq_misses::total 169 # number of ReadReq misses |
831system.cpu.dcache.WriteReq_misses::cpu.data 362 # number of WriteReq misses 832system.cpu.dcache.WriteReq_misses::total 362 # number of WriteReq misses | 830system.cpu.dcache.WriteReq_misses::cpu.data 362 # number of WriteReq misses 831system.cpu.dcache.WriteReq_misses::total 362 # number of WriteReq misses |
833system.cpu.dcache.demand_misses::cpu.data 512 # number of demand (read+write) misses 834system.cpu.dcache.demand_misses::total 512 # number of demand (read+write) misses 835system.cpu.dcache.overall_misses::cpu.data 512 # number of overall misses 836system.cpu.dcache.overall_misses::total 512 # number of overall misses 837system.cpu.dcache.ReadReq_miss_latency::cpu.data 10436500 # number of ReadReq miss cycles 838system.cpu.dcache.ReadReq_miss_latency::total 10436500 # number of ReadReq miss cycles 839system.cpu.dcache.WriteReq_miss_latency::cpu.data 22532249 # number of WriteReq miss cycles 840system.cpu.dcache.WriteReq_miss_latency::total 22532249 # number of WriteReq miss cycles 841system.cpu.dcache.demand_miss_latency::cpu.data 32968749 # number of demand (read+write) miss cycles 842system.cpu.dcache.demand_miss_latency::total 32968749 # number of demand (read+write) miss cycles 843system.cpu.dcache.overall_miss_latency::cpu.data 32968749 # number of overall miss cycles 844system.cpu.dcache.overall_miss_latency::total 32968749 # number of overall miss cycles 845system.cpu.dcache.ReadReq_accesses::cpu.data 1987 # number of ReadReq accesses(hits+misses) 846system.cpu.dcache.ReadReq_accesses::total 1987 # number of ReadReq accesses(hits+misses) | 832system.cpu.dcache.demand_misses::cpu.data 531 # number of demand (read+write) misses 833system.cpu.dcache.demand_misses::total 531 # number of demand (read+write) misses 834system.cpu.dcache.overall_misses::cpu.data 531 # number of overall misses 835system.cpu.dcache.overall_misses::total 531 # number of overall misses 836system.cpu.dcache.ReadReq_miss_latency::cpu.data 11709000 # number of ReadReq miss cycles 837system.cpu.dcache.ReadReq_miss_latency::total 11709000 # number of ReadReq miss cycles 838system.cpu.dcache.WriteReq_miss_latency::cpu.data 23266249 # number of WriteReq miss cycles 839system.cpu.dcache.WriteReq_miss_latency::total 23266249 # number of WriteReq miss cycles 840system.cpu.dcache.demand_miss_latency::cpu.data 34975249 # number of demand (read+write) miss cycles 841system.cpu.dcache.demand_miss_latency::total 34975249 # number of demand (read+write) miss cycles 842system.cpu.dcache.overall_miss_latency::cpu.data 34975249 # number of overall miss cycles 843system.cpu.dcache.overall_miss_latency::total 34975249 # number of overall miss cycles 844system.cpu.dcache.ReadReq_accesses::cpu.data 2114 # number of ReadReq accesses(hits+misses) 845system.cpu.dcache.ReadReq_accesses::total 2114 # number of ReadReq accesses(hits+misses) |
847system.cpu.dcache.WriteReq_accesses::cpu.data 925 # number of WriteReq accesses(hits+misses) 848system.cpu.dcache.WriteReq_accesses::total 925 # number of WriteReq accesses(hits+misses) | 846system.cpu.dcache.WriteReq_accesses::cpu.data 925 # number of WriteReq accesses(hits+misses) 847system.cpu.dcache.WriteReq_accesses::total 925 # number of WriteReq accesses(hits+misses) |
849system.cpu.dcache.demand_accesses::cpu.data 2912 # number of demand (read+write) accesses 850system.cpu.dcache.demand_accesses::total 2912 # number of demand (read+write) accesses 851system.cpu.dcache.overall_accesses::cpu.data 2912 # number of overall (read+write) accesses 852system.cpu.dcache.overall_accesses::total 2912 # number of overall (read+write) accesses 853system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.075491 # miss rate for ReadReq accesses 854system.cpu.dcache.ReadReq_miss_rate::total 0.075491 # miss rate for ReadReq accesses | 848system.cpu.dcache.demand_accesses::cpu.data 3039 # number of demand (read+write) accesses 849system.cpu.dcache.demand_accesses::total 3039 # number of demand (read+write) accesses 850system.cpu.dcache.overall_accesses::cpu.data 3039 # number of overall (read+write) accesses 851system.cpu.dcache.overall_accesses::total 3039 # number of overall (read+write) accesses 852system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.079943 # miss rate for ReadReq accesses 853system.cpu.dcache.ReadReq_miss_rate::total 0.079943 # miss rate for ReadReq accesses |
855system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.391351 # miss rate for WriteReq accesses 856system.cpu.dcache.WriteReq_miss_rate::total 0.391351 # miss rate for WriteReq accesses | 854system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.391351 # miss rate for WriteReq accesses 855system.cpu.dcache.WriteReq_miss_rate::total 0.391351 # miss rate for WriteReq accesses |
857system.cpu.dcache.demand_miss_rate::cpu.data 0.175824 # miss rate for demand accesses 858system.cpu.dcache.demand_miss_rate::total 0.175824 # miss rate for demand accesses 859system.cpu.dcache.overall_miss_rate::cpu.data 0.175824 # miss rate for overall accesses 860system.cpu.dcache.overall_miss_rate::total 0.175824 # miss rate for overall accesses 861system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 69576.666667 # average ReadReq miss latency 862system.cpu.dcache.ReadReq_avg_miss_latency::total 69576.666667 # average ReadReq miss latency 863system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 62243.781768 # average WriteReq miss latency 864system.cpu.dcache.WriteReq_avg_miss_latency::total 62243.781768 # average WriteReq miss latency 865system.cpu.dcache.demand_avg_miss_latency::cpu.data 64392.087891 # average overall miss latency 866system.cpu.dcache.demand_avg_miss_latency::total 64392.087891 # average overall miss latency 867system.cpu.dcache.overall_avg_miss_latency::cpu.data 64392.087891 # average overall miss latency 868system.cpu.dcache.overall_avg_miss_latency::total 64392.087891 # average overall miss latency 869system.cpu.dcache.blocked_cycles::no_mshrs 611 # number of cycles access was blocked | 856system.cpu.dcache.demand_miss_rate::cpu.data 0.174729 # miss rate for demand accesses 857system.cpu.dcache.demand_miss_rate::total 0.174729 # miss rate for demand accesses 858system.cpu.dcache.overall_miss_rate::cpu.data 0.174729 # miss rate for overall accesses 859system.cpu.dcache.overall_miss_rate::total 0.174729 # miss rate for overall accesses 860system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 69284.023669 # average ReadReq miss latency 861system.cpu.dcache.ReadReq_avg_miss_latency::total 69284.023669 # average ReadReq miss latency 862system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 64271.406077 # average WriteReq miss latency 863system.cpu.dcache.WriteReq_avg_miss_latency::total 64271.406077 # average WriteReq miss latency 864system.cpu.dcache.demand_avg_miss_latency::cpu.data 65866.758945 # average overall miss latency 865system.cpu.dcache.demand_avg_miss_latency::total 65866.758945 # average overall miss latency 866system.cpu.dcache.overall_avg_miss_latency::cpu.data 65866.758945 # average overall miss latency 867system.cpu.dcache.overall_avg_miss_latency::total 65866.758945 # average overall miss latency 868system.cpu.dcache.blocked_cycles::no_mshrs 573 # number of cycles access was blocked |
870system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 871system.cpu.dcache.blocked::no_mshrs 11 # number of cycles access was blocked 872system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked | 869system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 870system.cpu.dcache.blocked::no_mshrs 11 # number of cycles access was blocked 871system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked |
873system.cpu.dcache.avg_blocked_cycles::no_mshrs 55.545455 # average number of cycles each access was blocked | 872system.cpu.dcache.avg_blocked_cycles::no_mshrs 52.090909 # average number of cycles each access was blocked |
874system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 875system.cpu.dcache.fast_writes 0 # number of fast writes performed 876system.cpu.dcache.cache_copies 0 # number of cache copies performed | 873system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 874system.cpu.dcache.fast_writes 0 # number of fast writes performed 875system.cpu.dcache.cache_copies 0 # number of cache copies performed |
877system.cpu.dcache.ReadReq_mshr_hits::cpu.data 60 # number of ReadReq MSHR hits 878system.cpu.dcache.ReadReq_mshr_hits::total 60 # number of ReadReq MSHR hits | 876system.cpu.dcache.ReadReq_mshr_hits::cpu.data 78 # number of ReadReq MSHR hits 877system.cpu.dcache.ReadReq_mshr_hits::total 78 # number of ReadReq MSHR hits |
879system.cpu.dcache.WriteReq_mshr_hits::cpu.data 311 # number of WriteReq MSHR hits 880system.cpu.dcache.WriteReq_mshr_hits::total 311 # number of WriteReq MSHR hits | 878system.cpu.dcache.WriteReq_mshr_hits::cpu.data 311 # number of WriteReq MSHR hits 879system.cpu.dcache.WriteReq_mshr_hits::total 311 # number of WriteReq MSHR hits |
881system.cpu.dcache.demand_mshr_hits::cpu.data 371 # number of demand (read+write) MSHR hits 882system.cpu.dcache.demand_mshr_hits::total 371 # number of demand (read+write) MSHR hits 883system.cpu.dcache.overall_mshr_hits::cpu.data 371 # number of overall MSHR hits 884system.cpu.dcache.overall_mshr_hits::total 371 # number of overall MSHR hits 885system.cpu.dcache.ReadReq_mshr_misses::cpu.data 90 # number of ReadReq MSHR misses 886system.cpu.dcache.ReadReq_mshr_misses::total 90 # number of ReadReq MSHR misses | 880system.cpu.dcache.demand_mshr_hits::cpu.data 389 # number of demand (read+write) MSHR hits 881system.cpu.dcache.demand_mshr_hits::total 389 # number of demand (read+write) MSHR hits 882system.cpu.dcache.overall_mshr_hits::cpu.data 389 # number of overall MSHR hits 883system.cpu.dcache.overall_mshr_hits::total 389 # number of overall MSHR hits 884system.cpu.dcache.ReadReq_mshr_misses::cpu.data 91 # number of ReadReq MSHR misses 885system.cpu.dcache.ReadReq_mshr_misses::total 91 # number of ReadReq MSHR misses |
887system.cpu.dcache.WriteReq_mshr_misses::cpu.data 51 # number of WriteReq MSHR misses 888system.cpu.dcache.WriteReq_mshr_misses::total 51 # number of WriteReq MSHR misses | 886system.cpu.dcache.WriteReq_mshr_misses::cpu.data 51 # number of WriteReq MSHR misses 887system.cpu.dcache.WriteReq_mshr_misses::total 51 # number of WriteReq MSHR misses |
889system.cpu.dcache.demand_mshr_misses::cpu.data 141 # number of demand (read+write) MSHR misses 890system.cpu.dcache.demand_mshr_misses::total 141 # number of demand (read+write) MSHR misses 891system.cpu.dcache.overall_mshr_misses::cpu.data 141 # number of overall MSHR misses 892system.cpu.dcache.overall_mshr_misses::total 141 # number of overall MSHR misses 893system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 7079250 # number of ReadReq MSHR miss cycles 894system.cpu.dcache.ReadReq_mshr_miss_latency::total 7079250 # number of ReadReq MSHR miss cycles 895system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3828249 # number of WriteReq MSHR miss cycles 896system.cpu.dcache.WriteReq_mshr_miss_latency::total 3828249 # number of WriteReq MSHR miss cycles 897system.cpu.dcache.demand_mshr_miss_latency::cpu.data 10907499 # number of demand (read+write) MSHR miss cycles 898system.cpu.dcache.demand_mshr_miss_latency::total 10907499 # number of demand (read+write) MSHR miss cycles 899system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10907499 # number of overall MSHR miss cycles 900system.cpu.dcache.overall_mshr_miss_latency::total 10907499 # number of overall MSHR miss cycles 901system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.045294 # mshr miss rate for ReadReq accesses 902system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.045294 # mshr miss rate for ReadReq accesses | 888system.cpu.dcache.demand_mshr_misses::cpu.data 142 # number of demand (read+write) MSHR misses 889system.cpu.dcache.demand_mshr_misses::total 142 # number of demand (read+write) MSHR misses 890system.cpu.dcache.overall_mshr_misses::cpu.data 142 # number of overall MSHR misses 891system.cpu.dcache.overall_mshr_misses::total 142 # number of overall MSHR misses 892system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 7382750 # number of ReadReq MSHR miss cycles 893system.cpu.dcache.ReadReq_mshr_miss_latency::total 7382750 # number of ReadReq MSHR miss cycles 894system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4109999 # number of WriteReq MSHR miss cycles 895system.cpu.dcache.WriteReq_mshr_miss_latency::total 4109999 # number of WriteReq MSHR miss cycles 896system.cpu.dcache.demand_mshr_miss_latency::cpu.data 11492749 # number of demand (read+write) MSHR miss cycles 897system.cpu.dcache.demand_mshr_miss_latency::total 11492749 # number of demand (read+write) MSHR miss cycles 898system.cpu.dcache.overall_mshr_miss_latency::cpu.data 11492749 # number of overall MSHR miss cycles 899system.cpu.dcache.overall_mshr_miss_latency::total 11492749 # number of overall MSHR miss cycles 900system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.043046 # mshr miss rate for ReadReq accesses 901system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.043046 # mshr miss rate for ReadReq accesses |
903system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.055135 # mshr miss rate for WriteReq accesses 904system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.055135 # mshr miss rate for WriteReq accesses | 902system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.055135 # mshr miss rate for WriteReq accesses 903system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.055135 # mshr miss rate for WriteReq accesses |
905system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.048420 # mshr miss rate for demand accesses 906system.cpu.dcache.demand_mshr_miss_rate::total 0.048420 # mshr miss rate for demand accesses 907system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.048420 # mshr miss rate for overall accesses 908system.cpu.dcache.overall_mshr_miss_rate::total 0.048420 # mshr miss rate for overall accesses 909system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 78658.333333 # average ReadReq mshr miss latency 910system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78658.333333 # average ReadReq mshr miss latency 911system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 75063.705882 # average WriteReq mshr miss latency 912system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75063.705882 # average WriteReq mshr miss latency 913system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 77358.148936 # average overall mshr miss latency 914system.cpu.dcache.demand_avg_mshr_miss_latency::total 77358.148936 # average overall mshr miss latency 915system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 77358.148936 # average overall mshr miss latency 916system.cpu.dcache.overall_avg_mshr_miss_latency::total 77358.148936 # average overall mshr miss latency | 904system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.046726 # mshr miss rate for demand accesses 905system.cpu.dcache.demand_mshr_miss_rate::total 0.046726 # mshr miss rate for demand accesses 906system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.046726 # mshr miss rate for overall accesses 907system.cpu.dcache.overall_mshr_miss_rate::total 0.046726 # mshr miss rate for overall accesses 908system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 81129.120879 # average ReadReq mshr miss latency 909system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81129.120879 # average ReadReq mshr miss latency 910system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 80588.215686 # average WriteReq mshr miss latency 911system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80588.215686 # average WriteReq mshr miss latency 912system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 80934.852113 # average overall mshr miss latency 913system.cpu.dcache.demand_avg_mshr_miss_latency::total 80934.852113 # average overall mshr miss latency 914system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 80934.852113 # average overall mshr miss latency 915system.cpu.dcache.overall_avg_mshr_miss_latency::total 80934.852113 # average overall mshr miss latency |
917system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 918 919---------- End Simulation Statistics ---------- | 916system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 917 918---------- End Simulation Statistics ---------- |