Cross Reference: /gem5/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt

Deleted Added

sdiff udiff text old ( 11860:67dee11badea ) new ( 11955:1170d039b31e )

full compact

stats.txt (11860:67dee11badea)	stats.txt (11955:1170d039b31e)
1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 0.000024 # Number of seconds simulated 4sim_ticks 24405000 # Number of ticks simulated 5final_tick 24405000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000000 # Frequency of simulated ticks 7host_inst_rate 119579 # Simulator instruction rate (inst/s) 8host_op_rate 119550 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 583509526 # Simulator tick rate (ticks/s) 10host_mem_usage 251420 # Number of bytes of host memory used 11host_seconds 0.04 # Real time elapsed on the host 12sim_insts 4999 # Number of instructions simulated 13sim_ops 4999 # Number of ops (including micro ops) simulated 14system.voltage_domain.voltage 1 # Voltage in Volts 15system.clk_domain.clock 1000 # Clock period in ticks 16system.physmem.pwrStateResidencyTicks::UNDEFINED 24405000 # Cumulative time (in ticks) in various power states 17system.physmem.bytes_read::cpu.inst 21056 # Number of bytes read from this memory 18system.physmem.bytes_read::cpu.data 8960 # Number of bytes read from this memory 19system.physmem.bytes_read::total 30016 # Number of bytes read from this memory 20system.physmem.bytes_inst_read::cpu.inst 21056 # Number of instructions bytes read from this memory 21system.physmem.bytes_inst_read::total 21056 # Number of instructions bytes read from this memory 22system.physmem.num_reads::cpu.inst 329 # Number of read requests responded to by this memory 23system.physmem.num_reads::cpu.data 140 # Number of read requests responded to by this memory 24system.physmem.num_reads::total 469 # Number of read requests responded to by this memory 25system.physmem.bw_read::cpu.inst 862774022 # Total read bandwidth from this memory (bytes/s) 26system.physmem.bw_read::cpu.data 367137882 # Total read bandwidth from this memory (bytes/s) 27system.physmem.bw_read::total 1229911903 # Total read bandwidth from this memory (bytes/s) 28system.physmem.bw_inst_read::cpu.inst 862774022 # Instruction read bandwidth from this memory (bytes/s) 29system.physmem.bw_inst_read::total 862774022 # Instruction read bandwidth from this memory (bytes/s) 30system.physmem.bw_total::cpu.inst 862774022 # Total bandwidth to/from this memory (bytes/s) 31system.physmem.bw_total::cpu.data 367137882 # Total bandwidth to/from this memory (bytes/s) 32system.physmem.bw_total::total 1229911903 # Total bandwidth to/from this memory (bytes/s) 33system.physmem.readReqs 469 # Number of read requests accepted 34system.physmem.writeReqs 0 # Number of write requests accepted 35system.physmem.readBursts 469 # Number of DRAM read bursts, including those serviced by the write queue 36system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue 37system.physmem.bytesReadDRAM 30016 # Total number of bytes read from DRAM 38system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue 39system.physmem.bytesWritten 0 # Total number of bytes written to DRAM 40system.physmem.bytesReadSys 30016 # Total read bytes from the system interface side 41system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side 42system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue 43system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one 44system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 45system.physmem.perBankRdBursts::0 29 # Per bank write bursts 46system.physmem.perBankRdBursts::1 0 # Per bank write bursts 47system.physmem.perBankRdBursts::2 1 # Per bank write bursts 48system.physmem.perBankRdBursts::3 0 # Per bank write bursts 49system.physmem.perBankRdBursts::4 7 # Per bank write bursts 50system.physmem.perBankRdBursts::5 3 # Per bank write bursts 51system.physmem.perBankRdBursts::6 13 # Per bank write bursts 52system.physmem.perBankRdBursts::7 53 # Per bank write bursts 53system.physmem.perBankRdBursts::8 59 # Per bank write bursts 54system.physmem.perBankRdBursts::9 76 # Per bank write bursts 55system.physmem.perBankRdBursts::10 43 # Per bank write bursts 56system.physmem.perBankRdBursts::11 21 # Per bank write bursts 57system.physmem.perBankRdBursts::12 51 # Per bank write bursts 58system.physmem.perBankRdBursts::13 29 # Per bank write bursts 59system.physmem.perBankRdBursts::14 77 # Per bank write bursts 60system.physmem.perBankRdBursts::15 7 # Per bank write bursts 61system.physmem.perBankWrBursts::0 0 # Per bank write bursts 62system.physmem.perBankWrBursts::1 0 # Per bank write bursts 63system.physmem.perBankWrBursts::2 0 # Per bank write bursts 64system.physmem.perBankWrBursts::3 0 # Per bank write bursts 65system.physmem.perBankWrBursts::4 0 # Per bank write bursts 66system.physmem.perBankWrBursts::5 0 # Per bank write bursts 67system.physmem.perBankWrBursts::6 0 # Per bank write bursts 68system.physmem.perBankWrBursts::7 0 # Per bank write bursts 69system.physmem.perBankWrBursts::8 0 # Per bank write bursts 70system.physmem.perBankWrBursts::9 0 # Per bank write bursts 71system.physmem.perBankWrBursts::10 0 # Per bank write bursts 72system.physmem.perBankWrBursts::11 0 # Per bank write bursts 73system.physmem.perBankWrBursts::12 0 # Per bank write bursts 74system.physmem.perBankWrBursts::13 0 # Per bank write bursts 75system.physmem.perBankWrBursts::14 0 # Per bank write bursts 76system.physmem.perBankWrBursts::15 0 # Per bank write bursts 77system.physmem.numRdRetry 0 # Number of times read queue was full causing retry 78system.physmem.numWrRetry 0 # Number of times write queue was full causing retry 79system.physmem.totGap 24305500 # Total gap between requests 80system.physmem.readPktSize::0 0 # Read request sizes (log2) 81system.physmem.readPktSize::1 0 # Read request sizes (log2) 82system.physmem.readPktSize::2 0 # Read request sizes (log2) 83system.physmem.readPktSize::3 0 # Read request sizes (log2) 84system.physmem.readPktSize::4 0 # Read request sizes (log2) 85system.physmem.readPktSize::5 0 # Read request sizes (log2) 86system.physmem.readPktSize::6 469 # Read request sizes (log2) 87system.physmem.writePktSize::0 0 # Write request sizes (log2) 88system.physmem.writePktSize::1 0 # Write request sizes (log2) 89system.physmem.writePktSize::2 0 # Write request sizes (log2) 90system.physmem.writePktSize::3 0 # Write request sizes (log2) 91system.physmem.writePktSize::4 0 # Write request sizes (log2) 92system.physmem.writePktSize::5 0 # Write request sizes (log2) 93system.physmem.writePktSize::6 0 # Write request sizes (log2) 94system.physmem.rdQLenPdf::0 270 # What read queue length does an incoming req see 95system.physmem.rdQLenPdf::1 135 # What read queue length does an incoming req see 96system.physmem.rdQLenPdf::2 40 # What read queue length does an incoming req see 97system.physmem.rdQLenPdf::3 17 # What read queue length does an incoming req see 98system.physmem.rdQLenPdf::4 7 # What read queue length does an incoming req see 99system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see 100system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see 101system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see 102system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see 103system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see 104system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see 105system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see 106system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see 107system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see 108system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see 109system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see 110system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see 111system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see 112system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see 113system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see 114system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 115system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 116system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 117system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 118system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 119system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 120system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 121system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 122system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 123system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 124system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 125system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 126system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see 127system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see 128system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see 129system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see 130system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see 131system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see 132system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see 133system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see 134system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see 135system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see 136system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see 137system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see 138system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see 139system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see 140system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see 141system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see 142system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see 143system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see 144system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see 145system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see 146system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see 147system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see 148system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see 149system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see 150system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see 151system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see 152system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see 153system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see 154system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see 155system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see 156system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see 157system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see 158system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see 159system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see 160system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see 161system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see 162system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see 163system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see 164system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see 165system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see 166system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see 167system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see 168system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see 169system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see 170system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see 171system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see 172system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see 173system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see 174system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see 175system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see 176system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see 177system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see 178system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see 179system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see 180system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see 181system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see 182system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see 183system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see 184system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see 185system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see 186system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see 187system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see 188system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see 189system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see 190system.physmem.bytesPerActivate::samples 114 # Bytes accessed per row activation 191system.physmem.bytesPerActivate::mean 261.614035 # Bytes accessed per row activation 192system.physmem.bytesPerActivate::gmean 175.762153 # Bytes accessed per row activation 193system.physmem.bytesPerActivate::stdev 255.654479 # Bytes accessed per row activation 194system.physmem.bytesPerActivate::0-127 36 31.58% 31.58% # Bytes accessed per row activation 195system.physmem.bytesPerActivate::128-255 34 29.82% 61.40% # Bytes accessed per row activation 196system.physmem.bytesPerActivate::256-383 19 16.67% 78.07% # Bytes accessed per row activation 197system.physmem.bytesPerActivate::384-511 8 7.02% 85.09% # Bytes accessed per row activation 198system.physmem.bytesPerActivate::512-639 4 3.51% 88.60% # Bytes accessed per row activation 199system.physmem.bytesPerActivate::640-767 2 1.75% 90.35% # Bytes accessed per row activation 200system.physmem.bytesPerActivate::768-895 4 3.51% 93.86% # Bytes accessed per row activation 201system.physmem.bytesPerActivate::896-1023 3 2.63% 96.49% # Bytes accessed per row activation 202system.physmem.bytesPerActivate::1024-1151 4 3.51% 100.00% # Bytes accessed per row activation 203system.physmem.bytesPerActivate::total 114 # Bytes accessed per row activation 204system.physmem.totQLat 7589250 # Total ticks spent queuing 205system.physmem.totMemAccLat 16383000 # Total ticks spent from burst creation until serviced by the DRAM 206system.physmem.totBusLat 2345000 # Total ticks spent in databus transfers 207system.physmem.avgQLat 16181.77 # Average queueing delay per DRAM burst 208system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 209system.physmem.avgMemAccLat 34931.77 # Average memory access latency per DRAM burst 210system.physmem.avgRdBW 1229.91 # Average DRAM read bandwidth in MiByte/s 211system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s 212system.physmem.avgRdBWSys 1229.91 # Average system read bandwidth in MiByte/s 213system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s 214system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 215system.physmem.busUtil 9.61 # Data bus utilization in percentage 216system.physmem.busUtilRead 9.61 # Data bus utilization in percentage for reads 217system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes 218system.physmem.avgRdQLen 1.76 # Average read queue length when enqueuing 219system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing 220system.physmem.readRowHits 352 # Number of row buffer hits during reads 221system.physmem.writeRowHits 0 # Number of row buffer hits during writes 222system.physmem.readRowHitRate 75.05 # Row buffer hit rate for reads 223system.physmem.writeRowHitRate nan # Row buffer hit rate for writes 224system.physmem.avgGap 51824.09 # Average gap between requests 225system.physmem.pageHitRate 75.05 # Row buffer hit rate, read and write combined 226system.physmem_0.actEnergy 192780 # Energy for activate commands per rank (pJ) 227system.physmem_0.preEnergy 98670 # Energy for precharge commands per rank (pJ) 228system.physmem_0.readEnergy 756840 # Energy for read commands per rank (pJ) 229system.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ) 230system.physmem_0.refreshEnergy 1843920.000000 # Energy for refresh commands per rank (pJ) 231system.physmem_0.actBackEnergy 1603980 # Energy for active background per rank (pJ) 232system.physmem_0.preBackEnergy 46560 # Energy for precharge background per rank (pJ) 233system.physmem_0.actPowerDownEnergy 8337960 # Energy for active power-down per rank (pJ) 234system.physmem_0.prePowerDownEnergy 952800 # Energy for precharge power-down per rank (pJ) 235system.physmem_0.selfRefreshEnergy 0 # Energy for self refresh per rank (pJ) 236system.physmem_0.totalEnergy 13833510 # Total energy per rank (pJ) 237system.physmem_0.averagePower 566.830977 # Core power per rank (mW) 238system.physmem_0.totalIdleTime 20709000 # Total Idle time Per DRAM Rank 239system.physmem_0.memoryStateTime::IDLE 23500 # Time in different power states 240system.physmem_0.memoryStateTime::REF 780000 # Time in different power states 241system.physmem_0.memoryStateTime::SREF 0 # Time in different power states 242system.physmem_0.memoryStateTime::PRE_PDN 2481250 # Time in different power states 243system.physmem_0.memoryStateTime::ACT 2828750 # Time in different power states 244system.physmem_0.memoryStateTime::ACT_PDN 18291500 # Time in different power states 245system.physmem_1.actEnergy 642600 # Energy for activate commands per rank (pJ) 246system.physmem_1.preEnergy 333960 # Energy for precharge commands per rank (pJ) 247system.physmem_1.readEnergy 2591820 # Energy for read commands per rank (pJ) 248system.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ) 249system.physmem_1.refreshEnergy 1843920.000000 # Energy for refresh commands per rank (pJ) 250system.physmem_1.actBackEnergy 4208310 # Energy for active background per rank (pJ) 251system.physmem_1.preBackEnergy 89280 # Energy for precharge background per rank (pJ) 252system.physmem_1.actPowerDownEnergy 6602310 # Energy for active power-down per rank (pJ) 253system.physmem_1.prePowerDownEnergy 178560 # Energy for precharge power-down per rank (pJ) 254system.physmem_1.selfRefreshEnergy 0 # Energy for self refresh per rank (pJ) 255system.physmem_1.totalEnergy 16490760 # Total energy per rank (pJ) 256system.physmem_1.averagePower 675.712354 # Core power per rank (mW) 257system.physmem_1.totalIdleTime 14889250 # Total Idle time Per DRAM Rank 258system.physmem_1.memoryStateTime::IDLE 122500 # Time in different power states 259system.physmem_1.memoryStateTime::REF 780000 # Time in different power states 260system.physmem_1.memoryStateTime::SREF 0 # Time in different power states 261system.physmem_1.memoryStateTime::PRE_PDN 464250 # Time in different power states 262system.physmem_1.memoryStateTime::ACT 8563750 # Time in different power states 263system.physmem_1.memoryStateTime::ACT_PDN 14474500 # Time in different power states 264system.pwrStateResidencyTicks::UNDEFINED 24405000 # Cumulative time (in ticks) in various power states 265system.cpu.branchPred.lookups 2177 # Number of BP lookups 266system.cpu.branchPred.condPredicted 1448 # Number of conditional branches predicted 267system.cpu.branchPred.condIncorrect 422 # Number of conditional branches incorrect 268system.cpu.branchPred.BTBLookups 1779 # Number of BTB lookups 269system.cpu.branchPred.BTBHits 589 # Number of BTB hits 270system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 271system.cpu.branchPred.BTBHitPct 33.108488 # BTB Hit Percentage 272system.cpu.branchPred.usedRAS 251 # Number of times the RAS was used to get a target. 273system.cpu.branchPred.RASInCorrect 70 # Number of incorrect RAS predictions. 274system.cpu.branchPred.indirectLookups 270 # Number of indirect predictor lookups. 275system.cpu.branchPred.indirectHits 2 # Number of indirect target hits. 276system.cpu.branchPred.indirectMisses 268 # Number of indirect misses. 277system.cpu.branchPredindirectMispredicted 95 # Number of mispredicted indirect branches. 278system.cpu_clk_domain.clock 500 # Clock period in ticks 279system.cpu.dtb.read_hits 0 # DTB read hits 280system.cpu.dtb.read_misses 0 # DTB read misses 281system.cpu.dtb.read_accesses 0 # DTB read accesses 282system.cpu.dtb.write_hits 0 # DTB write hits 283system.cpu.dtb.write_misses 0 # DTB write misses 284system.cpu.dtb.write_accesses 0 # DTB write accesses 285system.cpu.dtb.hits 0 # DTB hits 286system.cpu.dtb.misses 0 # DTB misses 287system.cpu.dtb.accesses 0 # DTB accesses 288system.cpu.itb.read_hits 0 # DTB read hits 289system.cpu.itb.read_misses 0 # DTB read misses 290system.cpu.itb.read_accesses 0 # DTB read accesses 291system.cpu.itb.write_hits 0 # DTB write hits 292system.cpu.itb.write_misses 0 # DTB write misses 293system.cpu.itb.write_accesses 0 # DTB write accesses 294system.cpu.itb.hits 0 # DTB hits 295system.cpu.itb.misses 0 # DTB misses 296system.cpu.itb.accesses 0 # DTB accesses	1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 0.000024 # Number of seconds simulated 4sim_ticks 24405000 # Number of ticks simulated 5final_tick 24405000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000000 # Frequency of simulated ticks 7host_inst_rate 119579 # Simulator instruction rate (inst/s) 8host_op_rate 119550 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 583509526 # Simulator tick rate (ticks/s) 10host_mem_usage 251420 # Number of bytes of host memory used 11host_seconds 0.04 # Real time elapsed on the host 12sim_insts 4999 # Number of instructions simulated 13sim_ops 4999 # Number of ops (including micro ops) simulated 14system.voltage_domain.voltage 1 # Voltage in Volts 15system.clk_domain.clock 1000 # Clock period in ticks 16system.physmem.pwrStateResidencyTicks::UNDEFINED 24405000 # Cumulative time (in ticks) in various power states 17system.physmem.bytes_read::cpu.inst 21056 # Number of bytes read from this memory 18system.physmem.bytes_read::cpu.data 8960 # Number of bytes read from this memory 19system.physmem.bytes_read::total 30016 # Number of bytes read from this memory 20system.physmem.bytes_inst_read::cpu.inst 21056 # Number of instructions bytes read from this memory 21system.physmem.bytes_inst_read::total 21056 # Number of instructions bytes read from this memory 22system.physmem.num_reads::cpu.inst 329 # Number of read requests responded to by this memory 23system.physmem.num_reads::cpu.data 140 # Number of read requests responded to by this memory 24system.physmem.num_reads::total 469 # Number of read requests responded to by this memory 25system.physmem.bw_read::cpu.inst 862774022 # Total read bandwidth from this memory (bytes/s) 26system.physmem.bw_read::cpu.data 367137882 # Total read bandwidth from this memory (bytes/s) 27system.physmem.bw_read::total 1229911903 # Total read bandwidth from this memory (bytes/s) 28system.physmem.bw_inst_read::cpu.inst 862774022 # Instruction read bandwidth from this memory (bytes/s) 29system.physmem.bw_inst_read::total 862774022 # Instruction read bandwidth from this memory (bytes/s) 30system.physmem.bw_total::cpu.inst 862774022 # Total bandwidth to/from this memory (bytes/s) 31system.physmem.bw_total::cpu.data 367137882 # Total bandwidth to/from this memory (bytes/s) 32system.physmem.bw_total::total 1229911903 # Total bandwidth to/from this memory (bytes/s) 33system.physmem.readReqs 469 # Number of read requests accepted 34system.physmem.writeReqs 0 # Number of write requests accepted 35system.physmem.readBursts 469 # Number of DRAM read bursts, including those serviced by the write queue 36system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue 37system.physmem.bytesReadDRAM 30016 # Total number of bytes read from DRAM 38system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue 39system.physmem.bytesWritten 0 # Total number of bytes written to DRAM 40system.physmem.bytesReadSys 30016 # Total read bytes from the system interface side 41system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side 42system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue 43system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one 44system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 45system.physmem.perBankRdBursts::0 29 # Per bank write bursts 46system.physmem.perBankRdBursts::1 0 # Per bank write bursts 47system.physmem.perBankRdBursts::2 1 # Per bank write bursts 48system.physmem.perBankRdBursts::3 0 # Per bank write bursts 49system.physmem.perBankRdBursts::4 7 # Per bank write bursts 50system.physmem.perBankRdBursts::5 3 # Per bank write bursts 51system.physmem.perBankRdBursts::6 13 # Per bank write bursts 52system.physmem.perBankRdBursts::7 53 # Per bank write bursts 53system.physmem.perBankRdBursts::8 59 # Per bank write bursts 54system.physmem.perBankRdBursts::9 76 # Per bank write bursts 55system.physmem.perBankRdBursts::10 43 # Per bank write bursts 56system.physmem.perBankRdBursts::11 21 # Per bank write bursts 57system.physmem.perBankRdBursts::12 51 # Per bank write bursts 58system.physmem.perBankRdBursts::13 29 # Per bank write bursts 59system.physmem.perBankRdBursts::14 77 # Per bank write bursts 60system.physmem.perBankRdBursts::15 7 # Per bank write bursts 61system.physmem.perBankWrBursts::0 0 # Per bank write bursts 62system.physmem.perBankWrBursts::1 0 # Per bank write bursts 63system.physmem.perBankWrBursts::2 0 # Per bank write bursts 64system.physmem.perBankWrBursts::3 0 # Per bank write bursts 65system.physmem.perBankWrBursts::4 0 # Per bank write bursts 66system.physmem.perBankWrBursts::5 0 # Per bank write bursts 67system.physmem.perBankWrBursts::6 0 # Per bank write bursts 68system.physmem.perBankWrBursts::7 0 # Per bank write bursts 69system.physmem.perBankWrBursts::8 0 # Per bank write bursts 70system.physmem.perBankWrBursts::9 0 # Per bank write bursts 71system.physmem.perBankWrBursts::10 0 # Per bank write bursts 72system.physmem.perBankWrBursts::11 0 # Per bank write bursts 73system.physmem.perBankWrBursts::12 0 # Per bank write bursts 74system.physmem.perBankWrBursts::13 0 # Per bank write bursts 75system.physmem.perBankWrBursts::14 0 # Per bank write bursts 76system.physmem.perBankWrBursts::15 0 # Per bank write bursts 77system.physmem.numRdRetry 0 # Number of times read queue was full causing retry 78system.physmem.numWrRetry 0 # Number of times write queue was full causing retry 79system.physmem.totGap 24305500 # Total gap between requests 80system.physmem.readPktSize::0 0 # Read request sizes (log2) 81system.physmem.readPktSize::1 0 # Read request sizes (log2) 82system.physmem.readPktSize::2 0 # Read request sizes (log2) 83system.physmem.readPktSize::3 0 # Read request sizes (log2) 84system.physmem.readPktSize::4 0 # Read request sizes (log2) 85system.physmem.readPktSize::5 0 # Read request sizes (log2) 86system.physmem.readPktSize::6 469 # Read request sizes (log2) 87system.physmem.writePktSize::0 0 # Write request sizes (log2) 88system.physmem.writePktSize::1 0 # Write request sizes (log2) 89system.physmem.writePktSize::2 0 # Write request sizes (log2) 90system.physmem.writePktSize::3 0 # Write request sizes (log2) 91system.physmem.writePktSize::4 0 # Write request sizes (log2) 92system.physmem.writePktSize::5 0 # Write request sizes (log2) 93system.physmem.writePktSize::6 0 # Write request sizes (log2) 94system.physmem.rdQLenPdf::0 270 # What read queue length does an incoming req see 95system.physmem.rdQLenPdf::1 135 # What read queue length does an incoming req see 96system.physmem.rdQLenPdf::2 40 # What read queue length does an incoming req see 97system.physmem.rdQLenPdf::3 17 # What read queue length does an incoming req see 98system.physmem.rdQLenPdf::4 7 # What read queue length does an incoming req see 99system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see 100system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see 101system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see 102system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see 103system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see 104system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see 105system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see 106system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see 107system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see 108system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see 109system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see 110system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see 111system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see 112system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see 113system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see 114system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 115system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 116system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 117system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 118system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 119system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 120system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 121system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 122system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 123system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 124system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 125system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 126system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see 127system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see 128system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see 129system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see 130system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see 131system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see 132system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see 133system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see 134system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see 135system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see 136system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see 137system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see 138system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see 139system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see 140system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see 141system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see 142system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see 143system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see 144system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see 145system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see 146system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see 147system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see 148system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see 149system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see 150system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see 151system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see 152system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see 153system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see 154system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see 155system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see 156system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see 157system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see 158system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see 159system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see 160system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see 161system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see 162system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see 163system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see 164system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see 165system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see 166system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see 167system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see 168system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see 169system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see 170system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see 171system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see 172system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see 173system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see 174system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see 175system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see 176system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see 177system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see 178system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see 179system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see 180system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see 181system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see 182system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see 183system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see 184system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see 185system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see 186system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see 187system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see 188system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see 189system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see 190system.physmem.bytesPerActivate::samples 114 # Bytes accessed per row activation 191system.physmem.bytesPerActivate::mean 261.614035 # Bytes accessed per row activation 192system.physmem.bytesPerActivate::gmean 175.762153 # Bytes accessed per row activation 193system.physmem.bytesPerActivate::stdev 255.654479 # Bytes accessed per row activation 194system.physmem.bytesPerActivate::0-127 36 31.58% 31.58% # Bytes accessed per row activation 195system.physmem.bytesPerActivate::128-255 34 29.82% 61.40% # Bytes accessed per row activation 196system.physmem.bytesPerActivate::256-383 19 16.67% 78.07% # Bytes accessed per row activation 197system.physmem.bytesPerActivate::384-511 8 7.02% 85.09% # Bytes accessed per row activation 198system.physmem.bytesPerActivate::512-639 4 3.51% 88.60% # Bytes accessed per row activation 199system.physmem.bytesPerActivate::640-767 2 1.75% 90.35% # Bytes accessed per row activation 200system.physmem.bytesPerActivate::768-895 4 3.51% 93.86% # Bytes accessed per row activation 201system.physmem.bytesPerActivate::896-1023 3 2.63% 96.49% # Bytes accessed per row activation 202system.physmem.bytesPerActivate::1024-1151 4 3.51% 100.00% # Bytes accessed per row activation 203system.physmem.bytesPerActivate::total 114 # Bytes accessed per row activation 204system.physmem.totQLat 7589250 # Total ticks spent queuing 205system.physmem.totMemAccLat 16383000 # Total ticks spent from burst creation until serviced by the DRAM 206system.physmem.totBusLat 2345000 # Total ticks spent in databus transfers 207system.physmem.avgQLat 16181.77 # Average queueing delay per DRAM burst 208system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 209system.physmem.avgMemAccLat 34931.77 # Average memory access latency per DRAM burst 210system.physmem.avgRdBW 1229.91 # Average DRAM read bandwidth in MiByte/s 211system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s 212system.physmem.avgRdBWSys 1229.91 # Average system read bandwidth in MiByte/s 213system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s 214system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 215system.physmem.busUtil 9.61 # Data bus utilization in percentage 216system.physmem.busUtilRead 9.61 # Data bus utilization in percentage for reads 217system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes 218system.physmem.avgRdQLen 1.76 # Average read queue length when enqueuing 219system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing 220system.physmem.readRowHits 352 # Number of row buffer hits during reads 221system.physmem.writeRowHits 0 # Number of row buffer hits during writes 222system.physmem.readRowHitRate 75.05 # Row buffer hit rate for reads 223system.physmem.writeRowHitRate nan # Row buffer hit rate for writes 224system.physmem.avgGap 51824.09 # Average gap between requests 225system.physmem.pageHitRate 75.05 # Row buffer hit rate, read and write combined 226system.physmem_0.actEnergy 192780 # Energy for activate commands per rank (pJ) 227system.physmem_0.preEnergy 98670 # Energy for precharge commands per rank (pJ) 228system.physmem_0.readEnergy 756840 # Energy for read commands per rank (pJ) 229system.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ) 230system.physmem_0.refreshEnergy 1843920.000000 # Energy for refresh commands per rank (pJ) 231system.physmem_0.actBackEnergy 1603980 # Energy for active background per rank (pJ) 232system.physmem_0.preBackEnergy 46560 # Energy for precharge background per rank (pJ) 233system.physmem_0.actPowerDownEnergy 8337960 # Energy for active power-down per rank (pJ) 234system.physmem_0.prePowerDownEnergy 952800 # Energy for precharge power-down per rank (pJ) 235system.physmem_0.selfRefreshEnergy 0 # Energy for self refresh per rank (pJ) 236system.physmem_0.totalEnergy 13833510 # Total energy per rank (pJ) 237system.physmem_0.averagePower 566.830977 # Core power per rank (mW) 238system.physmem_0.totalIdleTime 20709000 # Total Idle time Per DRAM Rank 239system.physmem_0.memoryStateTime::IDLE 23500 # Time in different power states 240system.physmem_0.memoryStateTime::REF 780000 # Time in different power states 241system.physmem_0.memoryStateTime::SREF 0 # Time in different power states 242system.physmem_0.memoryStateTime::PRE_PDN 2481250 # Time in different power states 243system.physmem_0.memoryStateTime::ACT 2828750 # Time in different power states 244system.physmem_0.memoryStateTime::ACT_PDN 18291500 # Time in different power states 245system.physmem_1.actEnergy 642600 # Energy for activate commands per rank (pJ) 246system.physmem_1.preEnergy 333960 # Energy for precharge commands per rank (pJ) 247system.physmem_1.readEnergy 2591820 # Energy for read commands per rank (pJ) 248system.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ) 249system.physmem_1.refreshEnergy 1843920.000000 # Energy for refresh commands per rank (pJ) 250system.physmem_1.actBackEnergy 4208310 # Energy for active background per rank (pJ) 251system.physmem_1.preBackEnergy 89280 # Energy for precharge background per rank (pJ) 252system.physmem_1.actPowerDownEnergy 6602310 # Energy for active power-down per rank (pJ) 253system.physmem_1.prePowerDownEnergy 178560 # Energy for precharge power-down per rank (pJ) 254system.physmem_1.selfRefreshEnergy 0 # Energy for self refresh per rank (pJ) 255system.physmem_1.totalEnergy 16490760 # Total energy per rank (pJ) 256system.physmem_1.averagePower 675.712354 # Core power per rank (mW) 257system.physmem_1.totalIdleTime 14889250 # Total Idle time Per DRAM Rank 258system.physmem_1.memoryStateTime::IDLE 122500 # Time in different power states 259system.physmem_1.memoryStateTime::REF 780000 # Time in different power states 260system.physmem_1.memoryStateTime::SREF 0 # Time in different power states 261system.physmem_1.memoryStateTime::PRE_PDN 464250 # Time in different power states 262system.physmem_1.memoryStateTime::ACT 8563750 # Time in different power states 263system.physmem_1.memoryStateTime::ACT_PDN 14474500 # Time in different power states 264system.pwrStateResidencyTicks::UNDEFINED 24405000 # Cumulative time (in ticks) in various power states 265system.cpu.branchPred.lookups 2177 # Number of BP lookups 266system.cpu.branchPred.condPredicted 1448 # Number of conditional branches predicted 267system.cpu.branchPred.condIncorrect 422 # Number of conditional branches incorrect 268system.cpu.branchPred.BTBLookups 1779 # Number of BTB lookups 269system.cpu.branchPred.BTBHits 589 # Number of BTB hits 270system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 271system.cpu.branchPred.BTBHitPct 33.108488 # BTB Hit Percentage 272system.cpu.branchPred.usedRAS 251 # Number of times the RAS was used to get a target. 273system.cpu.branchPred.RASInCorrect 70 # Number of incorrect RAS predictions. 274system.cpu.branchPred.indirectLookups 270 # Number of indirect predictor lookups. 275system.cpu.branchPred.indirectHits 2 # Number of indirect target hits. 276system.cpu.branchPred.indirectMisses 268 # Number of indirect misses. 277system.cpu.branchPredindirectMispredicted 95 # Number of mispredicted indirect branches. 278system.cpu_clk_domain.clock 500 # Clock period in ticks 279system.cpu.dtb.read_hits 0 # DTB read hits 280system.cpu.dtb.read_misses 0 # DTB read misses 281system.cpu.dtb.read_accesses 0 # DTB read accesses 282system.cpu.dtb.write_hits 0 # DTB write hits 283system.cpu.dtb.write_misses 0 # DTB write misses 284system.cpu.dtb.write_accesses 0 # DTB write accesses 285system.cpu.dtb.hits 0 # DTB hits 286system.cpu.dtb.misses 0 # DTB misses 287system.cpu.dtb.accesses 0 # DTB accesses 288system.cpu.itb.read_hits 0 # DTB read hits 289system.cpu.itb.read_misses 0 # DTB read misses 290system.cpu.itb.read_accesses 0 # DTB read accesses 291system.cpu.itb.write_hits 0 # DTB write hits 292system.cpu.itb.write_misses 0 # DTB write misses 293system.cpu.itb.write_accesses 0 # DTB write accesses 294system.cpu.itb.hits 0 # DTB hits 295system.cpu.itb.misses 0 # DTB misses 296system.cpu.itb.accesses 0 # DTB accesses
297system.cpu.workload.num_syscalls 7 # Number of system calls	297system.cpu.workload.numSyscalls 7 # Number of system calls
298system.cpu.pwrStateResidencyTicks::ON 24405000 # Cumulative time (in ticks) in various power states 299system.cpu.numCycles 48811 # number of cpu cycles simulated 300system.cpu.numWorkItemsStarted 0 # number of work items this cpu started 301system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 302system.cpu.fetch.icacheStallCycles 9085 # Number of cycles fetch is stalled on an Icache miss 303system.cpu.fetch.Insts 12947 # Number of instructions fetch has processed 304system.cpu.fetch.Branches 2177 # Number of branches that fetch encountered 305system.cpu.fetch.predictedBranches 842 # Number of branches that fetch has predicted taken 306system.cpu.fetch.Cycles 5440 # Number of cycles fetch has run and was not squashing or blocked 307system.cpu.fetch.SquashCycles 864 # Number of cycles fetch has spent squashing 308system.cpu.fetch.PendingTrapStallCycles 205 # Number of stall cycles due to pending traps 309system.cpu.fetch.CacheLines 2046 # Number of cache lines fetched 310system.cpu.fetch.IcacheSquashes 261 # Number of outstanding Icache misses that were squashed 311system.cpu.fetch.rateDist::samples 15162 # Number of instructions fetched each cycle (Total) 312system.cpu.fetch.rateDist::mean 0.853911 # Number of instructions fetched each cycle (Total) 313system.cpu.fetch.rateDist::stdev 2.140587 # Number of instructions fetched each cycle (Total) 314system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 315system.cpu.fetch.rateDist::0 11809 77.89% 77.89% # Number of instructions fetched each cycle (Total) 316system.cpu.fetch.rateDist::1 1506 9.93% 87.82% # Number of instructions fetched each cycle (Total) 317system.cpu.fetch.rateDist::2 111 0.73% 88.55% # Number of instructions fetched each cycle (Total) 318system.cpu.fetch.rateDist::3 164 1.08% 89.63% # Number of instructions fetched each cycle (Total) 319system.cpu.fetch.rateDist::4 279 1.84% 91.47% # Number of instructions fetched each cycle (Total) 320system.cpu.fetch.rateDist::5 101 0.67% 92.14% # Number of instructions fetched each cycle (Total) 321system.cpu.fetch.rateDist::6 136 0.90% 93.04% # Number of instructions fetched each cycle (Total) 322system.cpu.fetch.rateDist::7 158 1.04% 94.08% # Number of instructions fetched each cycle (Total) 323system.cpu.fetch.rateDist::8 898 5.92% 100.00% # Number of instructions fetched each cycle (Total) 324system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 325system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 326system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 327system.cpu.fetch.rateDist::total 15162 # Number of instructions fetched each cycle (Total) 328system.cpu.fetch.branchRate 0.044601 # Number of branch fetches per cycle 329system.cpu.fetch.rate 0.265248 # Number of inst fetches per cycle 330system.cpu.decode.IdleCycles 8416 # Number of cycles decode is idle 331system.cpu.decode.BlockedCycles 3447 # Number of cycles decode is blocked 332system.cpu.decode.RunCycles 2766 # Number of cycles decode is running 333system.cpu.decode.UnblockCycles 141 # Number of cycles decode is unblocking 334system.cpu.decode.SquashCycles 392 # Number of cycles decode is squashing 335system.cpu.decode.BranchResolved 589 # Number of times decode resolved a branch 336system.cpu.decode.BranchMispred 40 # Number of times decode detected a branch misprediction 337system.cpu.decode.DecodedInsts 11962 # Number of instructions handled by decode 338system.cpu.decode.SquashedInsts 160 # Number of squashed instructions handled by decode 339system.cpu.rename.SquashCycles 392 # Number of cycles rename is squashing 340system.cpu.rename.IdleCycles 8568 # Number of cycles rename is idle 341system.cpu.rename.BlockCycles 617 # Number of cycles rename is blocking 342system.cpu.rename.serializeStallCycles 1023 # count of cycles rename stalled for serializing inst 343system.cpu.rename.RunCycles 2736 # Number of cycles rename is running 344system.cpu.rename.UnblockCycles 1826 # Number of cycles rename is unblocking 345system.cpu.rename.RenamedInsts 11523 # Number of instructions processed by rename 346system.cpu.rename.ROBFullEvents 5 # Number of times rename has blocked due to ROB full 347system.cpu.rename.IQFullEvents 4 # Number of times rename has blocked due to IQ full 348system.cpu.rename.LQFullEvents 193 # Number of times rename has blocked due to LQ full 349system.cpu.rename.SQFullEvents 1606 # Number of times rename has blocked due to SQ full 350system.cpu.rename.RenamedOperands 6897 # Number of destination operands rename has renamed 351system.cpu.rename.RenameLookups 13509 # Number of register rename lookups that rename has made 352system.cpu.rename.int_rename_lookups 13276 # Number of integer rename lookups 353system.cpu.rename.fp_rename_lookups 3 # Number of floating rename lookups 354system.cpu.rename.CommittedMaps 3292 # Number of HB maps that are committed 355system.cpu.rename.UndoneMaps 3605 # Number of HB maps that are undone due to squashing 356system.cpu.rename.serializingInsts 13 # count of serializing insts renamed 357system.cpu.rename.tempSerializingInsts 9 # count of temporary serializing insts renamed 358system.cpu.rename.skidInsts 323 # count of insts added to the skid buffer 359system.cpu.memDep0.insertedLoads 2464 # Number of loads inserted to the mem dependence unit. 360system.cpu.memDep0.insertedStores 1158 # Number of stores inserted to the mem dependence unit. 361system.cpu.memDep0.conflictingLoads 6 # Number of conflicting loads. 362system.cpu.memDep0.conflictingStores 2 # Number of conflicting stores. 363system.cpu.iq.iqInstsAdded 8995 # Number of instructions added to the IQ (excludes non-spec) 364system.cpu.iq.iqNonSpecInstsAdded 11 # Number of non-speculative instructions added to the IQ 365system.cpu.iq.iqInstsIssued 8108 # Number of instructions issued 366system.cpu.iq.iqSquashedInstsIssued 20 # Number of squashed instructions issued 367system.cpu.iq.iqSquashedInstsExamined 4006 # Number of squashed instructions iterated over during squash; mainly for profiling 368system.cpu.iq.iqSquashedOperandsExamined 1995 # Number of squashed operands that are examined and possibly removed from graph 369system.cpu.iq.iqSquashedNonSpecRemoved 2 # Number of squashed non-spec instructions that were removed 370system.cpu.iq.issued_per_cycle::samples 15162 # Number of insts issued each cycle 371system.cpu.iq.issued_per_cycle::mean 0.534758 # Number of insts issued each cycle 372system.cpu.iq.issued_per_cycle::stdev 1.264874 # Number of insts issued each cycle 373system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 374system.cpu.iq.issued_per_cycle::0 11839 78.08% 78.08% # Number of insts issued each cycle 375system.cpu.iq.issued_per_cycle::1 1338 8.82% 86.91% # Number of insts issued each cycle 376system.cpu.iq.issued_per_cycle::2 727 4.79% 91.70% # Number of insts issued each cycle 377system.cpu.iq.issued_per_cycle::3 451 2.97% 94.68% # Number of insts issued each cycle 378system.cpu.iq.issued_per_cycle::4 343 2.26% 96.94% # Number of insts issued each cycle 379system.cpu.iq.issued_per_cycle::5 283 1.87% 98.81% # Number of insts issued each cycle 380system.cpu.iq.issued_per_cycle::6 110 0.73% 99.53% # Number of insts issued each cycle 381system.cpu.iq.issued_per_cycle::7 52 0.34% 99.87% # Number of insts issued each cycle 382system.cpu.iq.issued_per_cycle::8 19 0.13% 100.00% # Number of insts issued each cycle 383system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 384system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 385system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 386system.cpu.iq.issued_per_cycle::total 15162 # Number of insts issued each cycle 387system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 388system.cpu.iq.fu_full::IntAlu 6 3.33% 3.33% # attempts to use FU when none available 389system.cpu.iq.fu_full::IntMult 0 0.00% 3.33% # attempts to use FU when none available 390system.cpu.iq.fu_full::IntDiv 0 0.00% 3.33% # attempts to use FU when none available 391system.cpu.iq.fu_full::FloatAdd 0 0.00% 3.33% # attempts to use FU when none available 392system.cpu.iq.fu_full::FloatCmp 0 0.00% 3.33% # attempts to use FU when none available 393system.cpu.iq.fu_full::FloatCvt 0 0.00% 3.33% # attempts to use FU when none available 394system.cpu.iq.fu_full::FloatMult 0 0.00% 3.33% # attempts to use FU when none available 395system.cpu.iq.fu_full::FloatMultAcc 0 0.00% 3.33% # attempts to use FU when none available 396system.cpu.iq.fu_full::FloatDiv 0 0.00% 3.33% # attempts to use FU when none available 397system.cpu.iq.fu_full::FloatMisc 0 0.00% 3.33% # attempts to use FU when none available 398system.cpu.iq.fu_full::FloatSqrt 0 0.00% 3.33% # attempts to use FU when none available 399system.cpu.iq.fu_full::SimdAdd 0 0.00% 3.33% # attempts to use FU when none available 400system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 3.33% # attempts to use FU when none available 401system.cpu.iq.fu_full::SimdAlu 0 0.00% 3.33% # attempts to use FU when none available 402system.cpu.iq.fu_full::SimdCmp 0 0.00% 3.33% # attempts to use FU when none available 403system.cpu.iq.fu_full::SimdCvt 0 0.00% 3.33% # attempts to use FU when none available 404system.cpu.iq.fu_full::SimdMisc 0 0.00% 3.33% # attempts to use FU when none available 405system.cpu.iq.fu_full::SimdMult 0 0.00% 3.33% # attempts to use FU when none available 406system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 3.33% # attempts to use FU when none available 407system.cpu.iq.fu_full::SimdShift 0 0.00% 3.33% # attempts to use FU when none available 408system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 3.33% # attempts to use FU when none available 409system.cpu.iq.fu_full::SimdSqrt 0 0.00% 3.33% # attempts to use FU when none available 410system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 3.33% # attempts to use FU when none available 411system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 3.33% # attempts to use FU when none available 412system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 3.33% # attempts to use FU when none available 413system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 3.33% # attempts to use FU when none available 414system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 3.33% # attempts to use FU when none available 415system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 3.33% # attempts to use FU when none available 416system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 3.33% # attempts to use FU when none available 417system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.33% # attempts to use FU when none available 418system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 3.33% # attempts to use FU when none available 419system.cpu.iq.fu_full::MemRead 117 65.00% 68.33% # attempts to use FU when none available 420system.cpu.iq.fu_full::MemWrite 57 31.67% 100.00% # attempts to use FU when none available 421system.cpu.iq.fu_full::FloatMemRead 0 0.00% 100.00% # attempts to use FU when none available 422system.cpu.iq.fu_full::FloatMemWrite 0 0.00% 100.00% # attempts to use FU when none available 423system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 424system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 425system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued 426system.cpu.iq.FU_type_0::IntAlu 4767 58.79% 58.79% # Type of FU issued 427system.cpu.iq.FU_type_0::IntMult 4 0.05% 58.84% # Type of FU issued 428system.cpu.iq.FU_type_0::IntDiv 1 0.01% 58.86% # Type of FU issued 429system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 58.88% # Type of FU issued 430system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 58.88% # Type of FU issued 431system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 58.88% # Type of FU issued 432system.cpu.iq.FU_type_0::FloatMult 0 0.00% 58.88% # Type of FU issued 433system.cpu.iq.FU_type_0::FloatMultAcc 0 0.00% 58.88% # Type of FU issued 434system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 58.88% # Type of FU issued 435system.cpu.iq.FU_type_0::FloatMisc 0 0.00% 58.88% # Type of FU issued 436system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 58.88% # Type of FU issued 437system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 58.88% # Type of FU issued 438system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 58.88% # Type of FU issued 439system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 58.88% # Type of FU issued 440system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 58.88% # Type of FU issued 441system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 58.88% # Type of FU issued 442system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 58.88% # Type of FU issued 443system.cpu.iq.FU_type_0::SimdMult 0 0.00% 58.88% # Type of FU issued 444system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 58.88% # Type of FU issued 445system.cpu.iq.FU_type_0::SimdShift 0 0.00% 58.88% # Type of FU issued 446system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 58.88% # Type of FU issued 447system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 58.88% # Type of FU issued 448system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 58.88% # Type of FU issued 449system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 58.88% # Type of FU issued 450system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 58.88% # Type of FU issued 451system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 58.88% # Type of FU issued 452system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 58.88% # Type of FU issued 453system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 58.88% # Type of FU issued 454system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 58.88% # Type of FU issued 455system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 58.88% # Type of FU issued 456system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 58.88% # Type of FU issued 457system.cpu.iq.FU_type_0::MemRead 2271 28.01% 86.89% # Type of FU issued 458system.cpu.iq.FU_type_0::MemWrite 1063 13.11% 100.00% # Type of FU issued 459system.cpu.iq.FU_type_0::FloatMemRead 0 0.00% 100.00% # Type of FU issued 460system.cpu.iq.FU_type_0::FloatMemWrite 0 0.00% 100.00% # Type of FU issued 461system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 462system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 463system.cpu.iq.FU_type_0::total 8108 # Type of FU issued 464system.cpu.iq.rate 0.166110 # Inst issue rate 465system.cpu.iq.fu_busy_cnt 180 # FU busy when requested 466system.cpu.iq.fu_busy_rate 0.022200 # FU busy rate (busy events/executed inst) 467system.cpu.iq.int_inst_queue_reads 31574 # Number of integer instruction queue reads 468system.cpu.iq.int_inst_queue_writes 13019 # Number of integer instruction queue writes 469system.cpu.iq.int_inst_queue_wakeup_accesses 7329 # Number of integer instruction queue wakeup accesses 470system.cpu.iq.fp_inst_queue_reads 4 # Number of floating instruction queue reads 471system.cpu.iq.fp_inst_queue_writes 2 # Number of floating instruction queue writes 472system.cpu.iq.fp_inst_queue_wakeup_accesses 2 # Number of floating instruction queue wakeup accesses 473system.cpu.iq.int_alu_accesses 8286 # Number of integer alu accesses 474system.cpu.iq.fp_alu_accesses 2 # Number of floating point alu accesses 475system.cpu.iew.lsq.thread0.forwLoads 78 # Number of loads that had data forwarded from stores 476system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 477system.cpu.iew.lsq.thread0.squashedLoads 1329 # Number of loads squashed 478system.cpu.iew.lsq.thread0.ignoredResponses 5 # Number of memory responses ignored because the instruction is squashed 479system.cpu.iew.lsq.thread0.memOrderViolation 10 # Number of memory ordering violations 480system.cpu.iew.lsq.thread0.squashedStores 257 # Number of stores squashed 481system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 482system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 483system.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled 484system.cpu.iew.lsq.thread0.cacheBlocked 25 # Number of times an access to memory failed due to the cache being blocked 485system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 486system.cpu.iew.iewSquashCycles 392 # Number of cycles IEW is squashing 487system.cpu.iew.iewBlockCycles 487 # Number of cycles IEW is blocking 488system.cpu.iew.iewUnblockCycles 74 # Number of cycles IEW is unblocking 489system.cpu.iew.iewDispatchedInsts 10600 # Number of instructions dispatched to IQ 490system.cpu.iew.iewDispSquashedInsts 154 # Number of squashed instructions skipped by dispatch 491system.cpu.iew.iewDispLoadInsts 2464 # Number of dispatched load instructions 492system.cpu.iew.iewDispStoreInsts 1158 # Number of dispatched store instructions 493system.cpu.iew.iewDispNonSpecInsts 11 # Number of dispatched non-speculative instructions 494system.cpu.iew.iewIQFullEvents 0 # Number of times the IQ has become full, causing a stall 495system.cpu.iew.iewLSQFullEvents 75 # Number of times the LSQ has become full, causing a stall 496system.cpu.iew.memOrderViolationEvents 10 # Number of memory order violations 497system.cpu.iew.predictedTakenIncorrect 101 # Number of branches that were predicted taken incorrectly 498system.cpu.iew.predictedNotTakenIncorrect 335 # Number of branches that were predicted not taken incorrectly 499system.cpu.iew.branchMispredicts 436 # Number of branch mispredicts detected at execute 500system.cpu.iew.iewExecutedInsts 7776 # Number of executed instructions 501system.cpu.iew.iewExecLoadInsts 2123 # Number of load instructions executed 502system.cpu.iew.iewExecSquashedInsts 332 # Number of squashed instructions skipped in execute 503system.cpu.iew.exec_swp 0 # number of swp insts executed 504system.cpu.iew.exec_nop 1594 # number of nop insts executed 505system.cpu.iew.exec_refs 3172 # number of memory reference insts executed 506system.cpu.iew.exec_branches 1361 # Number of branches executed 507system.cpu.iew.exec_stores 1049 # Number of stores executed 508system.cpu.iew.exec_rate 0.159308 # Inst execution rate 509system.cpu.iew.wb_sent 7424 # cumulative count of insts sent to commit 510system.cpu.iew.wb_count 7331 # cumulative count of insts written-back 511system.cpu.iew.wb_producers 2863 # num instructions producing a value 512system.cpu.iew.wb_consumers 4269 # num instructions consuming a value 513system.cpu.iew.wb_rate 0.150192 # insts written-back per cycle 514system.cpu.iew.wb_fanout 0.670649 # average fanout of values written-back 515system.cpu.commit.commitSquashedInsts 4961 # The number of squashed insts skipped by commit 516system.cpu.commit.commitNonSpecStalls 9 # The number of times commit has been forced to stall to communicate backwards 517system.cpu.commit.branchMispredicts 382 # The number of times a branch was mispredicted 518system.cpu.commit.committed_per_cycle::samples 14286 # Number of insts commited each cycle 519system.cpu.commit.committed_per_cycle::mean 0.394792 # Number of insts commited each cycle 520system.cpu.commit.committed_per_cycle::stdev 1.199270 # Number of insts commited each cycle 521system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 522system.cpu.commit.committed_per_cycle::0 12095 84.66% 84.66% # Number of insts commited each cycle 523system.cpu.commit.committed_per_cycle::1 883 6.18% 90.84% # Number of insts commited each cycle 524system.cpu.commit.committed_per_cycle::2 522 3.65% 94.50% # Number of insts commited each cycle 525system.cpu.commit.committed_per_cycle::3 254 1.78% 96.28% # Number of insts commited each cycle 526system.cpu.commit.committed_per_cycle::4 160 1.12% 97.40% # Number of insts commited each cycle 527system.cpu.commit.committed_per_cycle::5 166 1.16% 98.56% # Number of insts commited each cycle 528system.cpu.commit.committed_per_cycle::6 63 0.44% 99.00% # Number of insts commited each cycle 529system.cpu.commit.committed_per_cycle::7 41 0.29% 99.29% # Number of insts commited each cycle 530system.cpu.commit.committed_per_cycle::8 102 0.71% 100.00% # Number of insts commited each cycle 531system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 532system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 533system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 534system.cpu.commit.committed_per_cycle::total 14286 # Number of insts commited each cycle 535system.cpu.commit.committedInsts 5640 # Number of instructions committed 536system.cpu.commit.committedOps 5640 # Number of ops (including micro ops) committed 537system.cpu.commit.swp_count 0 # Number of s/w prefetches committed 538system.cpu.commit.refs 2036 # Number of memory references committed 539system.cpu.commit.loads 1135 # Number of loads committed 540system.cpu.commit.membars 0 # Number of memory barriers committed 541system.cpu.commit.branches 886 # Number of branches committed 542system.cpu.commit.fp_insts 2 # Number of committed floating point instructions. 543system.cpu.commit.int_insts 4955 # Number of committed integer instructions. 544system.cpu.commit.function_calls 85 # Number of function calls committed. 545system.cpu.commit.op_class_0::No_OpClass 641 11.37% 11.37% # Class of committed instruction 546system.cpu.commit.op_class_0::IntAlu 2959 52.46% 63.83% # Class of committed instruction 547system.cpu.commit.op_class_0::IntMult 2 0.04% 63.87% # Class of committed instruction 548system.cpu.commit.op_class_0::IntDiv 0 0.00% 63.87% # Class of committed instruction 549system.cpu.commit.op_class_0::FloatAdd 2 0.04% 63.90% # Class of committed instruction 550system.cpu.commit.op_class_0::FloatCmp 0 0.00% 63.90% # Class of committed instruction 551system.cpu.commit.op_class_0::FloatCvt 0 0.00% 63.90% # Class of committed instruction 552system.cpu.commit.op_class_0::FloatMult 0 0.00% 63.90% # Class of committed instruction 553system.cpu.commit.op_class_0::FloatMultAcc 0 0.00% 63.90% # Class of committed instruction 554system.cpu.commit.op_class_0::FloatDiv 0 0.00% 63.90% # Class of committed instruction 555system.cpu.commit.op_class_0::FloatMisc 0 0.00% 63.90% # Class of committed instruction 556system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 63.90% # Class of committed instruction 557system.cpu.commit.op_class_0::SimdAdd 0 0.00% 63.90% # Class of committed instruction 558system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 63.90% # Class of committed instruction 559system.cpu.commit.op_class_0::SimdAlu 0 0.00% 63.90% # Class of committed instruction 560system.cpu.commit.op_class_0::SimdCmp 0 0.00% 63.90% # Class of committed instruction 561system.cpu.commit.op_class_0::SimdCvt 0 0.00% 63.90% # Class of committed instruction 562system.cpu.commit.op_class_0::SimdMisc 0 0.00% 63.90% # Class of committed instruction 563system.cpu.commit.op_class_0::SimdMult 0 0.00% 63.90% # Class of committed instruction 564system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 63.90% # Class of committed instruction 565system.cpu.commit.op_class_0::SimdShift 0 0.00% 63.90% # Class of committed instruction 566system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 63.90% # Class of committed instruction 567system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 63.90% # Class of committed instruction 568system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 63.90% # Class of committed instruction 569system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 63.90% # Class of committed instruction 570system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 63.90% # Class of committed instruction 571system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 63.90% # Class of committed instruction 572system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 63.90% # Class of committed instruction 573system.cpu.commit.op_class_0::SimdFloatMisc 0 0.00% 63.90% # Class of committed instruction 574system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 63.90% # Class of committed instruction 575system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 63.90% # Class of committed instruction 576system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 63.90% # Class of committed instruction 577system.cpu.commit.op_class_0::MemRead 1135 20.12% 84.02% # Class of committed instruction 578system.cpu.commit.op_class_0::MemWrite 901 15.98% 100.00% # Class of committed instruction 579system.cpu.commit.op_class_0::FloatMemRead 0 0.00% 100.00% # Class of committed instruction 580system.cpu.commit.op_class_0::FloatMemWrite 0 0.00% 100.00% # Class of committed instruction 581system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction 582system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction 583system.cpu.commit.op_class_0::total 5640 # Class of committed instruction 584system.cpu.commit.bw_lim_events 102 # number cycles where commit BW limit reached 585system.cpu.rob.rob_reads 24772 # The number of ROB reads 586system.cpu.rob.rob_writes 22085 # The number of ROB writes 587system.cpu.timesIdled 264 # Number of times that the entire CPU went into an idle state and unscheduled itself 588system.cpu.idleCycles 33649 # Total number of cycles that the CPU has spent unscheduled due to idling 589system.cpu.committedInsts 4999 # Number of Instructions Simulated 590system.cpu.committedOps 4999 # Number of Ops (including micro ops) Simulated 591system.cpu.cpi 9.764153 # CPI: Cycles Per Instruction 592system.cpu.cpi_total 9.764153 # CPI: Total CPI of All Threads 593system.cpu.ipc 0.102415 # IPC: Instructions Per Cycle 594system.cpu.ipc_total 0.102415 # IPC: Total IPC of All Threads 595system.cpu.int_regfile_reads 10585 # number of integer regfile reads 596system.cpu.int_regfile_writes 5135 # number of integer regfile writes 597system.cpu.fp_regfile_reads 3 # number of floating regfile reads 598system.cpu.fp_regfile_writes 1 # number of floating regfile writes 599system.cpu.misc_regfile_reads 161 # number of misc regfile reads 600system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 24405000 # Cumulative time (in ticks) in various power states 601system.cpu.dcache.tags.replacements 0 # number of replacements 602system.cpu.dcache.tags.tagsinuse 91.124976 # Cycle average of tags in use 603system.cpu.dcache.tags.total_refs 2389 # Total number of references to valid blocks. 604system.cpu.dcache.tags.sampled_refs 140 # Sample count of references to valid blocks. 605system.cpu.dcache.tags.avg_refs 17.064286 # Average number of references to valid blocks. 606system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 607system.cpu.dcache.tags.occ_blocks::cpu.data 91.124976 # Average occupied blocks per requestor 608system.cpu.dcache.tags.occ_percent::cpu.data 0.022247 # Average percentage of cache occupancy 609system.cpu.dcache.tags.occ_percent::total 0.022247 # Average percentage of cache occupancy 610system.cpu.dcache.tags.occ_task_id_blocks::1024 140 # Occupied blocks per task id 611system.cpu.dcache.tags.age_task_id_blocks_1024::0 31 # Occupied blocks per task id 612system.cpu.dcache.tags.age_task_id_blocks_1024::1 109 # Occupied blocks per task id 613system.cpu.dcache.tags.occ_task_id_percent::1024 0.034180 # Percentage of cache occupancy per task id 614system.cpu.dcache.tags.tag_accesses 5940 # Number of tag accesses 615system.cpu.dcache.tags.data_accesses 5940 # Number of data accesses 616system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 24405000 # Cumulative time (in ticks) in various power states 617system.cpu.dcache.ReadReq_hits::cpu.data 1832 # number of ReadReq hits 618system.cpu.dcache.ReadReq_hits::total 1832 # number of ReadReq hits 619system.cpu.dcache.WriteReq_hits::cpu.data 557 # number of WriteReq hits 620system.cpu.dcache.WriteReq_hits::total 557 # number of WriteReq hits 621system.cpu.dcache.demand_hits::cpu.data 2389 # number of demand (read+write) hits 622system.cpu.dcache.demand_hits::total 2389 # number of demand (read+write) hits 623system.cpu.dcache.overall_hits::cpu.data 2389 # number of overall hits 624system.cpu.dcache.overall_hits::total 2389 # number of overall hits 625system.cpu.dcache.ReadReq_misses::cpu.data 167 # number of ReadReq misses 626system.cpu.dcache.ReadReq_misses::total 167 # number of ReadReq misses 627system.cpu.dcache.WriteReq_misses::cpu.data 344 # number of WriteReq misses 628system.cpu.dcache.WriteReq_misses::total 344 # number of WriteReq misses 629system.cpu.dcache.demand_misses::cpu.data 511 # number of demand (read+write) misses 630system.cpu.dcache.demand_misses::total 511 # number of demand (read+write) misses 631system.cpu.dcache.overall_misses::cpu.data 511 # number of overall misses 632system.cpu.dcache.overall_misses::total 511 # number of overall misses 633system.cpu.dcache.ReadReq_miss_latency::cpu.data 12709500 # number of ReadReq miss cycles 634system.cpu.dcache.ReadReq_miss_latency::total 12709500 # number of ReadReq miss cycles 635system.cpu.dcache.WriteReq_miss_latency::cpu.data 34219499 # number of WriteReq miss cycles 636system.cpu.dcache.WriteReq_miss_latency::total 34219499 # number of WriteReq miss cycles 637system.cpu.dcache.demand_miss_latency::cpu.data 46928999 # number of demand (read+write) miss cycles 638system.cpu.dcache.demand_miss_latency::total 46928999 # number of demand (read+write) miss cycles 639system.cpu.dcache.overall_miss_latency::cpu.data 46928999 # number of overall miss cycles 640system.cpu.dcache.overall_miss_latency::total 46928999 # number of overall miss cycles 641system.cpu.dcache.ReadReq_accesses::cpu.data 1999 # number of ReadReq accesses(hits+misses) 642system.cpu.dcache.ReadReq_accesses::total 1999 # number of ReadReq accesses(hits+misses) 643system.cpu.dcache.WriteReq_accesses::cpu.data 901 # number of WriteReq accesses(hits+misses) 644system.cpu.dcache.WriteReq_accesses::total 901 # number of WriteReq accesses(hits+misses) 645system.cpu.dcache.demand_accesses::cpu.data 2900 # number of demand (read+write) accesses 646system.cpu.dcache.demand_accesses::total 2900 # number of demand (read+write) accesses 647system.cpu.dcache.overall_accesses::cpu.data 2900 # number of overall (read+write) accesses 648system.cpu.dcache.overall_accesses::total 2900 # number of overall (read+write) accesses 649system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.083542 # miss rate for ReadReq accesses 650system.cpu.dcache.ReadReq_miss_rate::total 0.083542 # miss rate for ReadReq accesses 651system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.381798 # miss rate for WriteReq accesses 652system.cpu.dcache.WriteReq_miss_rate::total 0.381798 # miss rate for WriteReq accesses 653system.cpu.dcache.demand_miss_rate::cpu.data 0.176207 # miss rate for demand accesses 654system.cpu.dcache.demand_miss_rate::total 0.176207 # miss rate for demand accesses 655system.cpu.dcache.overall_miss_rate::cpu.data 0.176207 # miss rate for overall accesses 656system.cpu.dcache.overall_miss_rate::total 0.176207 # miss rate for overall accesses 657system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 76104.790419 # average ReadReq miss latency 658system.cpu.dcache.ReadReq_avg_miss_latency::total 76104.790419 # average ReadReq miss latency 659system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 99475.287791 # average WriteReq miss latency 660system.cpu.dcache.WriteReq_avg_miss_latency::total 99475.287791 # average WriteReq miss latency 661system.cpu.dcache.demand_avg_miss_latency::cpu.data 91837.571429 # average overall miss latency 662system.cpu.dcache.demand_avg_miss_latency::total 91837.571429 # average overall miss latency 663system.cpu.dcache.overall_avg_miss_latency::cpu.data 91837.571429 # average overall miss latency 664system.cpu.dcache.overall_avg_miss_latency::total 91837.571429 # average overall miss latency 665system.cpu.dcache.blocked_cycles::no_mshrs 636 # number of cycles access was blocked 666system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 667system.cpu.dcache.blocked::no_mshrs 10 # number of cycles access was blocked 668system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 669system.cpu.dcache.avg_blocked_cycles::no_mshrs 63.600000 # average number of cycles each access was blocked 670system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 671system.cpu.dcache.ReadReq_mshr_hits::cpu.data 77 # number of ReadReq MSHR hits 672system.cpu.dcache.ReadReq_mshr_hits::total 77 # number of ReadReq MSHR hits 673system.cpu.dcache.WriteReq_mshr_hits::cpu.data 294 # number of WriteReq MSHR hits 674system.cpu.dcache.WriteReq_mshr_hits::total 294 # number of WriteReq MSHR hits 675system.cpu.dcache.demand_mshr_hits::cpu.data 371 # number of demand (read+write) MSHR hits 676system.cpu.dcache.demand_mshr_hits::total 371 # number of demand (read+write) MSHR hits 677system.cpu.dcache.overall_mshr_hits::cpu.data 371 # number of overall MSHR hits 678system.cpu.dcache.overall_mshr_hits::total 371 # number of overall MSHR hits 679system.cpu.dcache.ReadReq_mshr_misses::cpu.data 90 # number of ReadReq MSHR misses 680system.cpu.dcache.ReadReq_mshr_misses::total 90 # number of ReadReq MSHR misses 681system.cpu.dcache.WriteReq_mshr_misses::cpu.data 50 # number of WriteReq MSHR misses 682system.cpu.dcache.WriteReq_mshr_misses::total 50 # number of WriteReq MSHR misses 683system.cpu.dcache.demand_mshr_misses::cpu.data 140 # number of demand (read+write) MSHR misses 684system.cpu.dcache.demand_mshr_misses::total 140 # number of demand (read+write) MSHR misses 685system.cpu.dcache.overall_mshr_misses::cpu.data 140 # number of overall MSHR misses 686system.cpu.dcache.overall_mshr_misses::total 140 # number of overall MSHR misses 687system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 8094500 # number of ReadReq MSHR miss cycles 688system.cpu.dcache.ReadReq_mshr_miss_latency::total 8094500 # number of ReadReq MSHR miss cycles 689system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4915999 # number of WriteReq MSHR miss cycles 690system.cpu.dcache.WriteReq_mshr_miss_latency::total 4915999 # number of WriteReq MSHR miss cycles 691system.cpu.dcache.demand_mshr_miss_latency::cpu.data 13010499 # number of demand (read+write) MSHR miss cycles 692system.cpu.dcache.demand_mshr_miss_latency::total 13010499 # number of demand (read+write) MSHR miss cycles 693system.cpu.dcache.overall_mshr_miss_latency::cpu.data 13010499 # number of overall MSHR miss cycles 694system.cpu.dcache.overall_mshr_miss_latency::total 13010499 # number of overall MSHR miss cycles 695system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.045023 # mshr miss rate for ReadReq accesses 696system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.045023 # mshr miss rate for ReadReq accesses 697system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.055494 # mshr miss rate for WriteReq accesses 698system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.055494 # mshr miss rate for WriteReq accesses 699system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.048276 # mshr miss rate for demand accesses 700system.cpu.dcache.demand_mshr_miss_rate::total 0.048276 # mshr miss rate for demand accesses 701system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.048276 # mshr miss rate for overall accesses 702system.cpu.dcache.overall_mshr_miss_rate::total 0.048276 # mshr miss rate for overall accesses 703system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 89938.888889 # average ReadReq mshr miss latency 704system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89938.888889 # average ReadReq mshr miss latency 705system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 98319.980000 # average WriteReq mshr miss latency 706system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 98319.980000 # average WriteReq mshr miss latency 707system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 92932.135714 # average overall mshr miss latency 708system.cpu.dcache.demand_avg_mshr_miss_latency::total 92932.135714 # average overall mshr miss latency 709system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 92932.135714 # average overall mshr miss latency 710system.cpu.dcache.overall_avg_mshr_miss_latency::total 92932.135714 # average overall mshr miss latency 711system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 24405000 # Cumulative time (in ticks) in various power states 712system.cpu.icache.tags.replacements 17 # number of replacements 713system.cpu.icache.tags.tagsinuse 160.153151 # Cycle average of tags in use 714system.cpu.icache.tags.total_refs 1609 # Total number of references to valid blocks. 715system.cpu.icache.tags.sampled_refs 332 # Sample count of references to valid blocks. 716system.cpu.icache.tags.avg_refs 4.846386 # Average number of references to valid blocks. 717system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 718system.cpu.icache.tags.occ_blocks::cpu.inst 160.153151 # Average occupied blocks per requestor 719system.cpu.icache.tags.occ_percent::cpu.inst 0.078200 # Average percentage of cache occupancy 720system.cpu.icache.tags.occ_percent::total 0.078200 # Average percentage of cache occupancy 721system.cpu.icache.tags.occ_task_id_blocks::1024 315 # Occupied blocks per task id 722system.cpu.icache.tags.age_task_id_blocks_1024::0 132 # Occupied blocks per task id 723system.cpu.icache.tags.age_task_id_blocks_1024::1 183 # Occupied blocks per task id 724system.cpu.icache.tags.occ_task_id_percent::1024 0.153809 # Percentage of cache occupancy per task id 725system.cpu.icache.tags.tag_accesses 4424 # Number of tag accesses 726system.cpu.icache.tags.data_accesses 4424 # Number of data accesses 727system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 24405000 # Cumulative time (in ticks) in various power states 728system.cpu.icache.ReadReq_hits::cpu.inst 1609 # number of ReadReq hits 729system.cpu.icache.ReadReq_hits::total 1609 # number of ReadReq hits 730system.cpu.icache.demand_hits::cpu.inst 1609 # number of demand (read+write) hits 731system.cpu.icache.demand_hits::total 1609 # number of demand (read+write) hits 732system.cpu.icache.overall_hits::cpu.inst 1609 # number of overall hits 733system.cpu.icache.overall_hits::total 1609 # number of overall hits 734system.cpu.icache.ReadReq_misses::cpu.inst 437 # number of ReadReq misses 735system.cpu.icache.ReadReq_misses::total 437 # number of ReadReq misses 736system.cpu.icache.demand_misses::cpu.inst 437 # number of demand (read+write) misses 737system.cpu.icache.demand_misses::total 437 # number of demand (read+write) misses 738system.cpu.icache.overall_misses::cpu.inst 437 # number of overall misses 739system.cpu.icache.overall_misses::total 437 # number of overall misses 740system.cpu.icache.ReadReq_miss_latency::cpu.inst 35547000 # number of ReadReq miss cycles 741system.cpu.icache.ReadReq_miss_latency::total 35547000 # number of ReadReq miss cycles 742system.cpu.icache.demand_miss_latency::cpu.inst 35547000 # number of demand (read+write) miss cycles 743system.cpu.icache.demand_miss_latency::total 35547000 # number of demand (read+write) miss cycles 744system.cpu.icache.overall_miss_latency::cpu.inst 35547000 # number of overall miss cycles 745system.cpu.icache.overall_miss_latency::total 35547000 # number of overall miss cycles 746system.cpu.icache.ReadReq_accesses::cpu.inst 2046 # number of ReadReq accesses(hits+misses) 747system.cpu.icache.ReadReq_accesses::total 2046 # number of ReadReq accesses(hits+misses) 748system.cpu.icache.demand_accesses::cpu.inst 2046 # number of demand (read+write) accesses 749system.cpu.icache.demand_accesses::total 2046 # number of demand (read+write) accesses 750system.cpu.icache.overall_accesses::cpu.inst 2046 # number of overall (read+write) accesses 751system.cpu.icache.overall_accesses::total 2046 # number of overall (read+write) accesses 752system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.213587 # miss rate for ReadReq accesses 753system.cpu.icache.ReadReq_miss_rate::total 0.213587 # miss rate for ReadReq accesses 754system.cpu.icache.demand_miss_rate::cpu.inst 0.213587 # miss rate for demand accesses 755system.cpu.icache.demand_miss_rate::total 0.213587 # miss rate for demand accesses 756system.cpu.icache.overall_miss_rate::cpu.inst 0.213587 # miss rate for overall accesses 757system.cpu.icache.overall_miss_rate::total 0.213587 # miss rate for overall accesses 758system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 81343.249428 # average ReadReq miss latency 759system.cpu.icache.ReadReq_avg_miss_latency::total 81343.249428 # average ReadReq miss latency 760system.cpu.icache.demand_avg_miss_latency::cpu.inst 81343.249428 # average overall miss latency 761system.cpu.icache.demand_avg_miss_latency::total 81343.249428 # average overall miss latency 762system.cpu.icache.overall_avg_miss_latency::cpu.inst 81343.249428 # average overall miss latency 763system.cpu.icache.overall_avg_miss_latency::total 81343.249428 # average overall miss latency 764system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 765system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 766system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 767system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 768system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 769system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 770system.cpu.icache.writebacks::writebacks 17 # number of writebacks 771system.cpu.icache.writebacks::total 17 # number of writebacks 772system.cpu.icache.ReadReq_mshr_hits::cpu.inst 105 # number of ReadReq MSHR hits 773system.cpu.icache.ReadReq_mshr_hits::total 105 # number of ReadReq MSHR hits 774system.cpu.icache.demand_mshr_hits::cpu.inst 105 # number of demand (read+write) MSHR hits 775system.cpu.icache.demand_mshr_hits::total 105 # number of demand (read+write) MSHR hits 776system.cpu.icache.overall_mshr_hits::cpu.inst 105 # number of overall MSHR hits 777system.cpu.icache.overall_mshr_hits::total 105 # number of overall MSHR hits 778system.cpu.icache.ReadReq_mshr_misses::cpu.inst 332 # number of ReadReq MSHR misses 779system.cpu.icache.ReadReq_mshr_misses::total 332 # number of ReadReq MSHR misses 780system.cpu.icache.demand_mshr_misses::cpu.inst 332 # number of demand (read+write) MSHR misses 781system.cpu.icache.demand_mshr_misses::total 332 # number of demand (read+write) MSHR misses 782system.cpu.icache.overall_mshr_misses::cpu.inst 332 # number of overall MSHR misses 783system.cpu.icache.overall_mshr_misses::total 332 # number of overall MSHR misses 784system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 28124000 # number of ReadReq MSHR miss cycles 785system.cpu.icache.ReadReq_mshr_miss_latency::total 28124000 # number of ReadReq MSHR miss cycles 786system.cpu.icache.demand_mshr_miss_latency::cpu.inst 28124000 # number of demand (read+write) MSHR miss cycles 787system.cpu.icache.demand_mshr_miss_latency::total 28124000 # number of demand (read+write) MSHR miss cycles 788system.cpu.icache.overall_mshr_miss_latency::cpu.inst 28124000 # number of overall MSHR miss cycles 789system.cpu.icache.overall_mshr_miss_latency::total 28124000 # number of overall MSHR miss cycles 790system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.162268 # mshr miss rate for ReadReq accesses 791system.cpu.icache.ReadReq_mshr_miss_rate::total 0.162268 # mshr miss rate for ReadReq accesses 792system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.162268 # mshr miss rate for demand accesses 793system.cpu.icache.demand_mshr_miss_rate::total 0.162268 # mshr miss rate for demand accesses 794system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.162268 # mshr miss rate for overall accesses 795system.cpu.icache.overall_mshr_miss_rate::total 0.162268 # mshr miss rate for overall accesses 796system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 84710.843373 # average ReadReq mshr miss latency 797system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84710.843373 # average ReadReq mshr miss latency 798system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 84710.843373 # average overall mshr miss latency 799system.cpu.icache.demand_avg_mshr_miss_latency::total 84710.843373 # average overall mshr miss latency 800system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 84710.843373 # average overall mshr miss latency 801system.cpu.icache.overall_avg_mshr_miss_latency::total 84710.843373 # average overall mshr miss latency 802system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 24405000 # Cumulative time (in ticks) in various power states 803system.cpu.l2cache.tags.replacements 0 # number of replacements 804system.cpu.l2cache.tags.tagsinuse 253.368786 # Cycle average of tags in use 805system.cpu.l2cache.tags.total_refs 20 # Total number of references to valid blocks. 806system.cpu.l2cache.tags.sampled_refs 469 # Sample count of references to valid blocks. 807system.cpu.l2cache.tags.avg_refs 0.042644 # Average number of references to valid blocks. 808system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 809system.cpu.l2cache.tags.occ_blocks::cpu.inst 162.183576 # Average occupied blocks per requestor 810system.cpu.l2cache.tags.occ_blocks::cpu.data 91.185210 # Average occupied blocks per requestor 811system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004949 # Average percentage of cache occupancy 812system.cpu.l2cache.tags.occ_percent::cpu.data 0.002783 # Average percentage of cache occupancy 813system.cpu.l2cache.tags.occ_percent::total 0.007732 # Average percentage of cache occupancy 814system.cpu.l2cache.tags.occ_task_id_blocks::1024 469 # Occupied blocks per task id 815system.cpu.l2cache.tags.age_task_id_blocks_1024::0 171 # Occupied blocks per task id 816system.cpu.l2cache.tags.age_task_id_blocks_1024::1 298 # Occupied blocks per task id 817system.cpu.l2cache.tags.occ_task_id_percent::1024 0.014313 # Percentage of cache occupancy per task id 818system.cpu.l2cache.tags.tag_accesses 4381 # Number of tag accesses 819system.cpu.l2cache.tags.data_accesses 4381 # Number of data accesses 820system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 24405000 # Cumulative time (in ticks) in various power states 821system.cpu.l2cache.WritebackClean_hits::writebacks 17 # number of WritebackClean hits 822system.cpu.l2cache.WritebackClean_hits::total 17 # number of WritebackClean hits 823system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 3 # number of ReadCleanReq hits 824system.cpu.l2cache.ReadCleanReq_hits::total 3 # number of ReadCleanReq hits 825system.cpu.l2cache.demand_hits::cpu.inst 3 # number of demand (read+write) hits 826system.cpu.l2cache.demand_hits::total 3 # number of demand (read+write) hits 827system.cpu.l2cache.overall_hits::cpu.inst 3 # number of overall hits 828system.cpu.l2cache.overall_hits::total 3 # number of overall hits 829system.cpu.l2cache.ReadExReq_misses::cpu.data 50 # number of ReadExReq misses 830system.cpu.l2cache.ReadExReq_misses::total 50 # number of ReadExReq misses 831system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 329 # number of ReadCleanReq misses 832system.cpu.l2cache.ReadCleanReq_misses::total 329 # number of ReadCleanReq misses 833system.cpu.l2cache.ReadSharedReq_misses::cpu.data 90 # number of ReadSharedReq misses 834system.cpu.l2cache.ReadSharedReq_misses::total 90 # number of ReadSharedReq misses 835system.cpu.l2cache.demand_misses::cpu.inst 329 # number of demand (read+write) misses 836system.cpu.l2cache.demand_misses::cpu.data 140 # number of demand (read+write) misses 837system.cpu.l2cache.demand_misses::total 469 # number of demand (read+write) misses 838system.cpu.l2cache.overall_misses::cpu.inst 329 # number of overall misses 839system.cpu.l2cache.overall_misses::cpu.data 140 # number of overall misses 840system.cpu.l2cache.overall_misses::total 469 # number of overall misses 841system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 4840000 # number of ReadExReq miss cycles 842system.cpu.l2cache.ReadExReq_miss_latency::total 4840000 # number of ReadExReq miss cycles 843system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 27593000 # number of ReadCleanReq miss cycles 844system.cpu.l2cache.ReadCleanReq_miss_latency::total 27593000 # number of ReadCleanReq miss cycles 845system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 7956500 # number of ReadSharedReq miss cycles 846system.cpu.l2cache.ReadSharedReq_miss_latency::total 7956500 # number of ReadSharedReq miss cycles 847system.cpu.l2cache.demand_miss_latency::cpu.inst 27593000 # number of demand (read+write) miss cycles 848system.cpu.l2cache.demand_miss_latency::cpu.data 12796500 # number of demand (read+write) miss cycles 849system.cpu.l2cache.demand_miss_latency::total 40389500 # number of demand (read+write) miss cycles 850system.cpu.l2cache.overall_miss_latency::cpu.inst 27593000 # number of overall miss cycles 851system.cpu.l2cache.overall_miss_latency::cpu.data 12796500 # number of overall miss cycles 852system.cpu.l2cache.overall_miss_latency::total 40389500 # number of overall miss cycles 853system.cpu.l2cache.WritebackClean_accesses::writebacks 17 # number of WritebackClean accesses(hits+misses) 854system.cpu.l2cache.WritebackClean_accesses::total 17 # number of WritebackClean accesses(hits+misses) 855system.cpu.l2cache.ReadExReq_accesses::cpu.data 50 # number of ReadExReq accesses(hits+misses) 856system.cpu.l2cache.ReadExReq_accesses::total 50 # number of ReadExReq accesses(hits+misses) 857system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 332 # number of ReadCleanReq accesses(hits+misses) 858system.cpu.l2cache.ReadCleanReq_accesses::total 332 # number of ReadCleanReq accesses(hits+misses) 859system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 90 # number of ReadSharedReq accesses(hits+misses) 860system.cpu.l2cache.ReadSharedReq_accesses::total 90 # number of ReadSharedReq accesses(hits+misses) 861system.cpu.l2cache.demand_accesses::cpu.inst 332 # number of demand (read+write) accesses 862system.cpu.l2cache.demand_accesses::cpu.data 140 # number of demand (read+write) accesses 863system.cpu.l2cache.demand_accesses::total 472 # number of demand (read+write) accesses 864system.cpu.l2cache.overall_accesses::cpu.inst 332 # number of overall (read+write) accesses 865system.cpu.l2cache.overall_accesses::cpu.data 140 # number of overall (read+write) accesses 866system.cpu.l2cache.overall_accesses::total 472 # number of overall (read+write) accesses 867system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses 868system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses 869system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.990964 # miss rate for ReadCleanReq accesses 870system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.990964 # miss rate for ReadCleanReq accesses 871system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 1 # miss rate for ReadSharedReq accesses 872system.cpu.l2cache.ReadSharedReq_miss_rate::total 1 # miss rate for ReadSharedReq accesses 873system.cpu.l2cache.demand_miss_rate::cpu.inst 0.990964 # miss rate for demand accesses 874system.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses 875system.cpu.l2cache.demand_miss_rate::total 0.993644 # miss rate for demand accesses 876system.cpu.l2cache.overall_miss_rate::cpu.inst 0.990964 # miss rate for overall accesses 877system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses 878system.cpu.l2cache.overall_miss_rate::total 0.993644 # miss rate for overall accesses 879system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 96800 # average ReadExReq miss latency 880system.cpu.l2cache.ReadExReq_avg_miss_latency::total 96800 # average ReadExReq miss latency 881system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 83869.300912 # average ReadCleanReq miss latency 882system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 83869.300912 # average ReadCleanReq miss latency 883system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 88405.555556 # average ReadSharedReq miss latency 884system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 88405.555556 # average ReadSharedReq miss latency 885system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 83869.300912 # average overall miss latency 886system.cpu.l2cache.demand_avg_miss_latency::cpu.data 91403.571429 # average overall miss latency 887system.cpu.l2cache.demand_avg_miss_latency::total 86118.336887 # average overall miss latency 888system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 83869.300912 # average overall miss latency 889system.cpu.l2cache.overall_avg_miss_latency::cpu.data 91403.571429 # average overall miss latency 890system.cpu.l2cache.overall_avg_miss_latency::total 86118.336887 # average overall miss latency 891system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 892system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 893system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 894system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 895system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 896system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 897system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 50 # number of ReadExReq MSHR misses 898system.cpu.l2cache.ReadExReq_mshr_misses::total 50 # number of ReadExReq MSHR misses 899system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 329 # number of ReadCleanReq MSHR misses 900system.cpu.l2cache.ReadCleanReq_mshr_misses::total 329 # number of ReadCleanReq MSHR misses 901system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 90 # number of ReadSharedReq MSHR misses 902system.cpu.l2cache.ReadSharedReq_mshr_misses::total 90 # number of ReadSharedReq MSHR misses 903system.cpu.l2cache.demand_mshr_misses::cpu.inst 329 # number of demand (read+write) MSHR misses 904system.cpu.l2cache.demand_mshr_misses::cpu.data 140 # number of demand (read+write) MSHR misses 905system.cpu.l2cache.demand_mshr_misses::total 469 # number of demand (read+write) MSHR misses 906system.cpu.l2cache.overall_mshr_misses::cpu.inst 329 # number of overall MSHR misses 907system.cpu.l2cache.overall_mshr_misses::cpu.data 140 # number of overall MSHR misses 908system.cpu.l2cache.overall_mshr_misses::total 469 # number of overall MSHR misses 909system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4340000 # number of ReadExReq MSHR miss cycles 910system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4340000 # number of ReadExReq MSHR miss cycles 911system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 24303000 # number of ReadCleanReq MSHR miss cycles 912system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 24303000 # number of ReadCleanReq MSHR miss cycles 913system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 7056500 # number of ReadSharedReq MSHR miss cycles 914system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 7056500 # number of ReadSharedReq MSHR miss cycles 915system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 24303000 # number of demand (read+write) MSHR miss cycles 916system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 11396500 # number of demand (read+write) MSHR miss cycles 917system.cpu.l2cache.demand_mshr_miss_latency::total 35699500 # number of demand (read+write) MSHR miss cycles 918system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 24303000 # number of overall MSHR miss cycles 919system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 11396500 # number of overall MSHR miss cycles 920system.cpu.l2cache.overall_mshr_miss_latency::total 35699500 # number of overall MSHR miss cycles 921system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses 922system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses 923system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.990964 # mshr miss rate for ReadCleanReq accesses 924system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.990964 # mshr miss rate for ReadCleanReq accesses 925system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadSharedReq accesses 926system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 1 # mshr miss rate for ReadSharedReq accesses 927system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.990964 # mshr miss rate for demand accesses 928system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses 929system.cpu.l2cache.demand_mshr_miss_rate::total 0.993644 # mshr miss rate for demand accesses 930system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.990964 # mshr miss rate for overall accesses 931system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses 932system.cpu.l2cache.overall_mshr_miss_rate::total 0.993644 # mshr miss rate for overall accesses 933system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 86800 # average ReadExReq mshr miss latency 934system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 86800 # average ReadExReq mshr miss latency 935system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 73869.300912 # average ReadCleanReq mshr miss latency 936system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 73869.300912 # average ReadCleanReq mshr miss latency 937system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 78405.555556 # average ReadSharedReq mshr miss latency 938system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 78405.555556 # average ReadSharedReq mshr miss latency 939system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 73869.300912 # average overall mshr miss latency 940system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 81403.571429 # average overall mshr miss latency 941system.cpu.l2cache.demand_avg_mshr_miss_latency::total 76118.336887 # average overall mshr miss latency 942system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 73869.300912 # average overall mshr miss latency 943system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 81403.571429 # average overall mshr miss latency 944system.cpu.l2cache.overall_avg_mshr_miss_latency::total 76118.336887 # average overall mshr miss latency 945system.cpu.toL2Bus.snoop_filter.tot_requests 489 # Total number of requests made to the snoop filter. 946system.cpu.toL2Bus.snoop_filter.hit_single_requests 17 # Number of requests hitting in the snoop filter with a single holder of the requested data. 947system.cpu.toL2Bus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 948system.cpu.toL2Bus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. 949system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 950system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 951system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 24405000 # Cumulative time (in ticks) in various power states 952system.cpu.toL2Bus.trans_dist::ReadResp 422 # Transaction distribution 953system.cpu.toL2Bus.trans_dist::WritebackClean 17 # Transaction distribution 954system.cpu.toL2Bus.trans_dist::ReadExReq 50 # Transaction distribution 955system.cpu.toL2Bus.trans_dist::ReadExResp 50 # Transaction distribution 956system.cpu.toL2Bus.trans_dist::ReadCleanReq 332 # Transaction distribution 957system.cpu.toL2Bus.trans_dist::ReadSharedReq 90 # Transaction distribution 958system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 681 # Packet count per connected master and slave (bytes) 959system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 280 # Packet count per connected master and slave (bytes) 960system.cpu.toL2Bus.pkt_count::total 961 # Packet count per connected master and slave (bytes) 961system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 22336 # Cumulative packet size per connected master and slave (bytes) 962system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 8960 # Cumulative packet size per connected master and slave (bytes) 963system.cpu.toL2Bus.pkt_size::total 31296 # Cumulative packet size per connected master and slave (bytes) 964system.cpu.toL2Bus.snoops 0 # Total snoops (count) 965system.cpu.toL2Bus.snoopTraffic 0 # Total snoop traffic (bytes) 966system.cpu.toL2Bus.snoop_fanout::samples 472 # Request fanout histogram 967system.cpu.toL2Bus.snoop_fanout::mean 0 # Request fanout histogram 968system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram 969system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 970system.cpu.toL2Bus.snoop_fanout::0 472 100.00% 100.00% # Request fanout histogram 971system.cpu.toL2Bus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram 972system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 973system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 974system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 975system.cpu.toL2Bus.snoop_fanout::max_value 0 # Request fanout histogram 976system.cpu.toL2Bus.snoop_fanout::total 472 # Request fanout histogram 977system.cpu.toL2Bus.reqLayer0.occupancy 261500 # Layer occupancy (ticks) 978system.cpu.toL2Bus.reqLayer0.utilization 1.1 # Layer utilization (%) 979system.cpu.toL2Bus.respLayer0.occupancy 498000 # Layer occupancy (ticks) 980system.cpu.toL2Bus.respLayer0.utilization 2.0 # Layer utilization (%) 981system.cpu.toL2Bus.respLayer1.occupancy 210000 # Layer occupancy (ticks) 982system.cpu.toL2Bus.respLayer1.utilization 0.9 # Layer utilization (%) 983system.membus.snoop_filter.tot_requests 469 # Total number of requests made to the snoop filter. 984system.membus.snoop_filter.hit_single_requests 0 # Number of requests hitting in the snoop filter with a single holder of the requested data. 985system.membus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 986system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. 987system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 988system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 989system.membus.pwrStateResidencyTicks::UNDEFINED 24405000 # Cumulative time (in ticks) in various power states 990system.membus.trans_dist::ReadResp 419 # Transaction distribution 991system.membus.trans_dist::ReadExReq 50 # Transaction distribution 992system.membus.trans_dist::ReadExResp 50 # Transaction distribution 993system.membus.trans_dist::ReadSharedReq 419 # Transaction distribution 994system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 938 # Packet count per connected master and slave (bytes) 995system.membus.pkt_count::total 938 # Packet count per connected master and slave (bytes) 996system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 30016 # Cumulative packet size per connected master and slave (bytes) 997system.membus.pkt_size::total 30016 # Cumulative packet size per connected master and slave (bytes) 998system.membus.snoops 0 # Total snoops (count) 999system.membus.snoopTraffic 0 # Total snoop traffic (bytes) 1000system.membus.snoop_fanout::samples 469 # Request fanout histogram 1001system.membus.snoop_fanout::mean 0 # Request fanout histogram 1002system.membus.snoop_fanout::stdev 0 # Request fanout histogram 1003system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 1004system.membus.snoop_fanout::0 469 100.00% 100.00% # Request fanout histogram 1005system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram 1006system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 1007system.membus.snoop_fanout::min_value 0 # Request fanout histogram 1008system.membus.snoop_fanout::max_value 0 # Request fanout histogram 1009system.membus.snoop_fanout::total 469 # Request fanout histogram 1010system.membus.reqLayer0.occupancy 581000 # Layer occupancy (ticks) 1011system.membus.reqLayer0.utilization 2.4 # Layer utilization (%) 1012system.membus.respLayer1.occupancy 2488500 # Layer occupancy (ticks) 1013system.membus.respLayer1.utilization 10.2 # Layer utilization (%) 1014 1015---------- End Simulation Statistics ----------	298system.cpu.pwrStateResidencyTicks::ON 24405000 # Cumulative time (in ticks) in various power states 299system.cpu.numCycles 48811 # number of cpu cycles simulated 300system.cpu.numWorkItemsStarted 0 # number of work items this cpu started 301system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 302system.cpu.fetch.icacheStallCycles 9085 # Number of cycles fetch is stalled on an Icache miss 303system.cpu.fetch.Insts 12947 # Number of instructions fetch has processed 304system.cpu.fetch.Branches 2177 # Number of branches that fetch encountered 305system.cpu.fetch.predictedBranches 842 # Number of branches that fetch has predicted taken 306system.cpu.fetch.Cycles 5440 # Number of cycles fetch has run and was not squashing or blocked 307system.cpu.fetch.SquashCycles 864 # Number of cycles fetch has spent squashing 308system.cpu.fetch.PendingTrapStallCycles 205 # Number of stall cycles due to pending traps 309system.cpu.fetch.CacheLines 2046 # Number of cache lines fetched 310system.cpu.fetch.IcacheSquashes 261 # Number of outstanding Icache misses that were squashed 311system.cpu.fetch.rateDist::samples 15162 # Number of instructions fetched each cycle (Total) 312system.cpu.fetch.rateDist::mean 0.853911 # Number of instructions fetched each cycle (Total) 313system.cpu.fetch.rateDist::stdev 2.140587 # Number of instructions fetched each cycle (Total) 314system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 315system.cpu.fetch.rateDist::0 11809 77.89% 77.89% # Number of instructions fetched each cycle (Total) 316system.cpu.fetch.rateDist::1 1506 9.93% 87.82% # Number of instructions fetched each cycle (Total) 317system.cpu.fetch.rateDist::2 111 0.73% 88.55% # Number of instructions fetched each cycle (Total) 318system.cpu.fetch.rateDist::3 164 1.08% 89.63% # Number of instructions fetched each cycle (Total) 319system.cpu.fetch.rateDist::4 279 1.84% 91.47% # Number of instructions fetched each cycle (Total) 320system.cpu.fetch.rateDist::5 101 0.67% 92.14% # Number of instructions fetched each cycle (Total) 321system.cpu.fetch.rateDist::6 136 0.90% 93.04% # Number of instructions fetched each cycle (Total) 322system.cpu.fetch.rateDist::7 158 1.04% 94.08% # Number of instructions fetched each cycle (Total) 323system.cpu.fetch.rateDist::8 898 5.92% 100.00% # Number of instructions fetched each cycle (Total) 324system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 325system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 326system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 327system.cpu.fetch.rateDist::total 15162 # Number of instructions fetched each cycle (Total) 328system.cpu.fetch.branchRate 0.044601 # Number of branch fetches per cycle 329system.cpu.fetch.rate 0.265248 # Number of inst fetches per cycle 330system.cpu.decode.IdleCycles 8416 # Number of cycles decode is idle 331system.cpu.decode.BlockedCycles 3447 # Number of cycles decode is blocked 332system.cpu.decode.RunCycles 2766 # Number of cycles decode is running 333system.cpu.decode.UnblockCycles 141 # Number of cycles decode is unblocking 334system.cpu.decode.SquashCycles 392 # Number of cycles decode is squashing 335system.cpu.decode.BranchResolved 589 # Number of times decode resolved a branch 336system.cpu.decode.BranchMispred 40 # Number of times decode detected a branch misprediction 337system.cpu.decode.DecodedInsts 11962 # Number of instructions handled by decode 338system.cpu.decode.SquashedInsts 160 # Number of squashed instructions handled by decode 339system.cpu.rename.SquashCycles 392 # Number of cycles rename is squashing 340system.cpu.rename.IdleCycles 8568 # Number of cycles rename is idle 341system.cpu.rename.BlockCycles 617 # Number of cycles rename is blocking 342system.cpu.rename.serializeStallCycles 1023 # count of cycles rename stalled for serializing inst 343system.cpu.rename.RunCycles 2736 # Number of cycles rename is running 344system.cpu.rename.UnblockCycles 1826 # Number of cycles rename is unblocking 345system.cpu.rename.RenamedInsts 11523 # Number of instructions processed by rename 346system.cpu.rename.ROBFullEvents 5 # Number of times rename has blocked due to ROB full 347system.cpu.rename.IQFullEvents 4 # Number of times rename has blocked due to IQ full 348system.cpu.rename.LQFullEvents 193 # Number of times rename has blocked due to LQ full 349system.cpu.rename.SQFullEvents 1606 # Number of times rename has blocked due to SQ full 350system.cpu.rename.RenamedOperands 6897 # Number of destination operands rename has renamed 351system.cpu.rename.RenameLookups 13509 # Number of register rename lookups that rename has made 352system.cpu.rename.int_rename_lookups 13276 # Number of integer rename lookups 353system.cpu.rename.fp_rename_lookups 3 # Number of floating rename lookups 354system.cpu.rename.CommittedMaps 3292 # Number of HB maps that are committed 355system.cpu.rename.UndoneMaps 3605 # Number of HB maps that are undone due to squashing 356system.cpu.rename.serializingInsts 13 # count of serializing insts renamed 357system.cpu.rename.tempSerializingInsts 9 # count of temporary serializing insts renamed 358system.cpu.rename.skidInsts 323 # count of insts added to the skid buffer 359system.cpu.memDep0.insertedLoads 2464 # Number of loads inserted to the mem dependence unit. 360system.cpu.memDep0.insertedStores 1158 # Number of stores inserted to the mem dependence unit. 361system.cpu.memDep0.conflictingLoads 6 # Number of conflicting loads. 362system.cpu.memDep0.conflictingStores 2 # Number of conflicting stores. 363system.cpu.iq.iqInstsAdded 8995 # Number of instructions added to the IQ (excludes non-spec) 364system.cpu.iq.iqNonSpecInstsAdded 11 # Number of non-speculative instructions added to the IQ 365system.cpu.iq.iqInstsIssued 8108 # Number of instructions issued 366system.cpu.iq.iqSquashedInstsIssued 20 # Number of squashed instructions issued 367system.cpu.iq.iqSquashedInstsExamined 4006 # Number of squashed instructions iterated over during squash; mainly for profiling 368system.cpu.iq.iqSquashedOperandsExamined 1995 # Number of squashed operands that are examined and possibly removed from graph 369system.cpu.iq.iqSquashedNonSpecRemoved 2 # Number of squashed non-spec instructions that were removed 370system.cpu.iq.issued_per_cycle::samples 15162 # Number of insts issued each cycle 371system.cpu.iq.issued_per_cycle::mean 0.534758 # Number of insts issued each cycle 372system.cpu.iq.issued_per_cycle::stdev 1.264874 # Number of insts issued each cycle 373system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 374system.cpu.iq.issued_per_cycle::0 11839 78.08% 78.08% # Number of insts issued each cycle 375system.cpu.iq.issued_per_cycle::1 1338 8.82% 86.91% # Number of insts issued each cycle 376system.cpu.iq.issued_per_cycle::2 727 4.79% 91.70% # Number of insts issued each cycle 377system.cpu.iq.issued_per_cycle::3 451 2.97% 94.68% # Number of insts issued each cycle 378system.cpu.iq.issued_per_cycle::4 343 2.26% 96.94% # Number of insts issued each cycle 379system.cpu.iq.issued_per_cycle::5 283 1.87% 98.81% # Number of insts issued each cycle 380system.cpu.iq.issued_per_cycle::6 110 0.73% 99.53% # Number of insts issued each cycle 381system.cpu.iq.issued_per_cycle::7 52 0.34% 99.87% # Number of insts issued each cycle 382system.cpu.iq.issued_per_cycle::8 19 0.13% 100.00% # Number of insts issued each cycle 383system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 384system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 385system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 386system.cpu.iq.issued_per_cycle::total 15162 # Number of insts issued each cycle 387system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 388system.cpu.iq.fu_full::IntAlu 6 3.33% 3.33% # attempts to use FU when none available 389system.cpu.iq.fu_full::IntMult 0 0.00% 3.33% # attempts to use FU when none available 390system.cpu.iq.fu_full::IntDiv 0 0.00% 3.33% # attempts to use FU when none available 391system.cpu.iq.fu_full::FloatAdd 0 0.00% 3.33% # attempts to use FU when none available 392system.cpu.iq.fu_full::FloatCmp 0 0.00% 3.33% # attempts to use FU when none available 393system.cpu.iq.fu_full::FloatCvt 0 0.00% 3.33% # attempts to use FU when none available 394system.cpu.iq.fu_full::FloatMult 0 0.00% 3.33% # attempts to use FU when none available 395system.cpu.iq.fu_full::FloatMultAcc 0 0.00% 3.33% # attempts to use FU when none available 396system.cpu.iq.fu_full::FloatDiv 0 0.00% 3.33% # attempts to use FU when none available 397system.cpu.iq.fu_full::FloatMisc 0 0.00% 3.33% # attempts to use FU when none available 398system.cpu.iq.fu_full::FloatSqrt 0 0.00% 3.33% # attempts to use FU when none available 399system.cpu.iq.fu_full::SimdAdd 0 0.00% 3.33% # attempts to use FU when none available 400system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 3.33% # attempts to use FU when none available 401system.cpu.iq.fu_full::SimdAlu 0 0.00% 3.33% # attempts to use FU when none available 402system.cpu.iq.fu_full::SimdCmp 0 0.00% 3.33% # attempts to use FU when none available 403system.cpu.iq.fu_full::SimdCvt 0 0.00% 3.33% # attempts to use FU when none available 404system.cpu.iq.fu_full::SimdMisc 0 0.00% 3.33% # attempts to use FU when none available 405system.cpu.iq.fu_full::SimdMult 0 0.00% 3.33% # attempts to use FU when none available 406system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 3.33% # attempts to use FU when none available 407system.cpu.iq.fu_full::SimdShift 0 0.00% 3.33% # attempts to use FU when none available 408system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 3.33% # attempts to use FU when none available 409system.cpu.iq.fu_full::SimdSqrt 0 0.00% 3.33% # attempts to use FU when none available 410system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 3.33% # attempts to use FU when none available 411system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 3.33% # attempts to use FU when none available 412system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 3.33% # attempts to use FU when none available 413system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 3.33% # attempts to use FU when none available 414system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 3.33% # attempts to use FU when none available 415system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 3.33% # attempts to use FU when none available 416system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 3.33% # attempts to use FU when none available 417system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.33% # attempts to use FU when none available 418system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 3.33% # attempts to use FU when none available 419system.cpu.iq.fu_full::MemRead 117 65.00% 68.33% # attempts to use FU when none available 420system.cpu.iq.fu_full::MemWrite 57 31.67% 100.00% # attempts to use FU when none available 421system.cpu.iq.fu_full::FloatMemRead 0 0.00% 100.00% # attempts to use FU when none available 422system.cpu.iq.fu_full::FloatMemWrite 0 0.00% 100.00% # attempts to use FU when none available 423system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 424system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 425system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued 426system.cpu.iq.FU_type_0::IntAlu 4767 58.79% 58.79% # Type of FU issued 427system.cpu.iq.FU_type_0::IntMult 4 0.05% 58.84% # Type of FU issued 428system.cpu.iq.FU_type_0::IntDiv 1 0.01% 58.86% # Type of FU issued 429system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 58.88% # Type of FU issued 430system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 58.88% # Type of FU issued 431system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 58.88% # Type of FU issued 432system.cpu.iq.FU_type_0::FloatMult 0 0.00% 58.88% # Type of FU issued 433system.cpu.iq.FU_type_0::FloatMultAcc 0 0.00% 58.88% # Type of FU issued 434system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 58.88% # Type of FU issued 435system.cpu.iq.FU_type_0::FloatMisc 0 0.00% 58.88% # Type of FU issued 436system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 58.88% # Type of FU issued 437system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 58.88% # Type of FU issued 438system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 58.88% # Type of FU issued 439system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 58.88% # Type of FU issued 440system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 58.88% # Type of FU issued 441system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 58.88% # Type of FU issued 442system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 58.88% # Type of FU issued 443system.cpu.iq.FU_type_0::SimdMult 0 0.00% 58.88% # Type of FU issued 444system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 58.88% # Type of FU issued 445system.cpu.iq.FU_type_0::SimdShift 0 0.00% 58.88% # Type of FU issued 446system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 58.88% # Type of FU issued 447system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 58.88% # Type of FU issued 448system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 58.88% # Type of FU issued 449system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 58.88% # Type of FU issued 450system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 58.88% # Type of FU issued 451system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 58.88% # Type of FU issued 452system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 58.88% # Type of FU issued 453system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 58.88% # Type of FU issued 454system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 58.88% # Type of FU issued 455system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 58.88% # Type of FU issued 456system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 58.88% # Type of FU issued 457system.cpu.iq.FU_type_0::MemRead 2271 28.01% 86.89% # Type of FU issued 458system.cpu.iq.FU_type_0::MemWrite 1063 13.11% 100.00% # Type of FU issued 459system.cpu.iq.FU_type_0::FloatMemRead 0 0.00% 100.00% # Type of FU issued 460system.cpu.iq.FU_type_0::FloatMemWrite 0 0.00% 100.00% # Type of FU issued 461system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 462system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 463system.cpu.iq.FU_type_0::total 8108 # Type of FU issued 464system.cpu.iq.rate 0.166110 # Inst issue rate 465system.cpu.iq.fu_busy_cnt 180 # FU busy when requested 466system.cpu.iq.fu_busy_rate 0.022200 # FU busy rate (busy events/executed inst) 467system.cpu.iq.int_inst_queue_reads 31574 # Number of integer instruction queue reads 468system.cpu.iq.int_inst_queue_writes 13019 # Number of integer instruction queue writes 469system.cpu.iq.int_inst_queue_wakeup_accesses 7329 # Number of integer instruction queue wakeup accesses 470system.cpu.iq.fp_inst_queue_reads 4 # Number of floating instruction queue reads 471system.cpu.iq.fp_inst_queue_writes 2 # Number of floating instruction queue writes 472system.cpu.iq.fp_inst_queue_wakeup_accesses 2 # Number of floating instruction queue wakeup accesses 473system.cpu.iq.int_alu_accesses 8286 # Number of integer alu accesses 474system.cpu.iq.fp_alu_accesses 2 # Number of floating point alu accesses 475system.cpu.iew.lsq.thread0.forwLoads 78 # Number of loads that had data forwarded from stores 476system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 477system.cpu.iew.lsq.thread0.squashedLoads 1329 # Number of loads squashed 478system.cpu.iew.lsq.thread0.ignoredResponses 5 # Number of memory responses ignored because the instruction is squashed 479system.cpu.iew.lsq.thread0.memOrderViolation 10 # Number of memory ordering violations 480system.cpu.iew.lsq.thread0.squashedStores 257 # Number of stores squashed 481system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 482system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 483system.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled 484system.cpu.iew.lsq.thread0.cacheBlocked 25 # Number of times an access to memory failed due to the cache being blocked 485system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 486system.cpu.iew.iewSquashCycles 392 # Number of cycles IEW is squashing 487system.cpu.iew.iewBlockCycles 487 # Number of cycles IEW is blocking 488system.cpu.iew.iewUnblockCycles 74 # Number of cycles IEW is unblocking 489system.cpu.iew.iewDispatchedInsts 10600 # Number of instructions dispatched to IQ 490system.cpu.iew.iewDispSquashedInsts 154 # Number of squashed instructions skipped by dispatch 491system.cpu.iew.iewDispLoadInsts 2464 # Number of dispatched load instructions 492system.cpu.iew.iewDispStoreInsts 1158 # Number of dispatched store instructions 493system.cpu.iew.iewDispNonSpecInsts 11 # Number of dispatched non-speculative instructions 494system.cpu.iew.iewIQFullEvents 0 # Number of times the IQ has become full, causing a stall 495system.cpu.iew.iewLSQFullEvents 75 # Number of times the LSQ has become full, causing a stall 496system.cpu.iew.memOrderViolationEvents 10 # Number of memory order violations 497system.cpu.iew.predictedTakenIncorrect 101 # Number of branches that were predicted taken incorrectly 498system.cpu.iew.predictedNotTakenIncorrect 335 # Number of branches that were predicted not taken incorrectly 499system.cpu.iew.branchMispredicts 436 # Number of branch mispredicts detected at execute 500system.cpu.iew.iewExecutedInsts 7776 # Number of executed instructions 501system.cpu.iew.iewExecLoadInsts 2123 # Number of load instructions executed 502system.cpu.iew.iewExecSquashedInsts 332 # Number of squashed instructions skipped in execute 503system.cpu.iew.exec_swp 0 # number of swp insts executed 504system.cpu.iew.exec_nop 1594 # number of nop insts executed 505system.cpu.iew.exec_refs 3172 # number of memory reference insts executed 506system.cpu.iew.exec_branches 1361 # Number of branches executed 507system.cpu.iew.exec_stores 1049 # Number of stores executed 508system.cpu.iew.exec_rate 0.159308 # Inst execution rate 509system.cpu.iew.wb_sent 7424 # cumulative count of insts sent to commit 510system.cpu.iew.wb_count 7331 # cumulative count of insts written-back 511system.cpu.iew.wb_producers 2863 # num instructions producing a value 512system.cpu.iew.wb_consumers 4269 # num instructions consuming a value 513system.cpu.iew.wb_rate 0.150192 # insts written-back per cycle 514system.cpu.iew.wb_fanout 0.670649 # average fanout of values written-back 515system.cpu.commit.commitSquashedInsts 4961 # The number of squashed insts skipped by commit 516system.cpu.commit.commitNonSpecStalls 9 # The number of times commit has been forced to stall to communicate backwards 517system.cpu.commit.branchMispredicts 382 # The number of times a branch was mispredicted 518system.cpu.commit.committed_per_cycle::samples 14286 # Number of insts commited each cycle 519system.cpu.commit.committed_per_cycle::mean 0.394792 # Number of insts commited each cycle 520system.cpu.commit.committed_per_cycle::stdev 1.199270 # Number of insts commited each cycle 521system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 522system.cpu.commit.committed_per_cycle::0 12095 84.66% 84.66% # Number of insts commited each cycle 523system.cpu.commit.committed_per_cycle::1 883 6.18% 90.84% # Number of insts commited each cycle 524system.cpu.commit.committed_per_cycle::2 522 3.65% 94.50% # Number of insts commited each cycle 525system.cpu.commit.committed_per_cycle::3 254 1.78% 96.28% # Number of insts commited each cycle 526system.cpu.commit.committed_per_cycle::4 160 1.12% 97.40% # Number of insts commited each cycle 527system.cpu.commit.committed_per_cycle::5 166 1.16% 98.56% # Number of insts commited each cycle 528system.cpu.commit.committed_per_cycle::6 63 0.44% 99.00% # Number of insts commited each cycle 529system.cpu.commit.committed_per_cycle::7 41 0.29% 99.29% # Number of insts commited each cycle 530system.cpu.commit.committed_per_cycle::8 102 0.71% 100.00% # Number of insts commited each cycle 531system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 532system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 533system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 534system.cpu.commit.committed_per_cycle::total 14286 # Number of insts commited each cycle 535system.cpu.commit.committedInsts 5640 # Number of instructions committed 536system.cpu.commit.committedOps 5640 # Number of ops (including micro ops) committed 537system.cpu.commit.swp_count 0 # Number of s/w prefetches committed 538system.cpu.commit.refs 2036 # Number of memory references committed 539system.cpu.commit.loads 1135 # Number of loads committed 540system.cpu.commit.membars 0 # Number of memory barriers committed 541system.cpu.commit.branches 886 # Number of branches committed 542system.cpu.commit.fp_insts 2 # Number of committed floating point instructions. 543system.cpu.commit.int_insts 4955 # Number of committed integer instructions. 544system.cpu.commit.function_calls 85 # Number of function calls committed. 545system.cpu.commit.op_class_0::No_OpClass 641 11.37% 11.37% # Class of committed instruction 546system.cpu.commit.op_class_0::IntAlu 2959 52.46% 63.83% # Class of committed instruction 547system.cpu.commit.op_class_0::IntMult 2 0.04% 63.87% # Class of committed instruction 548system.cpu.commit.op_class_0::IntDiv 0 0.00% 63.87% # Class of committed instruction 549system.cpu.commit.op_class_0::FloatAdd 2 0.04% 63.90% # Class of committed instruction 550system.cpu.commit.op_class_0::FloatCmp 0 0.00% 63.90% # Class of committed instruction 551system.cpu.commit.op_class_0::FloatCvt 0 0.00% 63.90% # Class of committed instruction 552system.cpu.commit.op_class_0::FloatMult 0 0.00% 63.90% # Class of committed instruction 553system.cpu.commit.op_class_0::FloatMultAcc 0 0.00% 63.90% # Class of committed instruction 554system.cpu.commit.op_class_0::FloatDiv 0 0.00% 63.90% # Class of committed instruction 555system.cpu.commit.op_class_0::FloatMisc 0 0.00% 63.90% # Class of committed instruction 556system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 63.90% # Class of committed instruction 557system.cpu.commit.op_class_0::SimdAdd 0 0.00% 63.90% # Class of committed instruction 558system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 63.90% # Class of committed instruction 559system.cpu.commit.op_class_0::SimdAlu 0 0.00% 63.90% # Class of committed instruction 560system.cpu.commit.op_class_0::SimdCmp 0 0.00% 63.90% # Class of committed instruction 561system.cpu.commit.op_class_0::SimdCvt 0 0.00% 63.90% # Class of committed instruction 562system.cpu.commit.op_class_0::SimdMisc 0 0.00% 63.90% # Class of committed instruction 563system.cpu.commit.op_class_0::SimdMult 0 0.00% 63.90% # Class of committed instruction 564system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 63.90% # Class of committed instruction 565system.cpu.commit.op_class_0::SimdShift 0 0.00% 63.90% # Class of committed instruction 566system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 63.90% # Class of committed instruction 567system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 63.90% # Class of committed instruction 568system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 63.90% # Class of committed instruction 569system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 63.90% # Class of committed instruction 570system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 63.90% # Class of committed instruction 571system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 63.90% # Class of committed instruction 572system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 63.90% # Class of committed instruction 573system.cpu.commit.op_class_0::SimdFloatMisc 0 0.00% 63.90% # Class of committed instruction 574system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 63.90% # Class of committed instruction 575system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 63.90% # Class of committed instruction 576system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 63.90% # Class of committed instruction 577system.cpu.commit.op_class_0::MemRead 1135 20.12% 84.02% # Class of committed instruction 578system.cpu.commit.op_class_0::MemWrite 901 15.98% 100.00% # Class of committed instruction 579system.cpu.commit.op_class_0::FloatMemRead 0 0.00% 100.00% # Class of committed instruction 580system.cpu.commit.op_class_0::FloatMemWrite 0 0.00% 100.00% # Class of committed instruction 581system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction 582system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction 583system.cpu.commit.op_class_0::total 5640 # Class of committed instruction 584system.cpu.commit.bw_lim_events 102 # number cycles where commit BW limit reached 585system.cpu.rob.rob_reads 24772 # The number of ROB reads 586system.cpu.rob.rob_writes 22085 # The number of ROB writes 587system.cpu.timesIdled 264 # Number of times that the entire CPU went into an idle state and unscheduled itself 588system.cpu.idleCycles 33649 # Total number of cycles that the CPU has spent unscheduled due to idling 589system.cpu.committedInsts 4999 # Number of Instructions Simulated 590system.cpu.committedOps 4999 # Number of Ops (including micro ops) Simulated 591system.cpu.cpi 9.764153 # CPI: Cycles Per Instruction 592system.cpu.cpi_total 9.764153 # CPI: Total CPI of All Threads 593system.cpu.ipc 0.102415 # IPC: Instructions Per Cycle 594system.cpu.ipc_total 0.102415 # IPC: Total IPC of All Threads 595system.cpu.int_regfile_reads 10585 # number of integer regfile reads 596system.cpu.int_regfile_writes 5135 # number of integer regfile writes 597system.cpu.fp_regfile_reads 3 # number of floating regfile reads 598system.cpu.fp_regfile_writes 1 # number of floating regfile writes 599system.cpu.misc_regfile_reads 161 # number of misc regfile reads 600system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 24405000 # Cumulative time (in ticks) in various power states 601system.cpu.dcache.tags.replacements 0 # number of replacements 602system.cpu.dcache.tags.tagsinuse 91.124976 # Cycle average of tags in use 603system.cpu.dcache.tags.total_refs 2389 # Total number of references to valid blocks. 604system.cpu.dcache.tags.sampled_refs 140 # Sample count of references to valid blocks. 605system.cpu.dcache.tags.avg_refs 17.064286 # Average number of references to valid blocks. 606system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 607system.cpu.dcache.tags.occ_blocks::cpu.data 91.124976 # Average occupied blocks per requestor 608system.cpu.dcache.tags.occ_percent::cpu.data 0.022247 # Average percentage of cache occupancy 609system.cpu.dcache.tags.occ_percent::total 0.022247 # Average percentage of cache occupancy 610system.cpu.dcache.tags.occ_task_id_blocks::1024 140 # Occupied blocks per task id 611system.cpu.dcache.tags.age_task_id_blocks_1024::0 31 # Occupied blocks per task id 612system.cpu.dcache.tags.age_task_id_blocks_1024::1 109 # Occupied blocks per task id 613system.cpu.dcache.tags.occ_task_id_percent::1024 0.034180 # Percentage of cache occupancy per task id 614system.cpu.dcache.tags.tag_accesses 5940 # Number of tag accesses 615system.cpu.dcache.tags.data_accesses 5940 # Number of data accesses 616system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 24405000 # Cumulative time (in ticks) in various power states 617system.cpu.dcache.ReadReq_hits::cpu.data 1832 # number of ReadReq hits 618system.cpu.dcache.ReadReq_hits::total 1832 # number of ReadReq hits 619system.cpu.dcache.WriteReq_hits::cpu.data 557 # number of WriteReq hits 620system.cpu.dcache.WriteReq_hits::total 557 # number of WriteReq hits 621system.cpu.dcache.demand_hits::cpu.data 2389 # number of demand (read+write) hits 622system.cpu.dcache.demand_hits::total 2389 # number of demand (read+write) hits 623system.cpu.dcache.overall_hits::cpu.data 2389 # number of overall hits 624system.cpu.dcache.overall_hits::total 2389 # number of overall hits 625system.cpu.dcache.ReadReq_misses::cpu.data 167 # number of ReadReq misses 626system.cpu.dcache.ReadReq_misses::total 167 # number of ReadReq misses 627system.cpu.dcache.WriteReq_misses::cpu.data 344 # number of WriteReq misses 628system.cpu.dcache.WriteReq_misses::total 344 # number of WriteReq misses 629system.cpu.dcache.demand_misses::cpu.data 511 # number of demand (read+write) misses 630system.cpu.dcache.demand_misses::total 511 # number of demand (read+write) misses 631system.cpu.dcache.overall_misses::cpu.data 511 # number of overall misses 632system.cpu.dcache.overall_misses::total 511 # number of overall misses 633system.cpu.dcache.ReadReq_miss_latency::cpu.data 12709500 # number of ReadReq miss cycles 634system.cpu.dcache.ReadReq_miss_latency::total 12709500 # number of ReadReq miss cycles 635system.cpu.dcache.WriteReq_miss_latency::cpu.data 34219499 # number of WriteReq miss cycles 636system.cpu.dcache.WriteReq_miss_latency::total 34219499 # number of WriteReq miss cycles 637system.cpu.dcache.demand_miss_latency::cpu.data 46928999 # number of demand (read+write) miss cycles 638system.cpu.dcache.demand_miss_latency::total 46928999 # number of demand (read+write) miss cycles 639system.cpu.dcache.overall_miss_latency::cpu.data 46928999 # number of overall miss cycles 640system.cpu.dcache.overall_miss_latency::total 46928999 # number of overall miss cycles 641system.cpu.dcache.ReadReq_accesses::cpu.data 1999 # number of ReadReq accesses(hits+misses) 642system.cpu.dcache.ReadReq_accesses::total 1999 # number of ReadReq accesses(hits+misses) 643system.cpu.dcache.WriteReq_accesses::cpu.data 901 # number of WriteReq accesses(hits+misses) 644system.cpu.dcache.WriteReq_accesses::total 901 # number of WriteReq accesses(hits+misses) 645system.cpu.dcache.demand_accesses::cpu.data 2900 # number of demand (read+write) accesses 646system.cpu.dcache.demand_accesses::total 2900 # number of demand (read+write) accesses 647system.cpu.dcache.overall_accesses::cpu.data 2900 # number of overall (read+write) accesses 648system.cpu.dcache.overall_accesses::total 2900 # number of overall (read+write) accesses 649system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.083542 # miss rate for ReadReq accesses 650system.cpu.dcache.ReadReq_miss_rate::total 0.083542 # miss rate for ReadReq accesses 651system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.381798 # miss rate for WriteReq accesses 652system.cpu.dcache.WriteReq_miss_rate::total 0.381798 # miss rate for WriteReq accesses 653system.cpu.dcache.demand_miss_rate::cpu.data 0.176207 # miss rate for demand accesses 654system.cpu.dcache.demand_miss_rate::total 0.176207 # miss rate for demand accesses 655system.cpu.dcache.overall_miss_rate::cpu.data 0.176207 # miss rate for overall accesses 656system.cpu.dcache.overall_miss_rate::total 0.176207 # miss rate for overall accesses 657system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 76104.790419 # average ReadReq miss latency 658system.cpu.dcache.ReadReq_avg_miss_latency::total 76104.790419 # average ReadReq miss latency 659system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 99475.287791 # average WriteReq miss latency 660system.cpu.dcache.WriteReq_avg_miss_latency::total 99475.287791 # average WriteReq miss latency 661system.cpu.dcache.demand_avg_miss_latency::cpu.data 91837.571429 # average overall miss latency 662system.cpu.dcache.demand_avg_miss_latency::total 91837.571429 # average overall miss latency 663system.cpu.dcache.overall_avg_miss_latency::cpu.data 91837.571429 # average overall miss latency 664system.cpu.dcache.overall_avg_miss_latency::total 91837.571429 # average overall miss latency 665system.cpu.dcache.blocked_cycles::no_mshrs 636 # number of cycles access was blocked 666system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 667system.cpu.dcache.blocked::no_mshrs 10 # number of cycles access was blocked 668system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 669system.cpu.dcache.avg_blocked_cycles::no_mshrs 63.600000 # average number of cycles each access was blocked 670system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 671system.cpu.dcache.ReadReq_mshr_hits::cpu.data 77 # number of ReadReq MSHR hits 672system.cpu.dcache.ReadReq_mshr_hits::total 77 # number of ReadReq MSHR hits 673system.cpu.dcache.WriteReq_mshr_hits::cpu.data 294 # number of WriteReq MSHR hits 674system.cpu.dcache.WriteReq_mshr_hits::total 294 # number of WriteReq MSHR hits 675system.cpu.dcache.demand_mshr_hits::cpu.data 371 # number of demand (read+write) MSHR hits 676system.cpu.dcache.demand_mshr_hits::total 371 # number of demand (read+write) MSHR hits 677system.cpu.dcache.overall_mshr_hits::cpu.data 371 # number of overall MSHR hits 678system.cpu.dcache.overall_mshr_hits::total 371 # number of overall MSHR hits 679system.cpu.dcache.ReadReq_mshr_misses::cpu.data 90 # number of ReadReq MSHR misses 680system.cpu.dcache.ReadReq_mshr_misses::total 90 # number of ReadReq MSHR misses 681system.cpu.dcache.WriteReq_mshr_misses::cpu.data 50 # number of WriteReq MSHR misses 682system.cpu.dcache.WriteReq_mshr_misses::total 50 # number of WriteReq MSHR misses 683system.cpu.dcache.demand_mshr_misses::cpu.data 140 # number of demand (read+write) MSHR misses 684system.cpu.dcache.demand_mshr_misses::total 140 # number of demand (read+write) MSHR misses 685system.cpu.dcache.overall_mshr_misses::cpu.data 140 # number of overall MSHR misses 686system.cpu.dcache.overall_mshr_misses::total 140 # number of overall MSHR misses 687system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 8094500 # number of ReadReq MSHR miss cycles 688system.cpu.dcache.ReadReq_mshr_miss_latency::total 8094500 # number of ReadReq MSHR miss cycles 689system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4915999 # number of WriteReq MSHR miss cycles 690system.cpu.dcache.WriteReq_mshr_miss_latency::total 4915999 # number of WriteReq MSHR miss cycles 691system.cpu.dcache.demand_mshr_miss_latency::cpu.data 13010499 # number of demand (read+write) MSHR miss cycles 692system.cpu.dcache.demand_mshr_miss_latency::total 13010499 # number of demand (read+write) MSHR miss cycles 693system.cpu.dcache.overall_mshr_miss_latency::cpu.data 13010499 # number of overall MSHR miss cycles 694system.cpu.dcache.overall_mshr_miss_latency::total 13010499 # number of overall MSHR miss cycles 695system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.045023 # mshr miss rate for ReadReq accesses 696system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.045023 # mshr miss rate for ReadReq accesses 697system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.055494 # mshr miss rate for WriteReq accesses 698system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.055494 # mshr miss rate for WriteReq accesses 699system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.048276 # mshr miss rate for demand accesses 700system.cpu.dcache.demand_mshr_miss_rate::total 0.048276 # mshr miss rate for demand accesses 701system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.048276 # mshr miss rate for overall accesses 702system.cpu.dcache.overall_mshr_miss_rate::total 0.048276 # mshr miss rate for overall accesses 703system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 89938.888889 # average ReadReq mshr miss latency 704system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89938.888889 # average ReadReq mshr miss latency 705system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 98319.980000 # average WriteReq mshr miss latency 706system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 98319.980000 # average WriteReq mshr miss latency 707system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 92932.135714 # average overall mshr miss latency 708system.cpu.dcache.demand_avg_mshr_miss_latency::total 92932.135714 # average overall mshr miss latency 709system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 92932.135714 # average overall mshr miss latency 710system.cpu.dcache.overall_avg_mshr_miss_latency::total 92932.135714 # average overall mshr miss latency 711system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 24405000 # Cumulative time (in ticks) in various power states 712system.cpu.icache.tags.replacements 17 # number of replacements 713system.cpu.icache.tags.tagsinuse 160.153151 # Cycle average of tags in use 714system.cpu.icache.tags.total_refs 1609 # Total number of references to valid blocks. 715system.cpu.icache.tags.sampled_refs 332 # Sample count of references to valid blocks. 716system.cpu.icache.tags.avg_refs 4.846386 # Average number of references to valid blocks. 717system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 718system.cpu.icache.tags.occ_blocks::cpu.inst 160.153151 # Average occupied blocks per requestor 719system.cpu.icache.tags.occ_percent::cpu.inst 0.078200 # Average percentage of cache occupancy 720system.cpu.icache.tags.occ_percent::total 0.078200 # Average percentage of cache occupancy 721system.cpu.icache.tags.occ_task_id_blocks::1024 315 # Occupied blocks per task id 722system.cpu.icache.tags.age_task_id_blocks_1024::0 132 # Occupied blocks per task id 723system.cpu.icache.tags.age_task_id_blocks_1024::1 183 # Occupied blocks per task id 724system.cpu.icache.tags.occ_task_id_percent::1024 0.153809 # Percentage of cache occupancy per task id 725system.cpu.icache.tags.tag_accesses 4424 # Number of tag accesses 726system.cpu.icache.tags.data_accesses 4424 # Number of data accesses 727system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 24405000 # Cumulative time (in ticks) in various power states 728system.cpu.icache.ReadReq_hits::cpu.inst 1609 # number of ReadReq hits 729system.cpu.icache.ReadReq_hits::total 1609 # number of ReadReq hits 730system.cpu.icache.demand_hits::cpu.inst 1609 # number of demand (read+write) hits 731system.cpu.icache.demand_hits::total 1609 # number of demand (read+write) hits 732system.cpu.icache.overall_hits::cpu.inst 1609 # number of overall hits 733system.cpu.icache.overall_hits::total 1609 # number of overall hits 734system.cpu.icache.ReadReq_misses::cpu.inst 437 # number of ReadReq misses 735system.cpu.icache.ReadReq_misses::total 437 # number of ReadReq misses 736system.cpu.icache.demand_misses::cpu.inst 437 # number of demand (read+write) misses 737system.cpu.icache.demand_misses::total 437 # number of demand (read+write) misses 738system.cpu.icache.overall_misses::cpu.inst 437 # number of overall misses 739system.cpu.icache.overall_misses::total 437 # number of overall misses 740system.cpu.icache.ReadReq_miss_latency::cpu.inst 35547000 # number of ReadReq miss cycles 741system.cpu.icache.ReadReq_miss_latency::total 35547000 # number of ReadReq miss cycles 742system.cpu.icache.demand_miss_latency::cpu.inst 35547000 # number of demand (read+write) miss cycles 743system.cpu.icache.demand_miss_latency::total 35547000 # number of demand (read+write) miss cycles 744system.cpu.icache.overall_miss_latency::cpu.inst 35547000 # number of overall miss cycles 745system.cpu.icache.overall_miss_latency::total 35547000 # number of overall miss cycles 746system.cpu.icache.ReadReq_accesses::cpu.inst 2046 # number of ReadReq accesses(hits+misses) 747system.cpu.icache.ReadReq_accesses::total 2046 # number of ReadReq accesses(hits+misses) 748system.cpu.icache.demand_accesses::cpu.inst 2046 # number of demand (read+write) accesses 749system.cpu.icache.demand_accesses::total 2046 # number of demand (read+write) accesses 750system.cpu.icache.overall_accesses::cpu.inst 2046 # number of overall (read+write) accesses 751system.cpu.icache.overall_accesses::total 2046 # number of overall (read+write) accesses 752system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.213587 # miss rate for ReadReq accesses 753system.cpu.icache.ReadReq_miss_rate::total 0.213587 # miss rate for ReadReq accesses 754system.cpu.icache.demand_miss_rate::cpu.inst 0.213587 # miss rate for demand accesses 755system.cpu.icache.demand_miss_rate::total 0.213587 # miss rate for demand accesses 756system.cpu.icache.overall_miss_rate::cpu.inst 0.213587 # miss rate for overall accesses 757system.cpu.icache.overall_miss_rate::total 0.213587 # miss rate for overall accesses 758system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 81343.249428 # average ReadReq miss latency 759system.cpu.icache.ReadReq_avg_miss_latency::total 81343.249428 # average ReadReq miss latency 760system.cpu.icache.demand_avg_miss_latency::cpu.inst 81343.249428 # average overall miss latency 761system.cpu.icache.demand_avg_miss_latency::total 81343.249428 # average overall miss latency 762system.cpu.icache.overall_avg_miss_latency::cpu.inst 81343.249428 # average overall miss latency 763system.cpu.icache.overall_avg_miss_latency::total 81343.249428 # average overall miss latency 764system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 765system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 766system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 767system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 768system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 769system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 770system.cpu.icache.writebacks::writebacks 17 # number of writebacks 771system.cpu.icache.writebacks::total 17 # number of writebacks 772system.cpu.icache.ReadReq_mshr_hits::cpu.inst 105 # number of ReadReq MSHR hits 773system.cpu.icache.ReadReq_mshr_hits::total 105 # number of ReadReq MSHR hits 774system.cpu.icache.demand_mshr_hits::cpu.inst 105 # number of demand (read+write) MSHR hits 775system.cpu.icache.demand_mshr_hits::total 105 # number of demand (read+write) MSHR hits 776system.cpu.icache.overall_mshr_hits::cpu.inst 105 # number of overall MSHR hits 777system.cpu.icache.overall_mshr_hits::total 105 # number of overall MSHR hits 778system.cpu.icache.ReadReq_mshr_misses::cpu.inst 332 # number of ReadReq MSHR misses 779system.cpu.icache.ReadReq_mshr_misses::total 332 # number of ReadReq MSHR misses 780system.cpu.icache.demand_mshr_misses::cpu.inst 332 # number of demand (read+write) MSHR misses 781system.cpu.icache.demand_mshr_misses::total 332 # number of demand (read+write) MSHR misses 782system.cpu.icache.overall_mshr_misses::cpu.inst 332 # number of overall MSHR misses 783system.cpu.icache.overall_mshr_misses::total 332 # number of overall MSHR misses 784system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 28124000 # number of ReadReq MSHR miss cycles 785system.cpu.icache.ReadReq_mshr_miss_latency::total 28124000 # number of ReadReq MSHR miss cycles 786system.cpu.icache.demand_mshr_miss_latency::cpu.inst 28124000 # number of demand (read+write) MSHR miss cycles 787system.cpu.icache.demand_mshr_miss_latency::total 28124000 # number of demand (read+write) MSHR miss cycles 788system.cpu.icache.overall_mshr_miss_latency::cpu.inst 28124000 # number of overall MSHR miss cycles 789system.cpu.icache.overall_mshr_miss_latency::total 28124000 # number of overall MSHR miss cycles 790system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.162268 # mshr miss rate for ReadReq accesses 791system.cpu.icache.ReadReq_mshr_miss_rate::total 0.162268 # mshr miss rate for ReadReq accesses 792system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.162268 # mshr miss rate for demand accesses 793system.cpu.icache.demand_mshr_miss_rate::total 0.162268 # mshr miss rate for demand accesses 794system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.162268 # mshr miss rate for overall accesses 795system.cpu.icache.overall_mshr_miss_rate::total 0.162268 # mshr miss rate for overall accesses 796system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 84710.843373 # average ReadReq mshr miss latency 797system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84710.843373 # average ReadReq mshr miss latency 798system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 84710.843373 # average overall mshr miss latency 799system.cpu.icache.demand_avg_mshr_miss_latency::total 84710.843373 # average overall mshr miss latency 800system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 84710.843373 # average overall mshr miss latency 801system.cpu.icache.overall_avg_mshr_miss_latency::total 84710.843373 # average overall mshr miss latency 802system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 24405000 # Cumulative time (in ticks) in various power states 803system.cpu.l2cache.tags.replacements 0 # number of replacements 804system.cpu.l2cache.tags.tagsinuse 253.368786 # Cycle average of tags in use 805system.cpu.l2cache.tags.total_refs 20 # Total number of references to valid blocks. 806system.cpu.l2cache.tags.sampled_refs 469 # Sample count of references to valid blocks. 807system.cpu.l2cache.tags.avg_refs 0.042644 # Average number of references to valid blocks. 808system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 809system.cpu.l2cache.tags.occ_blocks::cpu.inst 162.183576 # Average occupied blocks per requestor 810system.cpu.l2cache.tags.occ_blocks::cpu.data 91.185210 # Average occupied blocks per requestor 811system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004949 # Average percentage of cache occupancy 812system.cpu.l2cache.tags.occ_percent::cpu.data 0.002783 # Average percentage of cache occupancy 813system.cpu.l2cache.tags.occ_percent::total 0.007732 # Average percentage of cache occupancy 814system.cpu.l2cache.tags.occ_task_id_blocks::1024 469 # Occupied blocks per task id 815system.cpu.l2cache.tags.age_task_id_blocks_1024::0 171 # Occupied blocks per task id 816system.cpu.l2cache.tags.age_task_id_blocks_1024::1 298 # Occupied blocks per task id 817system.cpu.l2cache.tags.occ_task_id_percent::1024 0.014313 # Percentage of cache occupancy per task id 818system.cpu.l2cache.tags.tag_accesses 4381 # Number of tag accesses 819system.cpu.l2cache.tags.data_accesses 4381 # Number of data accesses 820system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 24405000 # Cumulative time (in ticks) in various power states 821system.cpu.l2cache.WritebackClean_hits::writebacks 17 # number of WritebackClean hits 822system.cpu.l2cache.WritebackClean_hits::total 17 # number of WritebackClean hits 823system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 3 # number of ReadCleanReq hits 824system.cpu.l2cache.ReadCleanReq_hits::total 3 # number of ReadCleanReq hits 825system.cpu.l2cache.demand_hits::cpu.inst 3 # number of demand (read+write) hits 826system.cpu.l2cache.demand_hits::total 3 # number of demand (read+write) hits 827system.cpu.l2cache.overall_hits::cpu.inst 3 # number of overall hits 828system.cpu.l2cache.overall_hits::total 3 # number of overall hits 829system.cpu.l2cache.ReadExReq_misses::cpu.data 50 # number of ReadExReq misses 830system.cpu.l2cache.ReadExReq_misses::total 50 # number of ReadExReq misses 831system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 329 # number of ReadCleanReq misses 832system.cpu.l2cache.ReadCleanReq_misses::total 329 # number of ReadCleanReq misses 833system.cpu.l2cache.ReadSharedReq_misses::cpu.data 90 # number of ReadSharedReq misses 834system.cpu.l2cache.ReadSharedReq_misses::total 90 # number of ReadSharedReq misses 835system.cpu.l2cache.demand_misses::cpu.inst 329 # number of demand (read+write) misses 836system.cpu.l2cache.demand_misses::cpu.data 140 # number of demand (read+write) misses 837system.cpu.l2cache.demand_misses::total 469 # number of demand (read+write) misses 838system.cpu.l2cache.overall_misses::cpu.inst 329 # number of overall misses 839system.cpu.l2cache.overall_misses::cpu.data 140 # number of overall misses 840system.cpu.l2cache.overall_misses::total 469 # number of overall misses 841system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 4840000 # number of ReadExReq miss cycles 842system.cpu.l2cache.ReadExReq_miss_latency::total 4840000 # number of ReadExReq miss cycles 843system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 27593000 # number of ReadCleanReq miss cycles 844system.cpu.l2cache.ReadCleanReq_miss_latency::total 27593000 # number of ReadCleanReq miss cycles 845system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 7956500 # number of ReadSharedReq miss cycles 846system.cpu.l2cache.ReadSharedReq_miss_latency::total 7956500 # number of ReadSharedReq miss cycles 847system.cpu.l2cache.demand_miss_latency::cpu.inst 27593000 # number of demand (read+write) miss cycles 848system.cpu.l2cache.demand_miss_latency::cpu.data 12796500 # number of demand (read+write) miss cycles 849system.cpu.l2cache.demand_miss_latency::total 40389500 # number of demand (read+write) miss cycles 850system.cpu.l2cache.overall_miss_latency::cpu.inst 27593000 # number of overall miss cycles 851system.cpu.l2cache.overall_miss_latency::cpu.data 12796500 # number of overall miss cycles 852system.cpu.l2cache.overall_miss_latency::total 40389500 # number of overall miss cycles 853system.cpu.l2cache.WritebackClean_accesses::writebacks 17 # number of WritebackClean accesses(hits+misses) 854system.cpu.l2cache.WritebackClean_accesses::total 17 # number of WritebackClean accesses(hits+misses) 855system.cpu.l2cache.ReadExReq_accesses::cpu.data 50 # number of ReadExReq accesses(hits+misses) 856system.cpu.l2cache.ReadExReq_accesses::total 50 # number of ReadExReq accesses(hits+misses) 857system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 332 # number of ReadCleanReq accesses(hits+misses) 858system.cpu.l2cache.ReadCleanReq_accesses::total 332 # number of ReadCleanReq accesses(hits+misses) 859system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 90 # number of ReadSharedReq accesses(hits+misses) 860system.cpu.l2cache.ReadSharedReq_accesses::total 90 # number of ReadSharedReq accesses(hits+misses) 861system.cpu.l2cache.demand_accesses::cpu.inst 332 # number of demand (read+write) accesses 862system.cpu.l2cache.demand_accesses::cpu.data 140 # number of demand (read+write) accesses 863system.cpu.l2cache.demand_accesses::total 472 # number of demand (read+write) accesses 864system.cpu.l2cache.overall_accesses::cpu.inst 332 # number of overall (read+write) accesses 865system.cpu.l2cache.overall_accesses::cpu.data 140 # number of overall (read+write) accesses 866system.cpu.l2cache.overall_accesses::total 472 # number of overall (read+write) accesses 867system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses 868system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses 869system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.990964 # miss rate for ReadCleanReq accesses 870system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.990964 # miss rate for ReadCleanReq accesses 871system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 1 # miss rate for ReadSharedReq accesses 872system.cpu.l2cache.ReadSharedReq_miss_rate::total 1 # miss rate for ReadSharedReq accesses 873system.cpu.l2cache.demand_miss_rate::cpu.inst 0.990964 # miss rate for demand accesses 874system.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses 875system.cpu.l2cache.demand_miss_rate::total 0.993644 # miss rate for demand accesses 876system.cpu.l2cache.overall_miss_rate::cpu.inst 0.990964 # miss rate for overall accesses 877system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses 878system.cpu.l2cache.overall_miss_rate::total 0.993644 # miss rate for overall accesses 879system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 96800 # average ReadExReq miss latency 880system.cpu.l2cache.ReadExReq_avg_miss_latency::total 96800 # average ReadExReq miss latency 881system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 83869.300912 # average ReadCleanReq miss latency 882system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 83869.300912 # average ReadCleanReq miss latency 883system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 88405.555556 # average ReadSharedReq miss latency 884system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 88405.555556 # average ReadSharedReq miss latency 885system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 83869.300912 # average overall miss latency 886system.cpu.l2cache.demand_avg_miss_latency::cpu.data 91403.571429 # average overall miss latency 887system.cpu.l2cache.demand_avg_miss_latency::total 86118.336887 # average overall miss latency 888system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 83869.300912 # average overall miss latency 889system.cpu.l2cache.overall_avg_miss_latency::cpu.data 91403.571429 # average overall miss latency 890system.cpu.l2cache.overall_avg_miss_latency::total 86118.336887 # average overall miss latency 891system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 892system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 893system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 894system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 895system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 896system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 897system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 50 # number of ReadExReq MSHR misses 898system.cpu.l2cache.ReadExReq_mshr_misses::total 50 # number of ReadExReq MSHR misses 899system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 329 # number of ReadCleanReq MSHR misses 900system.cpu.l2cache.ReadCleanReq_mshr_misses::total 329 # number of ReadCleanReq MSHR misses 901system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 90 # number of ReadSharedReq MSHR misses 902system.cpu.l2cache.ReadSharedReq_mshr_misses::total 90 # number of ReadSharedReq MSHR misses 903system.cpu.l2cache.demand_mshr_misses::cpu.inst 329 # number of demand (read+write) MSHR misses 904system.cpu.l2cache.demand_mshr_misses::cpu.data 140 # number of demand (read+write) MSHR misses 905system.cpu.l2cache.demand_mshr_misses::total 469 # number of demand (read+write) MSHR misses 906system.cpu.l2cache.overall_mshr_misses::cpu.inst 329 # number of overall MSHR misses 907system.cpu.l2cache.overall_mshr_misses::cpu.data 140 # number of overall MSHR misses 908system.cpu.l2cache.overall_mshr_misses::total 469 # number of overall MSHR misses 909system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4340000 # number of ReadExReq MSHR miss cycles 910system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4340000 # number of ReadExReq MSHR miss cycles 911system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 24303000 # number of ReadCleanReq MSHR miss cycles 912system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 24303000 # number of ReadCleanReq MSHR miss cycles 913system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 7056500 # number of ReadSharedReq MSHR miss cycles 914system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 7056500 # number of ReadSharedReq MSHR miss cycles 915system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 24303000 # number of demand (read+write) MSHR miss cycles 916system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 11396500 # number of demand (read+write) MSHR miss cycles 917system.cpu.l2cache.demand_mshr_miss_latency::total 35699500 # number of demand (read+write) MSHR miss cycles 918system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 24303000 # number of overall MSHR miss cycles 919system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 11396500 # number of overall MSHR miss cycles 920system.cpu.l2cache.overall_mshr_miss_latency::total 35699500 # number of overall MSHR miss cycles 921system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses 922system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses 923system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.990964 # mshr miss rate for ReadCleanReq accesses 924system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.990964 # mshr miss rate for ReadCleanReq accesses 925system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadSharedReq accesses 926system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 1 # mshr miss rate for ReadSharedReq accesses 927system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.990964 # mshr miss rate for demand accesses 928system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses 929system.cpu.l2cache.demand_mshr_miss_rate::total 0.993644 # mshr miss rate for demand accesses 930system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.990964 # mshr miss rate for overall accesses 931system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses 932system.cpu.l2cache.overall_mshr_miss_rate::total 0.993644 # mshr miss rate for overall accesses 933system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 86800 # average ReadExReq mshr miss latency 934system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 86800 # average ReadExReq mshr miss latency 935system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 73869.300912 # average ReadCleanReq mshr miss latency 936system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 73869.300912 # average ReadCleanReq mshr miss latency 937system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 78405.555556 # average ReadSharedReq mshr miss latency 938system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 78405.555556 # average ReadSharedReq mshr miss latency 939system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 73869.300912 # average overall mshr miss latency 940system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 81403.571429 # average overall mshr miss latency 941system.cpu.l2cache.demand_avg_mshr_miss_latency::total 76118.336887 # average overall mshr miss latency 942system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 73869.300912 # average overall mshr miss latency 943system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 81403.571429 # average overall mshr miss latency 944system.cpu.l2cache.overall_avg_mshr_miss_latency::total 76118.336887 # average overall mshr miss latency 945system.cpu.toL2Bus.snoop_filter.tot_requests 489 # Total number of requests made to the snoop filter. 946system.cpu.toL2Bus.snoop_filter.hit_single_requests 17 # Number of requests hitting in the snoop filter with a single holder of the requested data. 947system.cpu.toL2Bus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 948system.cpu.toL2Bus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. 949system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 950system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 951system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 24405000 # Cumulative time (in ticks) in various power states 952system.cpu.toL2Bus.trans_dist::ReadResp 422 # Transaction distribution 953system.cpu.toL2Bus.trans_dist::WritebackClean 17 # Transaction distribution 954system.cpu.toL2Bus.trans_dist::ReadExReq 50 # Transaction distribution 955system.cpu.toL2Bus.trans_dist::ReadExResp 50 # Transaction distribution 956system.cpu.toL2Bus.trans_dist::ReadCleanReq 332 # Transaction distribution 957system.cpu.toL2Bus.trans_dist::ReadSharedReq 90 # Transaction distribution 958system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 681 # Packet count per connected master and slave (bytes) 959system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 280 # Packet count per connected master and slave (bytes) 960system.cpu.toL2Bus.pkt_count::total 961 # Packet count per connected master and slave (bytes) 961system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 22336 # Cumulative packet size per connected master and slave (bytes) 962system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 8960 # Cumulative packet size per connected master and slave (bytes) 963system.cpu.toL2Bus.pkt_size::total 31296 # Cumulative packet size per connected master and slave (bytes) 964system.cpu.toL2Bus.snoops 0 # Total snoops (count) 965system.cpu.toL2Bus.snoopTraffic 0 # Total snoop traffic (bytes) 966system.cpu.toL2Bus.snoop_fanout::samples 472 # Request fanout histogram 967system.cpu.toL2Bus.snoop_fanout::mean 0 # Request fanout histogram 968system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram 969system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 970system.cpu.toL2Bus.snoop_fanout::0 472 100.00% 100.00% # Request fanout histogram 971system.cpu.toL2Bus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram 972system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 973system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 974system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 975system.cpu.toL2Bus.snoop_fanout::max_value 0 # Request fanout histogram 976system.cpu.toL2Bus.snoop_fanout::total 472 # Request fanout histogram 977system.cpu.toL2Bus.reqLayer0.occupancy 261500 # Layer occupancy (ticks) 978system.cpu.toL2Bus.reqLayer0.utilization 1.1 # Layer utilization (%) 979system.cpu.toL2Bus.respLayer0.occupancy 498000 # Layer occupancy (ticks) 980system.cpu.toL2Bus.respLayer0.utilization 2.0 # Layer utilization (%) 981system.cpu.toL2Bus.respLayer1.occupancy 210000 # Layer occupancy (ticks) 982system.cpu.toL2Bus.respLayer1.utilization 0.9 # Layer utilization (%) 983system.membus.snoop_filter.tot_requests 469 # Total number of requests made to the snoop filter. 984system.membus.snoop_filter.hit_single_requests 0 # Number of requests hitting in the snoop filter with a single holder of the requested data. 985system.membus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 986system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. 987system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 988system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 989system.membus.pwrStateResidencyTicks::UNDEFINED 24405000 # Cumulative time (in ticks) in various power states 990system.membus.trans_dist::ReadResp 419 # Transaction distribution 991system.membus.trans_dist::ReadExReq 50 # Transaction distribution 992system.membus.trans_dist::ReadExResp 50 # Transaction distribution 993system.membus.trans_dist::ReadSharedReq 419 # Transaction distribution 994system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 938 # Packet count per connected master and slave (bytes) 995system.membus.pkt_count::total 938 # Packet count per connected master and slave (bytes) 996system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 30016 # Cumulative packet size per connected master and slave (bytes) 997system.membus.pkt_size::total 30016 # Cumulative packet size per connected master and slave (bytes) 998system.membus.snoops 0 # Total snoops (count) 999system.membus.snoopTraffic 0 # Total snoop traffic (bytes) 1000system.membus.snoop_fanout::samples 469 # Request fanout histogram 1001system.membus.snoop_fanout::mean 0 # Request fanout histogram 1002system.membus.snoop_fanout::stdev 0 # Request fanout histogram 1003system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 1004system.membus.snoop_fanout::0 469 100.00% 100.00% # Request fanout histogram 1005system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram 1006system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 1007system.membus.snoop_fanout::min_value 0 # Request fanout histogram 1008system.membus.snoop_fanout::max_value 0 # Request fanout histogram 1009system.membus.snoop_fanout::total 469 # Request fanout histogram 1010system.membus.reqLayer0.occupancy 581000 # Layer occupancy (ticks) 1011system.membus.reqLayer0.utilization 2.4 # Layer utilization (%) 1012system.membus.respLayer1.occupancy 2488500 # Layer occupancy (ticks) 1013system.membus.respLayer1.utilization 10.2 # Layer utilization (%) 1014 1015---------- End Simulation Statistics ----------