stats.txt (9797:9cd5f91e7a79) stats.txt (9838:43d22d746e7a)
1
2---------- Begin Simulation Statistics ----------
3sim_seconds 0.000016 # Number of seconds simulated
4sim_ticks 16494000 # Number of ticks simulated
5final_tick 16494000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
6sim_freq 1000000000000 # Frequency of simulated ticks
1
2---------- Begin Simulation Statistics ----------
3sim_seconds 0.000016 # Number of seconds simulated
4sim_ticks 16494000 # Number of ticks simulated
5final_tick 16494000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
6sim_freq 1000000000000 # Frequency of simulated ticks
7host_inst_rate 31208 # Simulator instruction rate (inst/s)
8host_op_rate 38937 # Simulator op (including micro ops) rate (op/s)
9host_tick_rate 112083077 # Simulator tick rate (ticks/s)
10host_mem_usage 244336 # Number of bytes of host memory used
11host_seconds 0.15 # Real time elapsed on the host
7host_inst_rate 32065 # Simulator instruction rate (inst/s)
8host_op_rate 40006 # Simulator op (including micro ops) rate (op/s)
9host_tick_rate 115159682 # Simulator tick rate (ticks/s)
10host_mem_usage 240696 # Number of bytes of host memory used
11host_seconds 0.14 # Real time elapsed on the host
12sim_insts 4591 # Number of instructions simulated
13sim_ops 5729 # Number of ops (including micro ops) simulated
14system.physmem.bytes_read::cpu.inst 17344 # Number of bytes read from this memory
15system.physmem.bytes_read::cpu.data 7808 # Number of bytes read from this memory
16system.physmem.bytes_read::total 25152 # Number of bytes read from this memory
17system.physmem.bytes_inst_read::cpu.inst 17344 # Number of instructions bytes read from this memory
18system.physmem.bytes_inst_read::total 17344 # Number of instructions bytes read from this memory
19system.physmem.num_reads::cpu.inst 271 # Number of read requests responded to by this memory
20system.physmem.num_reads::cpu.data 122 # Number of read requests responded to by this memory
21system.physmem.num_reads::total 393 # Number of read requests responded to by this memory
22system.physmem.bw_read::cpu.inst 1051533891 # Total read bandwidth from this memory (bytes/s)
23system.physmem.bw_read::cpu.data 473384261 # Total read bandwidth from this memory (bytes/s)
24system.physmem.bw_read::total 1524918152 # Total read bandwidth from this memory (bytes/s)
25system.physmem.bw_inst_read::cpu.inst 1051533891 # Instruction read bandwidth from this memory (bytes/s)
26system.physmem.bw_inst_read::total 1051533891 # Instruction read bandwidth from this memory (bytes/s)
27system.physmem.bw_total::cpu.inst 1051533891 # Total bandwidth to/from this memory (bytes/s)
28system.physmem.bw_total::cpu.data 473384261 # Total bandwidth to/from this memory (bytes/s)
29system.physmem.bw_total::total 1524918152 # Total bandwidth to/from this memory (bytes/s)
12sim_insts 4591 # Number of instructions simulated
13sim_ops 5729 # Number of ops (including micro ops) simulated
14system.physmem.bytes_read::cpu.inst 17344 # Number of bytes read from this memory
15system.physmem.bytes_read::cpu.data 7808 # Number of bytes read from this memory
16system.physmem.bytes_read::total 25152 # Number of bytes read from this memory
17system.physmem.bytes_inst_read::cpu.inst 17344 # Number of instructions bytes read from this memory
18system.physmem.bytes_inst_read::total 17344 # Number of instructions bytes read from this memory
19system.physmem.num_reads::cpu.inst 271 # Number of read requests responded to by this memory
20system.physmem.num_reads::cpu.data 122 # Number of read requests responded to by this memory
21system.physmem.num_reads::total 393 # Number of read requests responded to by this memory
22system.physmem.bw_read::cpu.inst 1051533891 # Total read bandwidth from this memory (bytes/s)
23system.physmem.bw_read::cpu.data 473384261 # Total read bandwidth from this memory (bytes/s)
24system.physmem.bw_read::total 1524918152 # Total read bandwidth from this memory (bytes/s)
25system.physmem.bw_inst_read::cpu.inst 1051533891 # Instruction read bandwidth from this memory (bytes/s)
26system.physmem.bw_inst_read::total 1051533891 # Instruction read bandwidth from this memory (bytes/s)
27system.physmem.bw_total::cpu.inst 1051533891 # Total bandwidth to/from this memory (bytes/s)
28system.physmem.bw_total::cpu.data 473384261 # Total bandwidth to/from this memory (bytes/s)
29system.physmem.bw_total::total 1524918152 # Total bandwidth to/from this memory (bytes/s)
30system.physmem.readReqs 393 # Total number of read requests seen
31system.physmem.writeReqs 0 # Total number of write requests seen
32system.physmem.cpureqs 393 # Reqs generatd by CPU via cache - shady
30system.physmem.readReqs 393 # Total number of read requests accepted by DRAM controller
31system.physmem.writeReqs 0 # Total number of write requests accepted by DRAM controller
32system.physmem.readBursts 393 # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
33system.physmem.writeBursts 0 # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
33system.physmem.bytesRead 25152 # Total number of bytes read from memory
34system.physmem.bytesWritten 0 # Total number of bytes written to memory
35system.physmem.bytesConsumedRd 25152 # bytesRead derated as per pkt->getSize()
36system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize()
34system.physmem.bytesRead 25152 # Total number of bytes read from memory
35system.physmem.bytesWritten 0 # Total number of bytes written to memory
36system.physmem.bytesConsumedRd 25152 # bytesRead derated as per pkt->getSize()
37system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize()
37system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q
38system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by write Q
38system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed
39system.physmem.perBankRdReqs::0 86 # Track reads on a per bank basis
40system.physmem.perBankRdReqs::1 46 # Track reads on a per bank basis
41system.physmem.perBankRdReqs::2 20 # Track reads on a per bank basis
42system.physmem.perBankRdReqs::3 42 # Track reads on a per bank basis
43system.physmem.perBankRdReqs::4 17 # Track reads on a per bank basis
44system.physmem.perBankRdReqs::5 34 # Track reads on a per bank basis
45system.physmem.perBankRdReqs::6 35 # Track reads on a per bank basis

--- 143 unchanged lines hidden (view full) ---

189system.physmem.readRowHitRate 88.55 # Row buffer hit rate for reads
190system.physmem.writeRowHitRate nan # Row buffer hit rate for writes
191system.physmem.avgGap 41823.16 # Average gap between requests
192system.membus.throughput 1524918152 # Throughput (bytes/s)
193system.membus.trans_dist::ReadReq 352 # Transaction distribution
194system.membus.trans_dist::ReadResp 352 # Transaction distribution
195system.membus.trans_dist::ReadExReq 41 # Transaction distribution
196system.membus.trans_dist::ReadExResp 41 # Transaction distribution
39system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed
40system.physmem.perBankRdReqs::0 86 # Track reads on a per bank basis
41system.physmem.perBankRdReqs::1 46 # Track reads on a per bank basis
42system.physmem.perBankRdReqs::2 20 # Track reads on a per bank basis
43system.physmem.perBankRdReqs::3 42 # Track reads on a per bank basis
44system.physmem.perBankRdReqs::4 17 # Track reads on a per bank basis
45system.physmem.perBankRdReqs::5 34 # Track reads on a per bank basis
46system.physmem.perBankRdReqs::6 35 # Track reads on a per bank basis

--- 143 unchanged lines hidden (view full) ---

190system.physmem.readRowHitRate 88.55 # Row buffer hit rate for reads
191system.physmem.writeRowHitRate nan # Row buffer hit rate for writes
192system.physmem.avgGap 41823.16 # Average gap between requests
193system.membus.throughput 1524918152 # Throughput (bytes/s)
194system.membus.trans_dist::ReadReq 352 # Transaction distribution
195system.membus.trans_dist::ReadResp 352 # Transaction distribution
196system.membus.trans_dist::ReadExReq 41 # Transaction distribution
197system.membus.trans_dist::ReadExResp 41 # Transaction distribution
197system.membus.pkt_count_system.cpu.l2cache.mem_side 786 # Packet count per connected master and slave (bytes)
198system.membus.pkt_count 786 # Packet count per connected master and slave (bytes)
199system.membus.tot_pkt_size_system.cpu.l2cache.mem_side 25152 # Cumulative packet size per connected master and slave (bytes)
200system.membus.tot_pkt_size 25152 # Cumulative packet size per connected master and slave (bytes)
198system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 786 # Packet count per connected master and slave (bytes)
199system.membus.pkt_count::total 786 # Packet count per connected master and slave (bytes)
200system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 25152 # Cumulative packet size per connected master and slave (bytes)
201system.membus.tot_pkt_size::total 25152 # Cumulative packet size per connected master and slave (bytes)
201system.membus.data_through_bus 25152 # Total data (bytes)
202system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
203system.membus.reqLayer0.occupancy 487500 # Layer occupancy (ticks)
204system.membus.reqLayer0.utilization 3.0 # Layer utilization (%)
205system.membus.respLayer1.occupancy 3671250 # Layer occupancy (ticks)
206system.membus.respLayer1.utilization 22.3 # Layer utilization (%)
207system.cpu.branchPred.lookups 2479 # Number of BP lookups
208system.cpu.branchPred.condPredicted 1778 # Number of conditional branches predicted

--- 349 unchanged lines hidden (view full) ---

558system.cpu.fp_regfile_reads 16 # number of floating regfile reads
559system.cpu.misc_regfile_reads 2975 # number of misc regfile reads
560system.cpu.misc_regfile_writes 24 # number of misc regfile writes
561system.cpu.toL2Bus.throughput 1695646902 # Throughput (bytes/s)
562system.cpu.toL2Bus.trans_dist::ReadReq 397 # Transaction distribution
563system.cpu.toL2Bus.trans_dist::ReadResp 396 # Transaction distribution
564system.cpu.toL2Bus.trans_dist::ReadExReq 41 # Transaction distribution
565system.cpu.toL2Bus.trans_dist::ReadExResp 41 # Transaction distribution
202system.membus.data_through_bus 25152 # Total data (bytes)
203system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
204system.membus.reqLayer0.occupancy 487500 # Layer occupancy (ticks)
205system.membus.reqLayer0.utilization 3.0 # Layer utilization (%)
206system.membus.respLayer1.occupancy 3671250 # Layer occupancy (ticks)
207system.membus.respLayer1.utilization 22.3 # Layer utilization (%)
208system.cpu.branchPred.lookups 2479 # Number of BP lookups
209system.cpu.branchPred.condPredicted 1778 # Number of conditional branches predicted

--- 349 unchanged lines hidden (view full) ---

559system.cpu.fp_regfile_reads 16 # number of floating regfile reads
560system.cpu.misc_regfile_reads 2975 # number of misc regfile reads
561system.cpu.misc_regfile_writes 24 # number of misc regfile writes
562system.cpu.toL2Bus.throughput 1695646902 # Throughput (bytes/s)
563system.cpu.toL2Bus.trans_dist::ReadReq 397 # Transaction distribution
564system.cpu.toL2Bus.trans_dist::ReadResp 396 # Transaction distribution
565system.cpu.toL2Bus.trans_dist::ReadExReq 41 # Transaction distribution
566system.cpu.toL2Bus.trans_dist::ReadExResp 41 # Transaction distribution
566system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 582 # Packet count per connected master and slave (bytes)
567system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 293 # Packet count per connected master and slave (bytes)
568system.cpu.toL2Bus.pkt_count 875 # Packet count per connected master and slave (bytes)
569system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 18624 # Cumulative packet size per connected master and slave (bytes)
570system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 9344 # Cumulative packet size per connected master and slave (bytes)
571system.cpu.toL2Bus.tot_pkt_size 27968 # Cumulative packet size per connected master and slave (bytes)
567system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 582 # Packet count per connected master and slave (bytes)
568system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 293 # Packet count per connected master and slave (bytes)
569system.cpu.toL2Bus.pkt_count::total 875 # Packet count per connected master and slave (bytes)
570system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 18624 # Cumulative packet size per connected master and slave (bytes)
571system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 9344 # Cumulative packet size per connected master and slave (bytes)
572system.cpu.toL2Bus.tot_pkt_size::total 27968 # Cumulative packet size per connected master and slave (bytes)
572system.cpu.toL2Bus.data_through_bus 27968 # Total data (bytes)
573system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
574system.cpu.toL2Bus.reqLayer0.occupancy 219000 # Layer occupancy (ticks)
575system.cpu.toL2Bus.reqLayer0.utilization 1.3 # Layer utilization (%)
576system.cpu.toL2Bus.respLayer0.occupancy 485250 # Layer occupancy (ticks)
577system.cpu.toL2Bus.respLayer0.utilization 2.9 # Layer utilization (%)
578system.cpu.toL2Bus.respLayer1.occupancy 231495 # Layer occupancy (ticks)
579system.cpu.toL2Bus.respLayer1.utilization 1.4 # Layer utilization (%)
573system.cpu.toL2Bus.data_through_bus 27968 # Total data (bytes)
574system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
575system.cpu.toL2Bus.reqLayer0.occupancy 219000 # Layer occupancy (ticks)
576system.cpu.toL2Bus.reqLayer0.utilization 1.3 # Layer utilization (%)
577system.cpu.toL2Bus.respLayer0.occupancy 485250 # Layer occupancy (ticks)
578system.cpu.toL2Bus.respLayer0.utilization 2.9 # Layer utilization (%)
579system.cpu.toL2Bus.respLayer1.occupancy 231495 # Layer occupancy (ticks)
580system.cpu.toL2Bus.respLayer1.utilization 1.4 # Layer utilization (%)
580system.cpu.icache.tags.replacements 4 # number of replacements
581system.cpu.icache.tags.tagsinuse 145.483199 # Cycle average of tags in use
582system.cpu.icache.tags.total_refs 1583 # Total number of references to valid blocks.
583system.cpu.icache.tags.sampled_refs 291 # Sample count of references to valid blocks.
584system.cpu.icache.tags.avg_refs 5.439863 # Average number of references to valid blocks.
585system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
586system.cpu.icache.tags.occ_blocks::cpu.inst 145.483199 # Average occupied blocks per requestor
587system.cpu.icache.tags.occ_percent::cpu.inst 0.071037 # Average percentage of cache occupancy
588system.cpu.icache.tags.occ_percent::total 0.071037 # Average percentage of cache occupancy
581system.cpu.icache.tags.replacements 4 # number of replacements
582system.cpu.icache.tags.tagsinuse 145.483199 # Cycle average of tags in use
583system.cpu.icache.tags.total_refs 1583 # Total number of references to valid blocks.
584system.cpu.icache.tags.sampled_refs 291 # Sample count of references to valid blocks.
585system.cpu.icache.tags.avg_refs 5.439863 # Average number of references to valid blocks.
586system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
587system.cpu.icache.tags.occ_blocks::cpu.inst 145.483199 # Average occupied blocks per requestor
588system.cpu.icache.tags.occ_percent::cpu.inst 0.071037 # Average percentage of cache occupancy
589system.cpu.icache.tags.occ_percent::total 0.071037 # Average percentage of cache occupancy
589system.cpu.icache.ReadReq_hits::cpu.inst 1583 # number of ReadReq hits
590system.cpu.icache.ReadReq_hits::total 1583 # number of ReadReq hits
591system.cpu.icache.demand_hits::cpu.inst 1583 # number of demand (read+write) hits
592system.cpu.icache.demand_hits::total 1583 # number of demand (read+write) hits
593system.cpu.icache.overall_hits::cpu.inst 1583 # number of overall hits
594system.cpu.icache.overall_hits::total 1583 # number of overall hits
595system.cpu.icache.ReadReq_misses::cpu.inst 364 # number of ReadReq misses
596system.cpu.icache.ReadReq_misses::total 364 # number of ReadReq misses

--- 59 unchanged lines hidden (view full) ---

656system.cpu.icache.overall_mshr_miss_rate::total 0.149461 # mshr miss rate for overall accesses
657system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 64263.745704 # average ReadReq mshr miss latency
658system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64263.745704 # average ReadReq mshr miss latency
659system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 64263.745704 # average overall mshr miss latency
660system.cpu.icache.demand_avg_mshr_miss_latency::total 64263.745704 # average overall mshr miss latency
661system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 64263.745704 # average overall mshr miss latency
662system.cpu.icache.overall_avg_mshr_miss_latency::total 64263.745704 # average overall mshr miss latency
663system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
590system.cpu.icache.ReadReq_hits::cpu.inst 1583 # number of ReadReq hits
591system.cpu.icache.ReadReq_hits::total 1583 # number of ReadReq hits
592system.cpu.icache.demand_hits::cpu.inst 1583 # number of demand (read+write) hits
593system.cpu.icache.demand_hits::total 1583 # number of demand (read+write) hits
594system.cpu.icache.overall_hits::cpu.inst 1583 # number of overall hits
595system.cpu.icache.overall_hits::total 1583 # number of overall hits
596system.cpu.icache.ReadReq_misses::cpu.inst 364 # number of ReadReq misses
597system.cpu.icache.ReadReq_misses::total 364 # number of ReadReq misses

--- 59 unchanged lines hidden (view full) ---

657system.cpu.icache.overall_mshr_miss_rate::total 0.149461 # mshr miss rate for overall accesses
658system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 64263.745704 # average ReadReq mshr miss latency
659system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64263.745704 # average ReadReq mshr miss latency
660system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 64263.745704 # average overall mshr miss latency
661system.cpu.icache.demand_avg_mshr_miss_latency::total 64263.745704 # average overall mshr miss latency
662system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 64263.745704 # average overall mshr miss latency
663system.cpu.icache.overall_avg_mshr_miss_latency::total 64263.745704 # average overall mshr miss latency
664system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
664system.cpu.l2cache.tags.replacements 0 # number of replacements
665system.cpu.l2cache.tags.tagsinuse 183.328645 # Cycle average of tags in use
666system.cpu.l2cache.tags.total_refs 40 # Total number of references to valid blocks.
667system.cpu.l2cache.tags.sampled_refs 352 # Sample count of references to valid blocks.
668system.cpu.l2cache.tags.avg_refs 0.113636 # Average number of references to valid blocks.
669system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
670system.cpu.l2cache.tags.occ_blocks::cpu.inst 136.957008 # Average occupied blocks per requestor
671system.cpu.l2cache.tags.occ_blocks::cpu.data 46.371637 # Average occupied blocks per requestor
665system.cpu.l2cache.tags.replacements 0 # number of replacements
666system.cpu.l2cache.tags.tagsinuse 183.328645 # Cycle average of tags in use
667system.cpu.l2cache.tags.total_refs 40 # Total number of references to valid blocks.
668system.cpu.l2cache.tags.sampled_refs 352 # Sample count of references to valid blocks.
669system.cpu.l2cache.tags.avg_refs 0.113636 # Average number of references to valid blocks.
670system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
671system.cpu.l2cache.tags.occ_blocks::cpu.inst 136.957008 # Average occupied blocks per requestor
672system.cpu.l2cache.tags.occ_blocks::cpu.data 46.371637 # Average occupied blocks per requestor
672system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004180 # Average percentage of cache occupancy
673system.cpu.l2cache.tags.occ_percent::cpu.data 0.001415 # Average percentage of cache occupancy
673system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004180 # Average percentage of cache occupancy
674system.cpu.l2cache.tags.occ_percent::cpu.data 0.001415 # Average percentage of cache occupancy
674system.cpu.l2cache.tags.occ_percent::total 0.005595 # Average percentage of cache occupancy
675system.cpu.l2cache.tags.occ_percent::total 0.005595 # Average percentage of cache occupancy
675system.cpu.l2cache.ReadReq_hits::cpu.inst 20 # number of ReadReq hits
676system.cpu.l2cache.ReadReq_hits::cpu.data 20 # number of ReadReq hits
677system.cpu.l2cache.ReadReq_hits::total 40 # number of ReadReq hits
678system.cpu.l2cache.demand_hits::cpu.inst 20 # number of demand (read+write) hits
679system.cpu.l2cache.demand_hits::cpu.data 20 # number of demand (read+write) hits
680system.cpu.l2cache.demand_hits::total 40 # number of demand (read+write) hits
681system.cpu.l2cache.overall_hits::cpu.inst 20 # number of overall hits
682system.cpu.l2cache.overall_hits::cpu.data 20 # number of overall hits

--- 107 unchanged lines hidden (view full) ---

790system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 60786.585366 # average ReadExReq mshr miss latency
791system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 54591.328413 # average overall mshr miss latency
792system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 60643.442623 # average overall mshr miss latency
793system.cpu.l2cache.demand_avg_mshr_miss_latency::total 56470.101781 # average overall mshr miss latency
794system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 54591.328413 # average overall mshr miss latency
795system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 60643.442623 # average overall mshr miss latency
796system.cpu.l2cache.overall_avg_mshr_miss_latency::total 56470.101781 # average overall mshr miss latency
797system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
676system.cpu.l2cache.ReadReq_hits::cpu.inst 20 # number of ReadReq hits
677system.cpu.l2cache.ReadReq_hits::cpu.data 20 # number of ReadReq hits
678system.cpu.l2cache.ReadReq_hits::total 40 # number of ReadReq hits
679system.cpu.l2cache.demand_hits::cpu.inst 20 # number of demand (read+write) hits
680system.cpu.l2cache.demand_hits::cpu.data 20 # number of demand (read+write) hits
681system.cpu.l2cache.demand_hits::total 40 # number of demand (read+write) hits
682system.cpu.l2cache.overall_hits::cpu.inst 20 # number of overall hits
683system.cpu.l2cache.overall_hits::cpu.data 20 # number of overall hits

--- 107 unchanged lines hidden (view full) ---

791system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 60786.585366 # average ReadExReq mshr miss latency
792system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 54591.328413 # average overall mshr miss latency
793system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 60643.442623 # average overall mshr miss latency
794system.cpu.l2cache.demand_avg_mshr_miss_latency::total 56470.101781 # average overall mshr miss latency
795system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 54591.328413 # average overall mshr miss latency
796system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 60643.442623 # average overall mshr miss latency
797system.cpu.l2cache.overall_avg_mshr_miss_latency::total 56470.101781 # average overall mshr miss latency
798system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
798system.cpu.dcache.tags.replacements 0 # number of replacements
799system.cpu.dcache.tags.tagsinuse 85.893510 # Cycle average of tags in use
800system.cpu.dcache.tags.total_refs 2390 # Total number of references to valid blocks.
801system.cpu.dcache.tags.sampled_refs 146 # Sample count of references to valid blocks.
802system.cpu.dcache.tags.avg_refs 16.369863 # Average number of references to valid blocks.
803system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
804system.cpu.dcache.tags.occ_blocks::cpu.data 85.893510 # Average occupied blocks per requestor
805system.cpu.dcache.tags.occ_percent::cpu.data 0.020970 # Average percentage of cache occupancy
806system.cpu.dcache.tags.occ_percent::total 0.020970 # Average percentage of cache occupancy
799system.cpu.dcache.tags.replacements 0 # number of replacements
800system.cpu.dcache.tags.tagsinuse 85.893510 # Cycle average of tags in use
801system.cpu.dcache.tags.total_refs 2390 # Total number of references to valid blocks.
802system.cpu.dcache.tags.sampled_refs 146 # Sample count of references to valid blocks.
803system.cpu.dcache.tags.avg_refs 16.369863 # Average number of references to valid blocks.
804system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
805system.cpu.dcache.tags.occ_blocks::cpu.data 85.893510 # Average occupied blocks per requestor
806system.cpu.dcache.tags.occ_percent::cpu.data 0.020970 # Average percentage of cache occupancy
807system.cpu.dcache.tags.occ_percent::total 0.020970 # Average percentage of cache occupancy
807system.cpu.dcache.ReadReq_hits::cpu.data 1763 # number of ReadReq hits
808system.cpu.dcache.ReadReq_hits::total 1763 # number of ReadReq hits
809system.cpu.dcache.WriteReq_hits::cpu.data 606 # number of WriteReq hits
810system.cpu.dcache.WriteReq_hits::total 606 # number of WriteReq hits
811system.cpu.dcache.LoadLockedReq_hits::cpu.data 10 # number of LoadLockedReq hits
812system.cpu.dcache.LoadLockedReq_hits::total 10 # number of LoadLockedReq hits
813system.cpu.dcache.StoreCondReq_hits::cpu.data 11 # number of StoreCondReq hits
814system.cpu.dcache.StoreCondReq_hits::total 11 # number of StoreCondReq hits

--- 109 unchanged lines hidden ---
808system.cpu.dcache.ReadReq_hits::cpu.data 1763 # number of ReadReq hits
809system.cpu.dcache.ReadReq_hits::total 1763 # number of ReadReq hits
810system.cpu.dcache.WriteReq_hits::cpu.data 606 # number of WriteReq hits
811system.cpu.dcache.WriteReq_hits::total 606 # number of WriteReq hits
812system.cpu.dcache.LoadLockedReq_hits::cpu.data 10 # number of LoadLockedReq hits
813system.cpu.dcache.LoadLockedReq_hits::total 10 # number of LoadLockedReq hits
814system.cpu.dcache.StoreCondReq_hits::cpu.data 11 # number of StoreCondReq hits
815system.cpu.dcache.StoreCondReq_hits::total 11 # number of StoreCondReq hits

--- 109 unchanged lines hidden ---