stats.txt (11687:b3d5f0e9e258) | stats.txt (11955:1170d039b31e) |
---|---|
1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 0.000003 # Number of seconds simulated 4sim_ticks 3214500 # Number of ticks simulated 5final_tick 3214500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000000 # Frequency of simulated ticks 7host_inst_rate 1072411 # Simulator instruction rate (inst/s) 8host_op_rate 1070683 # Simulator op (including micro ops) rate (op/s) --- 56 unchanged lines hidden (view full) --- 65system.cpu.itb.write_hits 0 # DTB write hits 66system.cpu.itb.write_misses 0 # DTB write misses 67system.cpu.itb.write_acv 0 # DTB write access violations 68system.cpu.itb.write_accesses 0 # DTB write accesses 69system.cpu.itb.data_hits 0 # DTB hits 70system.cpu.itb.data_misses 0 # DTB misses 71system.cpu.itb.data_acv 0 # DTB access violations 72system.cpu.itb.data_accesses 0 # DTB accesses | 1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 0.000003 # Number of seconds simulated 4sim_ticks 3214500 # Number of ticks simulated 5final_tick 3214500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000000 # Frequency of simulated ticks 7host_inst_rate 1072411 # Simulator instruction rate (inst/s) 8host_op_rate 1070683 # Simulator op (including micro ops) rate (op/s) --- 56 unchanged lines hidden (view full) --- 65system.cpu.itb.write_hits 0 # DTB write hits 66system.cpu.itb.write_misses 0 # DTB write misses 67system.cpu.itb.write_acv 0 # DTB write access violations 68system.cpu.itb.write_accesses 0 # DTB write accesses 69system.cpu.itb.data_hits 0 # DTB hits 70system.cpu.itb.data_misses 0 # DTB misses 71system.cpu.itb.data_acv 0 # DTB access violations 72system.cpu.itb.data_accesses 0 # DTB accesses |
73system.cpu.workload.num_syscalls 17 # Number of system calls | 73system.cpu.workload.numSyscalls 17 # Number of system calls |
74system.cpu.pwrStateResidencyTicks::ON 3214500 # Cumulative time (in ticks) in various power states 75system.cpu.numCycles 6430 # number of cpu cycles simulated 76system.cpu.numWorkItemsStarted 0 # number of work items this cpu started 77system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 78system.cpu.committedInsts 6403 # Number of instructions committed 79system.cpu.committedOps 6403 # Number of ops (including micro ops) committed 80system.cpu.num_int_alu_accesses 6329 # Number of integer alu accesses 81system.cpu.num_fp_alu_accesses 10 # Number of float alu accesses --- 86 unchanged lines hidden --- | 74system.cpu.pwrStateResidencyTicks::ON 3214500 # Cumulative time (in ticks) in various power states 75system.cpu.numCycles 6430 # number of cpu cycles simulated 76system.cpu.numWorkItemsStarted 0 # number of work items this cpu started 77system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 78system.cpu.committedInsts 6403 # Number of instructions committed 79system.cpu.committedOps 6403 # Number of ops (including micro ops) committed 80system.cpu.num_int_alu_accesses 6329 # Number of integer alu accesses 81system.cpu.num_fp_alu_accesses 10 # Number of float alu accesses --- 86 unchanged lines hidden --- |