3,5c3,5
< sim_seconds 0.000021 # Number of seconds simulated
< sim_ticks 20537500 # Number of ticks simulated
< final_tick 20537500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
---
> sim_seconds 0.000022 # Number of seconds simulated
> sim_ticks 22074000 # Number of ticks simulated
> final_tick 22074000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
7,10c7,10
< host_inst_rate 92569 # Simulator instruction rate (inst/s)
< host_op_rate 92553 # Simulator op (including micro ops) rate (op/s)
< host_tick_rate 298254404 # Simulator tick rate (ticks/s)
< host_mem_usage 293992 # Number of bytes of host memory used
---
> host_inst_rate 94896 # Simulator instruction rate (inst/s)
> host_op_rate 94876 # Simulator op (including micro ops) rate (op/s)
> host_tick_rate 328609283 # Simulator tick rate (ticks/s)
> host_mem_usage 293652 # Number of bytes of host memory used
17,18c17,18
< system.physmem.bytes_read::cpu.data 11136 # Number of bytes read from this memory
< system.physmem.bytes_read::total 31168 # Number of bytes read from this memory
---
> system.physmem.bytes_read::cpu.data 11072 # Number of bytes read from this memory
> system.physmem.bytes_read::total 31104 # Number of bytes read from this memory
22,32c22,32
< system.physmem.num_reads::cpu.data 174 # Number of read requests responded to by this memory
< system.physmem.num_reads::total 487 # Number of read requests responded to by this memory
< system.physmem.bw_read::cpu.inst 975386488 # Total read bandwidth from this memory (bytes/s)
< system.physmem.bw_read::cpu.data 542227632 # Total read bandwidth from this memory (bytes/s)
< system.physmem.bw_read::total 1517614121 # Total read bandwidth from this memory (bytes/s)
< system.physmem.bw_inst_read::cpu.inst 975386488 # Instruction read bandwidth from this memory (bytes/s)
< system.physmem.bw_inst_read::total 975386488 # Instruction read bandwidth from this memory (bytes/s)
< system.physmem.bw_total::cpu.inst 975386488 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.bw_total::cpu.data 542227632 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.bw_total::total 1517614121 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.readReqs 487 # Number of read requests accepted
---
> system.physmem.num_reads::cpu.data 173 # Number of read requests responded to by this memory
> system.physmem.num_reads::total 486 # Number of read requests responded to by this memory
> system.physmem.bw_read::cpu.inst 907492978 # Total read bandwidth from this memory (bytes/s)
> system.physmem.bw_read::cpu.data 501585576 # Total read bandwidth from this memory (bytes/s)
> system.physmem.bw_read::total 1409078554 # Total read bandwidth from this memory (bytes/s)
> system.physmem.bw_inst_read::cpu.inst 907492978 # Instruction read bandwidth from this memory (bytes/s)
> system.physmem.bw_inst_read::total 907492978 # Instruction read bandwidth from this memory (bytes/s)
> system.physmem.bw_total::cpu.inst 907492978 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.bw_total::cpu.data 501585576 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.bw_total::total 1409078554 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.readReqs 486 # Number of read requests accepted
34c34
< system.physmem.readBursts 487 # Number of DRAM read bursts, including those serviced by the write queue
---
> system.physmem.readBursts 486 # Number of DRAM read bursts, including those serviced by the write queue
36c36
< system.physmem.bytesReadDRAM 31168 # Total number of bytes read from DRAM
---
> system.physmem.bytesReadDRAM 31104 # Total number of bytes read from DRAM
39c39
< system.physmem.bytesReadSys 31168 # Total read bytes from the system interface side
---
> system.physmem.bytesReadSys 31104 # Total read bytes from the system interface side
54c54
< system.physmem.perBankRdBursts::10 23 # Per bank write bursts
---
> system.physmem.perBankRdBursts::10 22 # Per bank write bursts
78c78
< system.physmem.totGap 20412000 # Total gap between requests
---
> system.physmem.totGap 21941500 # Total gap between requests
85c85
< system.physmem.readPktSize::6 487 # Read request sizes (log2)
---
> system.physmem.readPktSize::6 486 # Read request sizes (log2)
94,96c94,96
< system.physmem.rdQLenPdf::1 142 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::2 52 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::3 14 # What read queue length does an incoming req see
---
> system.physmem.rdQLenPdf::1 139 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::2 55 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::3 13 # What read queue length does an incoming req see
189,206c189,205
< system.physmem.bytesPerActivate::samples 82 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::mean 341.853659 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::gmean 204.819475 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::stdev 342.253502 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::0-127 28 34.15% 34.15% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::128-255 17 20.73% 54.88% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::256-383 9 10.98% 65.85% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::384-511 8 9.76% 75.61% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::512-639 4 4.88% 80.49% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::640-767 1 1.22% 81.71% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::768-895 1 1.22% 82.93% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::896-1023 3 3.66% 86.59% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::1024-1151 11 13.41% 100.00% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::total 82 # Bytes accessed per row activation
< system.physmem.totQLat 4742750 # Total ticks spent queuing
< system.physmem.totMemAccLat 13874000 # Total ticks spent from burst creation until serviced by the DRAM
< system.physmem.totBusLat 2435000 # Total ticks spent in databus transfers
< system.physmem.avgQLat 9738.71 # Average queueing delay per DRAM burst
---
> system.physmem.bytesPerActivate::samples 81 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::mean 332.641975 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::gmean 207.818416 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::stdev 321.662840 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::0-127 25 30.86% 30.86% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::128-255 18 22.22% 53.09% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::256-383 9 11.11% 64.20% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::384-511 9 11.11% 75.31% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::512-639 6 7.41% 82.72% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::640-767 1 1.23% 83.95% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::768-895 3 3.70% 87.65% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::1024-1151 10 12.35% 100.00% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::total 81 # Bytes accessed per row activation
> system.physmem.totQLat 4363750 # Total ticks spent queuing
> system.physmem.totMemAccLat 13476250 # Total ticks spent from burst creation until serviced by the DRAM
> system.physmem.totBusLat 2430000 # Total ticks spent in databus transfers
> system.physmem.avgQLat 8978.91 # Average queueing delay per DRAM burst
208,209c207,208
< system.physmem.avgMemAccLat 28488.71 # Average memory access latency per DRAM burst
< system.physmem.avgRdBW 1517.61 # Average DRAM read bandwidth in MiByte/s
---
> system.physmem.avgMemAccLat 27728.91 # Average memory access latency per DRAM burst
> system.physmem.avgRdBW 1409.08 # Average DRAM read bandwidth in MiByte/s
211c210
< system.physmem.avgRdBWSys 1517.61 # Average system read bandwidth in MiByte/s
---
> system.physmem.avgRdBWSys 1409.08 # Average system read bandwidth in MiByte/s
214,215c213,214
< system.physmem.busUtil 11.86 # Data bus utilization in percentage
< system.physmem.busUtilRead 11.86 # Data bus utilization in percentage for reads
---
> system.physmem.busUtil 11.01 # Data bus utilization in percentage
> system.physmem.busUtilRead 11.01 # Data bus utilization in percentage for reads
217c216
< system.physmem.avgRdQLen 1.76 # Average read queue length when enqueuing
---
> system.physmem.avgRdQLen 1.72 # Average read queue length when enqueuing
221c220
< system.physmem.readRowHitRate 80.08 # Row buffer hit rate for reads
---
> system.physmem.readRowHitRate 80.25 # Row buffer hit rate for reads
223,227c222,226
< system.physmem.avgGap 41913.76 # Average gap between requests
< system.physmem.pageHitRate 80.08 # Row buffer hit rate, read and write combined
< system.physmem_0.actEnergy 234360 # Energy for activate commands per rank (pJ)
< system.physmem_0.preEnergy 127875 # Energy for precharge commands per rank (pJ)
< system.physmem_0.readEnergy 1755000 # Energy for read commands per rank (pJ)
---
> system.physmem.avgGap 45147.12 # Average gap between requests
> system.physmem.pageHitRate 80.25 # Row buffer hit rate, read and write combined
> system.physmem_0.actEnergy 219240 # Energy for activate commands per rank (pJ)
> system.physmem_0.preEnergy 119625 # Energy for precharge commands per rank (pJ)
> system.physmem_0.readEnergy 1653600 # Energy for read commands per rank (pJ)
230c229
< system.physmem_0.actBackEnergy 10809765 # Energy for active background per rank (pJ)
---
> system.physmem_0.actBackEnergy 10785825 # Energy for active background per rank (pJ)
232,234c231,233
< system.physmem_0.totalEnergy 13982370 # Total energy per rank (pJ)
< system.physmem_0.averagePower 881.195525 # Core power per rank (mW)
< system.physmem_0.memoryStateTime::IDLE 22000 # Time in different power states
---
> system.physmem_0.totalEnergy 13833660 # Total energy per rank (pJ)
> system.physmem_0.averagePower 873.750829 # Core power per rank (mW)
> system.physmem_0.memoryStateTime::IDLE 118250 # Time in different power states
237c236
< system.physmem_0.memoryStateTime::ACT 15339250 # Time in different power states
---
> system.physmem_0.memoryStateTime::ACT 15303750 # Time in different power states
239,241c238,240
< system.physmem_1.actEnergy 332640 # Energy for activate commands per rank (pJ)
< system.physmem_1.preEnergy 181500 # Energy for precharge commands per rank (pJ)
< system.physmem_1.readEnergy 1365000 # Energy for read commands per rank (pJ)
---
> system.physmem_1.actEnergy 325080 # Energy for activate commands per rank (pJ)
> system.physmem_1.preEnergy 177375 # Energy for precharge commands per rank (pJ)
> system.physmem_1.readEnergy 1255800 # Energy for read commands per rank (pJ)
244,248c243,247
< system.physmem_1.actBackEnergy 10541295 # Energy for active background per rank (pJ)
< system.physmem_1.preBackEnergy 252750 # Energy for precharge background per rank (pJ)
< system.physmem_1.totalEnergy 13690305 # Total energy per rank (pJ)
< system.physmem_1.averagePower 864.696352 # Core power per rank (mW)
< system.physmem_1.memoryStateTime::IDLE 637250 # Time in different power states
---
> system.physmem_1.actBackEnergy 10123200 # Energy for active background per rank (pJ)
> system.physmem_1.preBackEnergy 619500 # Energy for precharge background per rank (pJ)
> system.physmem_1.totalEnergy 13518075 # Total energy per rank (pJ)
> system.physmem_1.averagePower 853.818096 # Core power per rank (mW)
> system.physmem_1.memoryStateTime::IDLE 963500 # Time in different power states
251c250
< system.physmem_1.memoryStateTime::ACT 14974750 # Time in different power states
---
> system.physmem_1.memoryStateTime::ACT 14362750 # Time in different power states
253,254c252,253
< system.cpu.branchPred.lookups 2806 # Number of BP lookups
< system.cpu.branchPred.condPredicted 1662 # Number of conditional branches predicted
---
> system.cpu.branchPred.lookups 2808 # Number of BP lookups
> system.cpu.branchPred.condPredicted 1660 # Number of conditional branches predicted
257c256
< system.cpu.branchPred.BTBHits 686 # Number of BTB hits
---
> system.cpu.branchPred.BTBHits 676 # Number of BTB hits
259,260c258,259
< system.cpu.branchPred.BTBHitPct 32.481061 # BTB Hit Percentage
< system.cpu.branchPred.usedRAS 395 # Number of times the RAS was used to get a target.
---
> system.cpu.branchPred.BTBHitPct 32.007576 # BTB Hit Percentage
> system.cpu.branchPred.usedRAS 398 # Number of times the RAS was used to get a target.
267,268c266,267
< system.cpu.dtb.read_hits 2085 # DTB read hits
< system.cpu.dtb.read_misses 55 # DTB read misses
---
> system.cpu.dtb.read_hits 2105 # DTB read hits
> system.cpu.dtb.read_misses 56 # DTB read misses
270,271c269,270
< system.cpu.dtb.read_accesses 2140 # DTB read accesses
< system.cpu.dtb.write_hits 1069 # DTB write hits
---
> system.cpu.dtb.read_accesses 2161 # DTB read accesses
> system.cpu.dtb.write_hits 1074 # DTB write hits
274,276c273,275
< system.cpu.dtb.write_accesses 1099 # DTB write accesses
< system.cpu.dtb.data_hits 3154 # DTB hits
< system.cpu.dtb.data_misses 85 # DTB misses
---
> system.cpu.dtb.write_accesses 1104 # DTB write accesses
> system.cpu.dtb.data_hits 3179 # DTB hits
> system.cpu.dtb.data_misses 86 # DTB misses
278,280c277,279
< system.cpu.dtb.data_accesses 3239 # DTB accesses
< system.cpu.itb.fetch_hits 2196 # ITB hits
< system.cpu.itb.fetch_misses 38 # ITB misses
---
> system.cpu.dtb.data_accesses 3265 # DTB accesses
> system.cpu.itb.fetch_hits 2195 # ITB hits
> system.cpu.itb.fetch_misses 34 # ITB misses
282c281
< system.cpu.itb.fetch_accesses 2234 # ITB accesses
---
> system.cpu.itb.fetch_accesses 2229 # ITB accesses
296c295
< system.cpu.numCycles 41076 # number of cpu cycles simulated
---
> system.cpu.numCycles 44149 # number of cpu cycles simulated
299,303c298,302
< system.cpu.fetch.icacheStallCycles 8744 # Number of cycles fetch is stalled on an Icache miss
< system.cpu.fetch.Insts 16221 # Number of instructions fetch has processed
< system.cpu.fetch.Branches 2806 # Number of branches that fetch encountered
< system.cpu.fetch.predictedBranches 1081 # Number of branches that fetch has predicted taken
< system.cpu.fetch.Cycles 4165 # Number of cycles fetch has run and was not squashing or blocked
---
> system.cpu.fetch.icacheStallCycles 8603 # Number of cycles fetch is stalled on an Icache miss
> system.cpu.fetch.Insts 16272 # Number of instructions fetch has processed
> system.cpu.fetch.Branches 2808 # Number of branches that fetch encountered
> system.cpu.fetch.predictedBranches 1074 # Number of branches that fetch has predicted taken
> system.cpu.fetch.Cycles 4302 # Number of cycles fetch has run and was not squashing or blocked
306,311c305,310
< system.cpu.fetch.PendingTrapStallCycles 801 # Number of stall cycles due to pending traps
< system.cpu.fetch.CacheLines 2196 # Number of cache lines fetched
< system.cpu.fetch.IcacheSquashes 338 # Number of outstanding Icache misses that were squashed
< system.cpu.fetch.rateDist::samples 14255 # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::mean 1.137917 # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::stdev 2.547719 # Number of instructions fetched each cycle (Total)
---
> system.cpu.fetch.PendingTrapStallCycles 735 # Number of stall cycles due to pending traps
> system.cpu.fetch.CacheLines 2195 # Number of cache lines fetched
> system.cpu.fetch.IcacheSquashes 341 # Number of outstanding Icache misses that were squashed
> system.cpu.fetch.rateDist::samples 14185 # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::mean 1.147127 # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::stdev 2.556854 # Number of instructions fetched each cycle (Total)
313,321c312,320
< system.cpu.fetch.rateDist::0 11405 80.01% 80.01% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::1 289 2.03% 82.03% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::2 215 1.51% 83.54% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::3 201 1.41% 84.95% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::4 243 1.70% 86.66% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::5 210 1.47% 88.13% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::6 240 1.68% 89.81% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::7 179 1.26% 91.07% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::8 1273 8.93% 100.00% # Number of instructions fetched each cycle (Total)
---
> system.cpu.fetch.rateDist::0 11330 79.87% 79.87% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::1 287 2.02% 81.90% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::2 214 1.51% 83.41% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::3 204 1.44% 84.84% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::4 242 1.71% 86.55% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::5 209 1.47% 88.02% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::6 241 1.70% 89.72% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::7 178 1.25% 90.98% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::8 1280 9.02% 100.00% # Number of instructions fetched each cycle (Total)
325,331c324,330
< system.cpu.fetch.rateDist::total 14255 # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.branchRate 0.068312 # Number of branch fetches per cycle
< system.cpu.fetch.rate 0.394902 # Number of inst fetches per cycle
< system.cpu.decode.IdleCycles 8821 # Number of cycles decode is idle
< system.cpu.decode.BlockedCycles 2387 # Number of cycles decode is blocked
< system.cpu.decode.RunCycles 2410 # Number of cycles decode is running
< system.cpu.decode.UnblockCycles 194 # Number of cycles decode is unblocking
---
> system.cpu.fetch.rateDist::total 14185 # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.branchRate 0.063603 # Number of branch fetches per cycle
> system.cpu.fetch.rate 0.368570 # Number of inst fetches per cycle
> system.cpu.decode.IdleCycles 8626 # Number of cycles decode is idle
> system.cpu.decode.BlockedCycles 2504 # Number of cycles decode is blocked
> system.cpu.decode.RunCycles 2413 # Number of cycles decode is running
> system.cpu.decode.UnblockCycles 199 # Number of cycles decode is unblocking
333,335c332,334
< system.cpu.decode.BranchResolved 229 # Number of times decode resolved a branch
< system.cpu.decode.BranchMispred 82 # Number of times decode detected a branch misprediction
< system.cpu.decode.DecodedInsts 14785 # Number of instructions handled by decode
---
> system.cpu.decode.BranchResolved 227 # Number of times decode resolved a branch
> system.cpu.decode.BranchMispred 83 # Number of times decode detected a branch misprediction
> system.cpu.decode.DecodedInsts 14877 # Number of instructions handled by decode
338,340c337,339
< system.cpu.rename.IdleCycles 8987 # Number of cycles rename is idle
< system.cpu.rename.BlockCycles 1032 # Number of cycles rename is blocking
< system.cpu.rename.serializeStallCycles 429 # count of cycles rename stalled for serializing inst
---
> system.cpu.rename.IdleCycles 8799 # Number of cycles rename is idle
> system.cpu.rename.BlockCycles 1077 # Number of cycles rename is blocking
> system.cpu.rename.serializeStallCycles 424 # count of cycles rename stalled for serializing inst
342,350c341,349
< system.cpu.rename.UnblockCycles 942 # Number of cycles rename is unblocking
< system.cpu.rename.RenamedInsts 14195 # Number of instructions processed by rename
< system.cpu.rename.ROBFullEvents 24 # Number of times rename has blocked due to ROB full
< system.cpu.rename.IQFullEvents 7 # Number of times rename has blocked due to IQ full
< system.cpu.rename.LQFullEvents 42 # Number of times rename has blocked due to LQ full
< system.cpu.rename.SQFullEvents 850 # Number of times rename has blocked due to SQ full
< system.cpu.rename.RenamedOperands 10723 # Number of destination operands rename has renamed
< system.cpu.rename.RenameLookups 17814 # Number of register rename lookups that rename has made
< system.cpu.rename.int_rename_lookups 17805 # Number of integer rename lookups
---
> system.cpu.rename.UnblockCycles 1020 # Number of cycles rename is unblocking
> system.cpu.rename.RenamedInsts 14259 # Number of instructions processed by rename
> system.cpu.rename.ROBFullEvents 1 # Number of times rename has blocked due to ROB full
> system.cpu.rename.IQFullEvents 15 # Number of times rename has blocked due to IQ full
> system.cpu.rename.LQFullEvents 32 # Number of times rename has blocked due to LQ full
> system.cpu.rename.SQFullEvents 922 # Number of times rename has blocked due to SQ full
> system.cpu.rename.RenamedOperands 10782 # Number of destination operands rename has renamed
> system.cpu.rename.RenameLookups 17904 # Number of register rename lookups that rename has made
> system.cpu.rename.int_rename_lookups 17895 # Number of integer rename lookups
353c352
< system.cpu.rename.UndoneMaps 6153 # Number of HB maps that are undone due to squashing
---
> system.cpu.rename.UndoneMaps 6212 # Number of HB maps that are undone due to squashing
356,359c355,358
< system.cpu.rename.skidInsts 504 # count of insts added to the skid buffer
< system.cpu.memDep0.insertedLoads 2660 # Number of loads inserted to the mem dependence unit.
< system.cpu.memDep0.insertedStores 1309 # Number of stores inserted to the mem dependence unit.
< system.cpu.memDep0.conflictingLoads 5 # Number of conflicting loads.
---
> system.cpu.rename.skidInsts 534 # count of insts added to the skid buffer
> system.cpu.memDep0.insertedLoads 2680 # Number of loads inserted to the mem dependence unit.
> system.cpu.memDep0.insertedStores 1315 # Number of stores inserted to the mem dependence unit.
> system.cpu.memDep0.conflictingLoads 7 # Number of conflicting loads.
361c360
< system.cpu.iq.iqInstsAdded 12882 # Number of instructions added to the IQ (excludes non-spec)
---
> system.cpu.iq.iqInstsAdded 12936 # Number of instructions added to the IQ (excludes non-spec)
363,366c362,365
< system.cpu.iq.iqInstsIssued 10718 # Number of instructions issued
< system.cpu.iq.iqSquashedInstsIssued 21 # Number of squashed instructions issued
< system.cpu.iq.iqSquashedInstsExamined 6142 # Number of squashed instructions iterated over during squash; mainly for profiling
< system.cpu.iq.iqSquashedOperandsExamined 3483 # Number of squashed operands that are examined and possibly removed from graph
---
> system.cpu.iq.iqInstsIssued 10742 # Number of instructions issued
> system.cpu.iq.iqSquashedInstsIssued 20 # Number of squashed instructions issued
> system.cpu.iq.iqSquashedInstsExamined 6197 # Number of squashed instructions iterated over during squash; mainly for profiling
> system.cpu.iq.iqSquashedOperandsExamined 3553 # Number of squashed operands that are examined and possibly removed from graph
368,370c367,369
< system.cpu.iq.issued_per_cycle::samples 14255 # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::mean 0.751877 # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::stdev 1.485144 # Number of insts issued each cycle
---
> system.cpu.iq.issued_per_cycle::samples 14185 # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::mean 0.757279 # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::stdev 1.490412 # Number of insts issued each cycle
372,380c371,379
< system.cpu.iq.issued_per_cycle::0 10249 71.90% 71.90% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::1 1278 8.97% 80.86% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::2 900 6.31% 87.18% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::3 686 4.81% 91.99% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::4 522 3.66% 95.65% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::5 330 2.31% 97.97% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::6 212 1.49% 99.45% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::7 52 0.36% 99.82% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::8 26 0.18% 100.00% # Number of insts issued each cycle
---
> system.cpu.iq.issued_per_cycle::0 10181 71.77% 71.77% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::1 1265 8.92% 80.69% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::2 910 6.42% 87.11% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::3 677 4.77% 91.88% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::4 530 3.74% 95.62% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::5 330 2.33% 97.94% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::6 213 1.50% 99.44% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::7 54 0.38% 99.82% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::8 25 0.18% 100.00% # Number of insts issued each cycle
384c383
< system.cpu.iq.issued_per_cycle::total 14255 # Number of insts issued each cycle
---
> system.cpu.iq.issued_per_cycle::total 14185 # Number of insts issued each cycle
386,416c385,415
< system.cpu.iq.fu_full::IntAlu 30 20.69% 20.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::IntMult 0 0.00% 20.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::IntDiv 0 0.00% 20.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatAdd 0 0.00% 20.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatCmp 0 0.00% 20.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatCvt 0 0.00% 20.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatMult 0 0.00% 20.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatDiv 0 0.00% 20.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatSqrt 0 0.00% 20.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdAdd 0 0.00% 20.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 20.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdAlu 0 0.00% 20.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdCmp 0 0.00% 20.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdCvt 0 0.00% 20.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdMisc 0 0.00% 20.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdMult 0 0.00% 20.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 20.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdShift 0 0.00% 20.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 20.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdSqrt 0 0.00% 20.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 20.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 20.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 20.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 20.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 20.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 20.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 20.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 20.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 20.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::MemRead 73 50.34% 71.03% # attempts to use FU when none available
< system.cpu.iq.fu_full::MemWrite 42 28.97% 100.00% # attempts to use FU when none available
---
> system.cpu.iq.fu_full::IntAlu 29 19.86% 19.86% # attempts to use FU when none available
> system.cpu.iq.fu_full::IntMult 0 0.00% 19.86% # attempts to use FU when none available
> system.cpu.iq.fu_full::IntDiv 0 0.00% 19.86% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatAdd 0 0.00% 19.86% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatCmp 0 0.00% 19.86% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatCvt 0 0.00% 19.86% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatMult 0 0.00% 19.86% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatDiv 0 0.00% 19.86% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatSqrt 0 0.00% 19.86% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdAdd 0 0.00% 19.86% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 19.86% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdAlu 0 0.00% 19.86% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdCmp 0 0.00% 19.86% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdCvt 0 0.00% 19.86% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdMisc 0 0.00% 19.86% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdMult 0 0.00% 19.86% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 19.86% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdShift 0 0.00% 19.86% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 19.86% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdSqrt 0 0.00% 19.86% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 19.86% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 19.86% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 19.86% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 19.86% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 19.86% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 19.86% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 19.86% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 19.86% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 19.86% # attempts to use FU when none available
> system.cpu.iq.fu_full::MemRead 74 50.68% 70.55% # attempts to use FU when none available
> system.cpu.iq.fu_full::MemWrite 43 29.45% 100.00% # attempts to use FU when none available
420,450c419,449
< system.cpu.iq.FU_type_0::IntAlu 7258 67.72% 67.74% # Type of FU issued
< system.cpu.iq.FU_type_0::IntMult 1 0.01% 67.75% # Type of FU issued
< system.cpu.iq.FU_type_0::IntDiv 0 0.00% 67.75% # Type of FU issued
< system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 67.76% # Type of FU issued
< system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.76% # Type of FU issued
< system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 67.76% # Type of FU issued
< system.cpu.iq.FU_type_0::FloatMult 0 0.00% 67.76% # Type of FU issued
< system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 67.76% # Type of FU issued
< system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 67.76% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.76% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.76% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.76% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.76% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.76% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.76% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.76% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.76% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.76% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.76% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.76% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.76% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.76% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.76% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.76% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.76% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 67.76% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.76% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.76% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.76% # Type of FU issued
< system.cpu.iq.FU_type_0::MemRead 2331 21.75% 89.51% # Type of FU issued
< system.cpu.iq.FU_type_0::MemWrite 1124 10.49% 100.00% # Type of FU issued
---
> system.cpu.iq.FU_type_0::IntAlu 7248 67.47% 67.49% # Type of FU issued
> system.cpu.iq.FU_type_0::IntMult 1 0.01% 67.50% # Type of FU issued
> system.cpu.iq.FU_type_0::IntDiv 0 0.00% 67.50% # Type of FU issued
> system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 67.52% # Type of FU issued
> system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.52% # Type of FU issued
> system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 67.52% # Type of FU issued
> system.cpu.iq.FU_type_0::FloatMult 0 0.00% 67.52% # Type of FU issued
> system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 67.52% # Type of FU issued
> system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 67.52% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.52% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.52% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.52% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.52% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.52% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.52% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.52% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.52% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.52% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.52% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.52% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.52% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.52% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.52% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.52% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.52% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 67.52% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.52% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.52% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.52% # Type of FU issued
> system.cpu.iq.FU_type_0::MemRead 2358 21.95% 89.47% # Type of FU issued
> system.cpu.iq.FU_type_0::MemWrite 1131 10.53% 100.00% # Type of FU issued
453,459c452,458
< system.cpu.iq.FU_type_0::total 10718 # Type of FU issued
< system.cpu.iq.rate 0.260931 # Inst issue rate
< system.cpu.iq.fu_busy_cnt 145 # FU busy when requested
< system.cpu.iq.fu_busy_rate 0.013529 # FU busy rate (busy events/executed inst)
< system.cpu.iq.int_inst_queue_reads 35836 # Number of integer instruction queue reads
< system.cpu.iq.int_inst_queue_writes 19060 # Number of integer instruction queue writes
< system.cpu.iq.int_inst_queue_wakeup_accesses 9783 # Number of integer instruction queue wakeup accesses
---
> system.cpu.iq.FU_type_0::total 10742 # Type of FU issued
> system.cpu.iq.rate 0.243312 # Inst issue rate
> system.cpu.iq.fu_busy_cnt 146 # FU busy when requested
> system.cpu.iq.fu_busy_rate 0.013592 # FU busy rate (busy events/executed inst)
> system.cpu.iq.int_inst_queue_reads 35814 # Number of integer instruction queue reads
> system.cpu.iq.int_inst_queue_writes 19169 # Number of integer instruction queue writes
> system.cpu.iq.int_inst_queue_wakeup_accesses 9787 # Number of integer instruction queue wakeup accesses
463c462
< system.cpu.iq.int_alu_accesses 10850 # Number of integer alu accesses
---
> system.cpu.iq.int_alu_accesses 10875 # Number of integer alu accesses
465c464
< system.cpu.iew.lsq.thread0.forwLoads 73 # Number of loads that had data forwarded from stores
---
> system.cpu.iew.lsq.thread0.forwLoads 70 # Number of loads that had data forwarded from stores
467c466
< system.cpu.iew.lsq.thread0.squashedLoads 1477 # Number of loads squashed
---
> system.cpu.iew.lsq.thread0.squashedLoads 1497 # Number of loads squashed
470c469
< system.cpu.iew.lsq.thread0.squashedStores 444 # Number of stores squashed
---
> system.cpu.iew.lsq.thread0.squashedStores 450 # Number of stores squashed
474c473
< system.cpu.iew.lsq.thread0.cacheBlocked 70 # Number of times an access to memory failed due to the cache being blocked
---
> system.cpu.iew.lsq.thread0.cacheBlocked 65 # Number of times an access to memory failed due to the cache being blocked
477,482c476,481
< system.cpu.iew.iewBlockCycles 1002 # Number of cycles IEW is blocking
< system.cpu.iew.iewUnblockCycles 13 # Number of cycles IEW is unblocking
< system.cpu.iew.iewDispatchedInsts 12999 # Number of instructions dispatched to IQ
< system.cpu.iew.iewDispSquashedInsts 102 # Number of squashed instructions skipped by dispatch
< system.cpu.iew.iewDispLoadInsts 2660 # Number of dispatched load instructions
< system.cpu.iew.iewDispStoreInsts 1309 # Number of dispatched store instructions
---
> system.cpu.iew.iewBlockCycles 1035 # Number of cycles IEW is blocking
> system.cpu.iew.iewUnblockCycles 24 # Number of cycles IEW is unblocking
> system.cpu.iew.iewDispatchedInsts 13050 # Number of instructions dispatched to IQ
> system.cpu.iew.iewDispSquashedInsts 109 # Number of squashed instructions skipped by dispatch
> system.cpu.iew.iewDispLoadInsts 2680 # Number of dispatched load instructions
> system.cpu.iew.iewDispStoreInsts 1315 # Number of dispatched store instructions
484,485c483,484
< system.cpu.iew.iewIQFullEvents 1 # Number of times the IQ has become full, causing a stall
< system.cpu.iew.iewLSQFullEvents 10 # Number of times the LSQ has become full, causing a stall
---
> system.cpu.iew.iewIQFullEvents 0 # Number of times the IQ has become full, causing a stall
> system.cpu.iew.iewLSQFullEvents 22 # Number of times the LSQ has become full, causing a stall
487c486
< system.cpu.iew.predictedTakenIncorrect 79 # Number of branches that were predicted taken incorrectly
---
> system.cpu.iew.predictedTakenIncorrect 81 # Number of branches that were predicted taken incorrectly
489,491c488,490
< system.cpu.iew.branchMispredicts 470 # Number of branch mispredicts detected at execute
< system.cpu.iew.iewExecutedInsts 10224 # Number of executed instructions
< system.cpu.iew.iewExecLoadInsts 2143 # Number of load instructions executed
---
> system.cpu.iew.branchMispredicts 472 # Number of branch mispredicts detected at execute
> system.cpu.iew.iewExecutedInsts 10248 # Number of executed instructions
> system.cpu.iew.iewExecLoadInsts 2164 # Number of load instructions executed
494,502c493,501
< system.cpu.iew.exec_nop 89 # number of nop insts executed
< system.cpu.iew.exec_refs 3244 # number of memory reference insts executed
< system.cpu.iew.exec_branches 1603 # Number of branches executed
< system.cpu.iew.exec_stores 1101 # Number of stores executed
< system.cpu.iew.exec_rate 0.248904 # Inst execution rate
< system.cpu.iew.wb_sent 9953 # cumulative count of insts sent to commit
< system.cpu.iew.wb_count 9793 # cumulative count of insts written-back
< system.cpu.iew.wb_producers 5300 # num instructions producing a value
< system.cpu.iew.wb_consumers 7279 # num instructions consuming a value
---
> system.cpu.iew.exec_nop 86 # number of nop insts executed
> system.cpu.iew.exec_refs 3270 # number of memory reference insts executed
> system.cpu.iew.exec_branches 1599 # Number of branches executed
> system.cpu.iew.exec_stores 1106 # Number of stores executed
> system.cpu.iew.exec_rate 0.232123 # Inst execution rate
> system.cpu.iew.wb_sent 9960 # cumulative count of insts sent to commit
> system.cpu.iew.wb_count 9797 # cumulative count of insts written-back
> system.cpu.iew.wb_producers 5308 # num instructions producing a value
> system.cpu.iew.wb_consumers 7306 # num instructions consuming a value
504,505c503,504
< system.cpu.iew.wb_rate 0.238412 # insts written-back per cycle
< system.cpu.iew.wb_fanout 0.728122 # average fanout of values written-back
---
> system.cpu.iew.wb_rate 0.221908 # insts written-back per cycle
> system.cpu.iew.wb_fanout 0.726526 # average fanout of values written-back
507c506
< system.cpu.commit.commitSquashedInsts 6609 # The number of squashed insts skipped by commit
---
> system.cpu.commit.commitSquashedInsts 6660 # The number of squashed insts skipped by commit
510,512c509,511
< system.cpu.commit.committed_per_cycle::samples 13051 # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::mean 0.489541 # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::stdev 1.404135 # Number of insts commited each cycle
---
> system.cpu.commit.committed_per_cycle::samples 12983 # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::mean 0.492105 # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::stdev 1.404730 # Number of insts commited each cycle
514,522c513,521
< system.cpu.commit.committed_per_cycle::0 10600 81.22% 81.22% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::1 1162 8.90% 90.12% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::2 501 3.84% 93.96% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::3 211 1.62% 95.58% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::4 133 1.02% 96.60% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::5 75 0.57% 97.17% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::6 89 0.68% 97.85% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::7 89 0.68% 98.54% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::8 191 1.46% 100.00% # Number of insts commited each cycle
---
> system.cpu.commit.committed_per_cycle::0 10525 81.07% 81.07% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::1 1166 8.98% 90.05% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::2 505 3.89% 93.94% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::3 209 1.61% 95.55% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::4 137 1.06% 96.60% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::5 75 0.58% 97.18% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::6 89 0.69% 97.87% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::7 87 0.67% 98.54% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::8 190 1.46% 100.00% # Number of insts commited each cycle
526c525
< system.cpu.commit.committed_per_cycle::total 13051 # Number of insts commited each cycle
---
> system.cpu.commit.committed_per_cycle::total 12983 # Number of insts commited each cycle
572c571
< system.cpu.commit.bw_lim_events 191 # number cycles where commit BW limit reached
---
> system.cpu.commit.bw_lim_events 190 # number cycles where commit BW limit reached
574,577c573,576
< system.cpu.rob.rob_reads 25507 # The number of ROB reads
< system.cpu.rob.rob_writes 27214 # The number of ROB writes
< system.cpu.timesIdled 272 # Number of times that the entire CPU went into an idle state and unscheduled itself
< system.cpu.idleCycles 26821 # Total number of cycles that the CPU has spent unscheduled due to idling
---
> system.cpu.rob.rob_reads 25491 # The number of ROB reads
> system.cpu.rob.rob_writes 27316 # The number of ROB writes
> system.cpu.timesIdled 260 # Number of times that the entire CPU went into an idle state and unscheduled itself
> system.cpu.idleCycles 29964 # Total number of cycles that the CPU has spent unscheduled due to idling
580,585c579,584
< system.cpu.cpi 6.446328 # CPI: Cycles Per Instruction
< system.cpu.cpi_total 6.446328 # CPI: Total CPI of All Threads
< system.cpu.ipc 0.155127 # IPC: Instructions Per Cycle
< system.cpu.ipc_total 0.155127 # IPC: Total IPC of All Threads
< system.cpu.int_regfile_reads 12992 # number of integer regfile reads
< system.cpu.int_regfile_writes 7455 # number of integer regfile writes
---
> system.cpu.cpi 6.928594 # CPI: Cycles Per Instruction
> system.cpu.cpi_total 6.928594 # CPI: Total CPI of All Threads
> system.cpu.ipc 0.144329 # IPC: Instructions Per Cycle
> system.cpu.ipc_total 0.144329 # IPC: Total IPC of All Threads
> system.cpu.int_regfile_reads 13019 # number of integer regfile reads
> system.cpu.int_regfile_writes 7461 # number of integer regfile writes
591,594c590,593
< system.cpu.dcache.tags.tagsinuse 107.148001 # Cycle average of tags in use
< system.cpu.dcache.tags.total_refs 2314 # Total number of references to valid blocks.
< system.cpu.dcache.tags.sampled_refs 174 # Sample count of references to valid blocks.
< system.cpu.dcache.tags.avg_refs 13.298851 # Average number of references to valid blocks.
---
> system.cpu.dcache.tags.tagsinuse 107.596270 # Cycle average of tags in use
> system.cpu.dcache.tags.total_refs 2347 # Total number of references to valid blocks.
> system.cpu.dcache.tags.sampled_refs 173 # Sample count of references to valid blocks.
> system.cpu.dcache.tags.avg_refs 13.566474 # Average number of references to valid blocks.
596,630c595,629
< system.cpu.dcache.tags.occ_blocks::cpu.data 107.148001 # Average occupied blocks per requestor
< system.cpu.dcache.tags.occ_percent::cpu.data 0.026159 # Average percentage of cache occupancy
< system.cpu.dcache.tags.occ_percent::total 0.026159 # Average percentage of cache occupancy
< system.cpu.dcache.tags.occ_task_id_blocks::1024 174 # Occupied blocks per task id
< system.cpu.dcache.tags.age_task_id_blocks_1024::0 55 # Occupied blocks per task id
< system.cpu.dcache.tags.age_task_id_blocks_1024::1 119 # Occupied blocks per task id
< system.cpu.dcache.tags.occ_task_id_percent::1024 0.042480 # Percentage of cache occupancy per task id
< system.cpu.dcache.tags.tag_accesses 5846 # Number of tag accesses
< system.cpu.dcache.tags.data_accesses 5846 # Number of data accesses
< system.cpu.dcache.ReadReq_hits::cpu.data 1808 # number of ReadReq hits
< system.cpu.dcache.ReadReq_hits::total 1808 # number of ReadReq hits
< system.cpu.dcache.WriteReq_hits::cpu.data 506 # number of WriteReq hits
< system.cpu.dcache.WriteReq_hits::total 506 # number of WriteReq hits
< system.cpu.dcache.demand_hits::cpu.data 2314 # number of demand (read+write) hits
< system.cpu.dcache.demand_hits::total 2314 # number of demand (read+write) hits
< system.cpu.dcache.overall_hits::cpu.data 2314 # number of overall hits
< system.cpu.dcache.overall_hits::total 2314 # number of overall hits
< system.cpu.dcache.ReadReq_misses::cpu.data 163 # number of ReadReq misses
< system.cpu.dcache.ReadReq_misses::total 163 # number of ReadReq misses
< system.cpu.dcache.WriteReq_misses::cpu.data 359 # number of WriteReq misses
< system.cpu.dcache.WriteReq_misses::total 359 # number of WriteReq misses
< system.cpu.dcache.demand_misses::cpu.data 522 # number of demand (read+write) misses
< system.cpu.dcache.demand_misses::total 522 # number of demand (read+write) misses
< system.cpu.dcache.overall_misses::cpu.data 522 # number of overall misses
< system.cpu.dcache.overall_misses::total 522 # number of overall misses
< system.cpu.dcache.ReadReq_miss_latency::cpu.data 11503750 # number of ReadReq miss cycles
< system.cpu.dcache.ReadReq_miss_latency::total 11503750 # number of ReadReq miss cycles
< system.cpu.dcache.WriteReq_miss_latency::cpu.data 22566471 # number of WriteReq miss cycles
< system.cpu.dcache.WriteReq_miss_latency::total 22566471 # number of WriteReq miss cycles
< system.cpu.dcache.demand_miss_latency::cpu.data 34070221 # number of demand (read+write) miss cycles
< system.cpu.dcache.demand_miss_latency::total 34070221 # number of demand (read+write) miss cycles
< system.cpu.dcache.overall_miss_latency::cpu.data 34070221 # number of overall miss cycles
< system.cpu.dcache.overall_miss_latency::total 34070221 # number of overall miss cycles
< system.cpu.dcache.ReadReq_accesses::cpu.data 1971 # number of ReadReq accesses(hits+misses)
< system.cpu.dcache.ReadReq_accesses::total 1971 # number of ReadReq accesses(hits+misses)
---
> system.cpu.dcache.tags.occ_blocks::cpu.data 107.596270 # Average occupied blocks per requestor
> system.cpu.dcache.tags.occ_percent::cpu.data 0.026269 # Average percentage of cache occupancy
> system.cpu.dcache.tags.occ_percent::total 0.026269 # Average percentage of cache occupancy
> system.cpu.dcache.tags.occ_task_id_blocks::1024 173 # Occupied blocks per task id
> system.cpu.dcache.tags.age_task_id_blocks_1024::0 47 # Occupied blocks per task id
> system.cpu.dcache.tags.age_task_id_blocks_1024::1 126 # Occupied blocks per task id
> system.cpu.dcache.tags.occ_task_id_percent::1024 0.042236 # Percentage of cache occupancy per task id
> system.cpu.dcache.tags.tag_accesses 5893 # Number of tag accesses
> system.cpu.dcache.tags.data_accesses 5893 # Number of data accesses
> system.cpu.dcache.ReadReq_hits::cpu.data 1838 # number of ReadReq hits
> system.cpu.dcache.ReadReq_hits::total 1838 # number of ReadReq hits
> system.cpu.dcache.WriteReq_hits::cpu.data 509 # number of WriteReq hits
> system.cpu.dcache.WriteReq_hits::total 509 # number of WriteReq hits
> system.cpu.dcache.demand_hits::cpu.data 2347 # number of demand (read+write) hits
> system.cpu.dcache.demand_hits::total 2347 # number of demand (read+write) hits
> system.cpu.dcache.overall_hits::cpu.data 2347 # number of overall hits
> system.cpu.dcache.overall_hits::total 2347 # number of overall hits
> system.cpu.dcache.ReadReq_misses::cpu.data 157 # number of ReadReq misses
> system.cpu.dcache.ReadReq_misses::total 157 # number of ReadReq misses
> system.cpu.dcache.WriteReq_misses::cpu.data 356 # number of WriteReq misses
> system.cpu.dcache.WriteReq_misses::total 356 # number of WriteReq misses
> system.cpu.dcache.demand_misses::cpu.data 513 # number of demand (read+write) misses
> system.cpu.dcache.demand_misses::total 513 # number of demand (read+write) misses
> system.cpu.dcache.overall_misses::cpu.data 513 # number of overall misses
> system.cpu.dcache.overall_misses::total 513 # number of overall misses
> system.cpu.dcache.ReadReq_miss_latency::cpu.data 12056250 # number of ReadReq miss cycles
> system.cpu.dcache.ReadReq_miss_latency::total 12056250 # number of ReadReq miss cycles
> system.cpu.dcache.WriteReq_miss_latency::cpu.data 24043225 # number of WriteReq miss cycles
> system.cpu.dcache.WriteReq_miss_latency::total 24043225 # number of WriteReq miss cycles
> system.cpu.dcache.demand_miss_latency::cpu.data 36099475 # number of demand (read+write) miss cycles
> system.cpu.dcache.demand_miss_latency::total 36099475 # number of demand (read+write) miss cycles
> system.cpu.dcache.overall_miss_latency::cpu.data 36099475 # number of overall miss cycles
> system.cpu.dcache.overall_miss_latency::total 36099475 # number of overall miss cycles
> system.cpu.dcache.ReadReq_accesses::cpu.data 1995 # number of ReadReq accesses(hits+misses)
> system.cpu.dcache.ReadReq_accesses::total 1995 # number of ReadReq accesses(hits+misses)
633,653c632,652
< system.cpu.dcache.demand_accesses::cpu.data 2836 # number of demand (read+write) accesses
< system.cpu.dcache.demand_accesses::total 2836 # number of demand (read+write) accesses
< system.cpu.dcache.overall_accesses::cpu.data 2836 # number of overall (read+write) accesses
< system.cpu.dcache.overall_accesses::total 2836 # number of overall (read+write) accesses
< system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.082699 # miss rate for ReadReq accesses
< system.cpu.dcache.ReadReq_miss_rate::total 0.082699 # miss rate for ReadReq accesses
< system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.415029 # miss rate for WriteReq accesses
< system.cpu.dcache.WriteReq_miss_rate::total 0.415029 # miss rate for WriteReq accesses
< system.cpu.dcache.demand_miss_rate::cpu.data 0.184062 # miss rate for demand accesses
< system.cpu.dcache.demand_miss_rate::total 0.184062 # miss rate for demand accesses
< system.cpu.dcache.overall_miss_rate::cpu.data 0.184062 # miss rate for overall accesses
< system.cpu.dcache.overall_miss_rate::total 0.184062 # miss rate for overall accesses
< system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 70575.153374 # average ReadReq miss latency
< system.cpu.dcache.ReadReq_avg_miss_latency::total 70575.153374 # average ReadReq miss latency
< system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 62859.250696 # average WriteReq miss latency
< system.cpu.dcache.WriteReq_avg_miss_latency::total 62859.250696 # average WriteReq miss latency
< system.cpu.dcache.demand_avg_miss_latency::cpu.data 65268.622605 # average overall miss latency
< system.cpu.dcache.demand_avg_miss_latency::total 65268.622605 # average overall miss latency
< system.cpu.dcache.overall_avg_miss_latency::cpu.data 65268.622605 # average overall miss latency
< system.cpu.dcache.overall_avg_miss_latency::total 65268.622605 # average overall miss latency
< system.cpu.dcache.blocked_cycles::no_mshrs 1879 # number of cycles access was blocked
---
> system.cpu.dcache.demand_accesses::cpu.data 2860 # number of demand (read+write) accesses
> system.cpu.dcache.demand_accesses::total 2860 # number of demand (read+write) accesses
> system.cpu.dcache.overall_accesses::cpu.data 2860 # number of overall (read+write) accesses
> system.cpu.dcache.overall_accesses::total 2860 # number of overall (read+write) accesses
> system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.078697 # miss rate for ReadReq accesses
> system.cpu.dcache.ReadReq_miss_rate::total 0.078697 # miss rate for ReadReq accesses
> system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.411561 # miss rate for WriteReq accesses
> system.cpu.dcache.WriteReq_miss_rate::total 0.411561 # miss rate for WriteReq accesses
> system.cpu.dcache.demand_miss_rate::cpu.data 0.179371 # miss rate for demand accesses
> system.cpu.dcache.demand_miss_rate::total 0.179371 # miss rate for demand accesses
> system.cpu.dcache.overall_miss_rate::cpu.data 0.179371 # miss rate for overall accesses
> system.cpu.dcache.overall_miss_rate::total 0.179371 # miss rate for overall accesses
> system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 76791.401274 # average ReadReq miss latency
> system.cpu.dcache.ReadReq_avg_miss_latency::total 76791.401274 # average ReadReq miss latency
> system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 67537.148876 # average WriteReq miss latency
> system.cpu.dcache.WriteReq_avg_miss_latency::total 67537.148876 # average WriteReq miss latency
> system.cpu.dcache.demand_avg_miss_latency::cpu.data 70369.346979 # average overall miss latency
> system.cpu.dcache.demand_avg_miss_latency::total 70369.346979 # average overall miss latency
> system.cpu.dcache.overall_avg_miss_latency::cpu.data 70369.346979 # average overall miss latency
> system.cpu.dcache.overall_avg_miss_latency::total 70369.346979 # average overall miss latency
> system.cpu.dcache.blocked_cycles::no_mshrs 2245 # number of cycles access was blocked
655c654
< system.cpu.dcache.blocked::no_mshrs 42 # number of cycles access was blocked
---
> system.cpu.dcache.blocked::no_mshrs 38 # number of cycles access was blocked
657c656
< system.cpu.dcache.avg_blocked_cycles::no_mshrs 44.738095 # average number of cycles each access was blocked
---
> system.cpu.dcache.avg_blocked_cycles::no_mshrs 59.078947 # average number of cycles each access was blocked
661,670c660,669
< system.cpu.dcache.ReadReq_mshr_hits::cpu.data 61 # number of ReadReq MSHR hits
< system.cpu.dcache.ReadReq_mshr_hits::total 61 # number of ReadReq MSHR hits
< system.cpu.dcache.WriteReq_mshr_hits::cpu.data 287 # number of WriteReq MSHR hits
< system.cpu.dcache.WriteReq_mshr_hits::total 287 # number of WriteReq MSHR hits
< system.cpu.dcache.demand_mshr_hits::cpu.data 348 # number of demand (read+write) MSHR hits
< system.cpu.dcache.demand_mshr_hits::total 348 # number of demand (read+write) MSHR hits
< system.cpu.dcache.overall_mshr_hits::cpu.data 348 # number of overall MSHR hits
< system.cpu.dcache.overall_mshr_hits::total 348 # number of overall MSHR hits
< system.cpu.dcache.ReadReq_mshr_misses::cpu.data 102 # number of ReadReq MSHR misses
< system.cpu.dcache.ReadReq_mshr_misses::total 102 # number of ReadReq MSHR misses
---
> system.cpu.dcache.ReadReq_mshr_hits::cpu.data 56 # number of ReadReq MSHR hits
> system.cpu.dcache.ReadReq_mshr_hits::total 56 # number of ReadReq MSHR hits
> system.cpu.dcache.WriteReq_mshr_hits::cpu.data 284 # number of WriteReq MSHR hits
> system.cpu.dcache.WriteReq_mshr_hits::total 284 # number of WriteReq MSHR hits
> system.cpu.dcache.demand_mshr_hits::cpu.data 340 # number of demand (read+write) MSHR hits
> system.cpu.dcache.demand_mshr_hits::total 340 # number of demand (read+write) MSHR hits
> system.cpu.dcache.overall_mshr_hits::cpu.data 340 # number of overall MSHR hits
> system.cpu.dcache.overall_mshr_hits::total 340 # number of overall MSHR hits
> system.cpu.dcache.ReadReq_mshr_misses::cpu.data 101 # number of ReadReq MSHR misses
> system.cpu.dcache.ReadReq_mshr_misses::total 101 # number of ReadReq MSHR misses
673,686c672,685
< system.cpu.dcache.demand_mshr_misses::cpu.data 174 # number of demand (read+write) MSHR misses
< system.cpu.dcache.demand_mshr_misses::total 174 # number of demand (read+write) MSHR misses
< system.cpu.dcache.overall_mshr_misses::cpu.data 174 # number of overall MSHR misses
< system.cpu.dcache.overall_mshr_misses::total 174 # number of overall MSHR misses
< system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 8025750 # number of ReadReq MSHR miss cycles
< system.cpu.dcache.ReadReq_mshr_miss_latency::total 8025750 # number of ReadReq MSHR miss cycles
< system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5483750 # number of WriteReq MSHR miss cycles
< system.cpu.dcache.WriteReq_mshr_miss_latency::total 5483750 # number of WriteReq MSHR miss cycles
< system.cpu.dcache.demand_mshr_miss_latency::cpu.data 13509500 # number of demand (read+write) MSHR miss cycles
< system.cpu.dcache.demand_mshr_miss_latency::total 13509500 # number of demand (read+write) MSHR miss cycles
< system.cpu.dcache.overall_mshr_miss_latency::cpu.data 13509500 # number of overall MSHR miss cycles
< system.cpu.dcache.overall_mshr_miss_latency::total 13509500 # number of overall MSHR miss cycles
< system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.051750 # mshr miss rate for ReadReq accesses
< system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.051750 # mshr miss rate for ReadReq accesses
---
> system.cpu.dcache.demand_mshr_misses::cpu.data 173 # number of demand (read+write) MSHR misses
> system.cpu.dcache.demand_mshr_misses::total 173 # number of demand (read+write) MSHR misses
> system.cpu.dcache.overall_mshr_misses::cpu.data 173 # number of overall MSHR misses
> system.cpu.dcache.overall_mshr_misses::total 173 # number of overall MSHR misses
> system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 8557250 # number of ReadReq MSHR miss cycles
> system.cpu.dcache.ReadReq_mshr_miss_latency::total 8557250 # number of ReadReq MSHR miss cycles
> system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5645250 # number of WriteReq MSHR miss cycles
> system.cpu.dcache.WriteReq_mshr_miss_latency::total 5645250 # number of WriteReq MSHR miss cycles
> system.cpu.dcache.demand_mshr_miss_latency::cpu.data 14202500 # number of demand (read+write) MSHR miss cycles
> system.cpu.dcache.demand_mshr_miss_latency::total 14202500 # number of demand (read+write) MSHR miss cycles
> system.cpu.dcache.overall_mshr_miss_latency::cpu.data 14202500 # number of overall MSHR miss cycles
> system.cpu.dcache.overall_mshr_miss_latency::total 14202500 # number of overall MSHR miss cycles
> system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.050627 # mshr miss rate for ReadReq accesses
> system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.050627 # mshr miss rate for ReadReq accesses
689,700c688,699
< system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.061354 # mshr miss rate for demand accesses
< system.cpu.dcache.demand_mshr_miss_rate::total 0.061354 # mshr miss rate for demand accesses
< system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.061354 # mshr miss rate for overall accesses
< system.cpu.dcache.overall_mshr_miss_rate::total 0.061354 # mshr miss rate for overall accesses
< system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 78683.823529 # average ReadReq mshr miss latency
< system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78683.823529 # average ReadReq mshr miss latency
< system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76163.194444 # average WriteReq mshr miss latency
< system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76163.194444 # average WriteReq mshr miss latency
< system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 77640.804598 # average overall mshr miss latency
< system.cpu.dcache.demand_avg_mshr_miss_latency::total 77640.804598 # average overall mshr miss latency
< system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 77640.804598 # average overall mshr miss latency
< system.cpu.dcache.overall_avg_mshr_miss_latency::total 77640.804598 # average overall mshr miss latency
---
> system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.060490 # mshr miss rate for demand accesses
> system.cpu.dcache.demand_mshr_miss_rate::total 0.060490 # mshr miss rate for demand accesses
> system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.060490 # mshr miss rate for overall accesses
> system.cpu.dcache.overall_mshr_miss_rate::total 0.060490 # mshr miss rate for overall accesses
> system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 84725.247525 # average ReadReq mshr miss latency
> system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84725.247525 # average ReadReq mshr miss latency
> system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 78406.250000 # average WriteReq mshr miss latency
> system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78406.250000 # average WriteReq mshr miss latency
> system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 82095.375723 # average overall mshr miss latency
> system.cpu.dcache.demand_avg_mshr_miss_latency::total 82095.375723 # average overall mshr miss latency
> system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 82095.375723 # average overall mshr miss latency
> system.cpu.dcache.overall_avg_mshr_miss_latency::total 82095.375723 # average overall mshr miss latency
703,704c702,703
< system.cpu.icache.tags.tagsinuse 158.374396 # Cycle average of tags in use
< system.cpu.icache.tags.total_refs 1718 # Total number of references to valid blocks.
---
> system.cpu.icache.tags.tagsinuse 158.400693 # Cycle average of tags in use
> system.cpu.icache.tags.total_refs 1716 # Total number of references to valid blocks.
706c705
< system.cpu.icache.tags.avg_refs 5.471338 # Average number of references to valid blocks.
---
> system.cpu.icache.tags.avg_refs 5.464968 # Average number of references to valid blocks.
708,710c707,709
< system.cpu.icache.tags.occ_blocks::cpu.inst 158.374396 # Average occupied blocks per requestor
< system.cpu.icache.tags.occ_percent::cpu.inst 0.077331 # Average percentage of cache occupancy
< system.cpu.icache.tags.occ_percent::total 0.077331 # Average percentage of cache occupancy
---
> system.cpu.icache.tags.occ_blocks::cpu.inst 158.400693 # Average occupied blocks per requestor
> system.cpu.icache.tags.occ_percent::cpu.inst 0.077344 # Average percentage of cache occupancy
> system.cpu.icache.tags.occ_percent::total 0.077344 # Average percentage of cache occupancy
712,713c711,712
< system.cpu.icache.tags.age_task_id_blocks_1024::0 150 # Occupied blocks per task id
< system.cpu.icache.tags.age_task_id_blocks_1024::1 164 # Occupied blocks per task id
---
> system.cpu.icache.tags.age_task_id_blocks_1024::0 139 # Occupied blocks per task id
> system.cpu.icache.tags.age_task_id_blocks_1024::1 175 # Occupied blocks per task id
715,752c714,751
< system.cpu.icache.tags.tag_accesses 4706 # Number of tag accesses
< system.cpu.icache.tags.data_accesses 4706 # Number of data accesses
< system.cpu.icache.ReadReq_hits::cpu.inst 1718 # number of ReadReq hits
< system.cpu.icache.ReadReq_hits::total 1718 # number of ReadReq hits
< system.cpu.icache.demand_hits::cpu.inst 1718 # number of demand (read+write) hits
< system.cpu.icache.demand_hits::total 1718 # number of demand (read+write) hits
< system.cpu.icache.overall_hits::cpu.inst 1718 # number of overall hits
< system.cpu.icache.overall_hits::total 1718 # number of overall hits
< system.cpu.icache.ReadReq_misses::cpu.inst 478 # number of ReadReq misses
< system.cpu.icache.ReadReq_misses::total 478 # number of ReadReq misses
< system.cpu.icache.demand_misses::cpu.inst 478 # number of demand (read+write) misses
< system.cpu.icache.demand_misses::total 478 # number of demand (read+write) misses
< system.cpu.icache.overall_misses::cpu.inst 478 # number of overall misses
< system.cpu.icache.overall_misses::total 478 # number of overall misses
< system.cpu.icache.ReadReq_miss_latency::cpu.inst 31723500 # number of ReadReq miss cycles
< system.cpu.icache.ReadReq_miss_latency::total 31723500 # number of ReadReq miss cycles
< system.cpu.icache.demand_miss_latency::cpu.inst 31723500 # number of demand (read+write) miss cycles
< system.cpu.icache.demand_miss_latency::total 31723500 # number of demand (read+write) miss cycles
< system.cpu.icache.overall_miss_latency::cpu.inst 31723500 # number of overall miss cycles
< system.cpu.icache.overall_miss_latency::total 31723500 # number of overall miss cycles
< system.cpu.icache.ReadReq_accesses::cpu.inst 2196 # number of ReadReq accesses(hits+misses)
< system.cpu.icache.ReadReq_accesses::total 2196 # number of ReadReq accesses(hits+misses)
< system.cpu.icache.demand_accesses::cpu.inst 2196 # number of demand (read+write) accesses
< system.cpu.icache.demand_accesses::total 2196 # number of demand (read+write) accesses
< system.cpu.icache.overall_accesses::cpu.inst 2196 # number of overall (read+write) accesses
< system.cpu.icache.overall_accesses::total 2196 # number of overall (read+write) accesses
< system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.217668 # miss rate for ReadReq accesses
< system.cpu.icache.ReadReq_miss_rate::total 0.217668 # miss rate for ReadReq accesses
< system.cpu.icache.demand_miss_rate::cpu.inst 0.217668 # miss rate for demand accesses
< system.cpu.icache.demand_miss_rate::total 0.217668 # miss rate for demand accesses
< system.cpu.icache.overall_miss_rate::cpu.inst 0.217668 # miss rate for overall accesses
< system.cpu.icache.overall_miss_rate::total 0.217668 # miss rate for overall accesses
< system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 66367.154812 # average ReadReq miss latency
< system.cpu.icache.ReadReq_avg_miss_latency::total 66367.154812 # average ReadReq miss latency
< system.cpu.icache.demand_avg_miss_latency::cpu.inst 66367.154812 # average overall miss latency
< system.cpu.icache.demand_avg_miss_latency::total 66367.154812 # average overall miss latency
< system.cpu.icache.overall_avg_miss_latency::cpu.inst 66367.154812 # average overall miss latency
< system.cpu.icache.overall_avg_miss_latency::total 66367.154812 # average overall miss latency
---
> system.cpu.icache.tags.tag_accesses 4704 # Number of tag accesses
> system.cpu.icache.tags.data_accesses 4704 # Number of data accesses
> system.cpu.icache.ReadReq_hits::cpu.inst 1716 # number of ReadReq hits
> system.cpu.icache.ReadReq_hits::total 1716 # number of ReadReq hits
> system.cpu.icache.demand_hits::cpu.inst 1716 # number of demand (read+write) hits
> system.cpu.icache.demand_hits::total 1716 # number of demand (read+write) hits
> system.cpu.icache.overall_hits::cpu.inst 1716 # number of overall hits
> system.cpu.icache.overall_hits::total 1716 # number of overall hits
> system.cpu.icache.ReadReq_misses::cpu.inst 479 # number of ReadReq misses
> system.cpu.icache.ReadReq_misses::total 479 # number of ReadReq misses
> system.cpu.icache.demand_misses::cpu.inst 479 # number of demand (read+write) misses
> system.cpu.icache.demand_misses::total 479 # number of demand (read+write) misses
> system.cpu.icache.overall_misses::cpu.inst 479 # number of overall misses
> system.cpu.icache.overall_misses::total 479 # number of overall misses
> system.cpu.icache.ReadReq_miss_latency::cpu.inst 34067500 # number of ReadReq miss cycles
> system.cpu.icache.ReadReq_miss_latency::total 34067500 # number of ReadReq miss cycles
> system.cpu.icache.demand_miss_latency::cpu.inst 34067500 # number of demand (read+write) miss cycles
> system.cpu.icache.demand_miss_latency::total 34067500 # number of demand (read+write) miss cycles
> system.cpu.icache.overall_miss_latency::cpu.inst 34067500 # number of overall miss cycles
> system.cpu.icache.overall_miss_latency::total 34067500 # number of overall miss cycles
> system.cpu.icache.ReadReq_accesses::cpu.inst 2195 # number of ReadReq accesses(hits+misses)
> system.cpu.icache.ReadReq_accesses::total 2195 # number of ReadReq accesses(hits+misses)
> system.cpu.icache.demand_accesses::cpu.inst 2195 # number of demand (read+write) accesses
> system.cpu.icache.demand_accesses::total 2195 # number of demand (read+write) accesses
> system.cpu.icache.overall_accesses::cpu.inst 2195 # number of overall (read+write) accesses
> system.cpu.icache.overall_accesses::total 2195 # number of overall (read+write) accesses
> system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.218223 # miss rate for ReadReq accesses
> system.cpu.icache.ReadReq_miss_rate::total 0.218223 # miss rate for ReadReq accesses
> system.cpu.icache.demand_miss_rate::cpu.inst 0.218223 # miss rate for demand accesses
> system.cpu.icache.demand_miss_rate::total 0.218223 # miss rate for demand accesses
> system.cpu.icache.overall_miss_rate::cpu.inst 0.218223 # miss rate for overall accesses
> system.cpu.icache.overall_miss_rate::total 0.218223 # miss rate for overall accesses
> system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 71122.129436 # average ReadReq miss latency
> system.cpu.icache.ReadReq_avg_miss_latency::total 71122.129436 # average ReadReq miss latency
> system.cpu.icache.demand_avg_miss_latency::cpu.inst 71122.129436 # average overall miss latency
> system.cpu.icache.demand_avg_miss_latency::total 71122.129436 # average overall miss latency
> system.cpu.icache.overall_avg_miss_latency::cpu.inst 71122.129436 # average overall miss latency
> system.cpu.icache.overall_avg_miss_latency::total 71122.129436 # average overall miss latency
761,766c760,765
< system.cpu.icache.ReadReq_mshr_hits::cpu.inst 164 # number of ReadReq MSHR hits
< system.cpu.icache.ReadReq_mshr_hits::total 164 # number of ReadReq MSHR hits
< system.cpu.icache.demand_mshr_hits::cpu.inst 164 # number of demand (read+write) MSHR hits
< system.cpu.icache.demand_mshr_hits::total 164 # number of demand (read+write) MSHR hits
< system.cpu.icache.overall_mshr_hits::cpu.inst 164 # number of overall MSHR hits
< system.cpu.icache.overall_mshr_hits::total 164 # number of overall MSHR hits
---
> system.cpu.icache.ReadReq_mshr_hits::cpu.inst 165 # number of ReadReq MSHR hits
> system.cpu.icache.ReadReq_mshr_hits::total 165 # number of ReadReq MSHR hits
> system.cpu.icache.demand_mshr_hits::cpu.inst 165 # number of demand (read+write) MSHR hits
> system.cpu.icache.demand_mshr_hits::total 165 # number of demand (read+write) MSHR hits
> system.cpu.icache.overall_mshr_hits::cpu.inst 165 # number of overall MSHR hits
> system.cpu.icache.overall_mshr_hits::total 165 # number of overall MSHR hits
773,790c772,789
< system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 22315500 # number of ReadReq MSHR miss cycles
< system.cpu.icache.ReadReq_mshr_miss_latency::total 22315500 # number of ReadReq MSHR miss cycles
< system.cpu.icache.demand_mshr_miss_latency::cpu.inst 22315500 # number of demand (read+write) MSHR miss cycles
< system.cpu.icache.demand_mshr_miss_latency::total 22315500 # number of demand (read+write) MSHR miss cycles
< system.cpu.icache.overall_mshr_miss_latency::cpu.inst 22315500 # number of overall MSHR miss cycles
< system.cpu.icache.overall_mshr_miss_latency::total 22315500 # number of overall MSHR miss cycles
< system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.142987 # mshr miss rate for ReadReq accesses
< system.cpu.icache.ReadReq_mshr_miss_rate::total 0.142987 # mshr miss rate for ReadReq accesses
< system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.142987 # mshr miss rate for demand accesses
< system.cpu.icache.demand_mshr_miss_rate::total 0.142987 # mshr miss rate for demand accesses
< system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.142987 # mshr miss rate for overall accesses
< system.cpu.icache.overall_mshr_miss_rate::total 0.142987 # mshr miss rate for overall accesses
< system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 71068.471338 # average ReadReq mshr miss latency
< system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71068.471338 # average ReadReq mshr miss latency
< system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 71068.471338 # average overall mshr miss latency
< system.cpu.icache.demand_avg_mshr_miss_latency::total 71068.471338 # average overall mshr miss latency
< system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 71068.471338 # average overall mshr miss latency
< system.cpu.icache.overall_avg_mshr_miss_latency::total 71068.471338 # average overall mshr miss latency
---
> system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 24276250 # number of ReadReq MSHR miss cycles
> system.cpu.icache.ReadReq_mshr_miss_latency::total 24276250 # number of ReadReq MSHR miss cycles
> system.cpu.icache.demand_mshr_miss_latency::cpu.inst 24276250 # number of demand (read+write) MSHR miss cycles
> system.cpu.icache.demand_mshr_miss_latency::total 24276250 # number of demand (read+write) MSHR miss cycles
> system.cpu.icache.overall_mshr_miss_latency::cpu.inst 24276250 # number of overall MSHR miss cycles
> system.cpu.icache.overall_mshr_miss_latency::total 24276250 # number of overall MSHR miss cycles
> system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.143052 # mshr miss rate for ReadReq accesses
> system.cpu.icache.ReadReq_mshr_miss_rate::total 0.143052 # mshr miss rate for ReadReq accesses
> system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.143052 # mshr miss rate for demand accesses
> system.cpu.icache.demand_mshr_miss_rate::total 0.143052 # mshr miss rate for demand accesses
> system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.143052 # mshr miss rate for overall accesses
> system.cpu.icache.overall_mshr_miss_rate::total 0.143052 # mshr miss rate for overall accesses
> system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 77312.898089 # average ReadReq mshr miss latency
> system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77312.898089 # average ReadReq mshr miss latency
> system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 77312.898089 # average overall mshr miss latency
> system.cpu.icache.demand_avg_mshr_miss_latency::total 77312.898089 # average overall mshr miss latency
> system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 77312.898089 # average overall mshr miss latency
> system.cpu.icache.overall_avg_mshr_miss_latency::total 77312.898089 # average overall mshr miss latency
793c792
< system.cpu.l2cache.tags.tagsinuse 218.773509 # Cycle average of tags in use
---
> system.cpu.l2cache.tags.tagsinuse 219.195035 # Cycle average of tags in use
795,796c794,795
< system.cpu.l2cache.tags.sampled_refs 415 # Sample count of references to valid blocks.
< system.cpu.l2cache.tags.avg_refs 0.002410 # Average number of references to valid blocks.
---
> system.cpu.l2cache.tags.sampled_refs 414 # Sample count of references to valid blocks.
> system.cpu.l2cache.tags.avg_refs 0.002415 # Average number of references to valid blocks.
798,799c797,798
< system.cpu.l2cache.tags.occ_blocks::cpu.inst 158.460945 # Average occupied blocks per requestor
< system.cpu.l2cache.tags.occ_blocks::cpu.data 60.312564 # Average occupied blocks per requestor
---
> system.cpu.l2cache.tags.occ_blocks::cpu.inst 158.471795 # Average occupied blocks per requestor
> system.cpu.l2cache.tags.occ_blocks::cpu.data 60.723240 # Average occupied blocks per requestor
801,808c800,807
< system.cpu.l2cache.tags.occ_percent::cpu.data 0.001841 # Average percentage of cache occupancy
< system.cpu.l2cache.tags.occ_percent::total 0.006676 # Average percentage of cache occupancy
< system.cpu.l2cache.tags.occ_task_id_blocks::1024 415 # Occupied blocks per task id
< system.cpu.l2cache.tags.age_task_id_blocks_1024::0 191 # Occupied blocks per task id
< system.cpu.l2cache.tags.age_task_id_blocks_1024::1 224 # Occupied blocks per task id
< system.cpu.l2cache.tags.occ_task_id_percent::1024 0.012665 # Percentage of cache occupancy per task id
< system.cpu.l2cache.tags.tag_accesses 4391 # Number of tag accesses
< system.cpu.l2cache.tags.data_accesses 4391 # Number of data accesses
---
> system.cpu.l2cache.tags.occ_percent::cpu.data 0.001853 # Average percentage of cache occupancy
> system.cpu.l2cache.tags.occ_percent::total 0.006689 # Average percentage of cache occupancy
> system.cpu.l2cache.tags.occ_task_id_blocks::1024 414 # Occupied blocks per task id
> system.cpu.l2cache.tags.age_task_id_blocks_1024::0 175 # Occupied blocks per task id
> system.cpu.l2cache.tags.age_task_id_blocks_1024::1 239 # Occupied blocks per task id
> system.cpu.l2cache.tags.occ_task_id_percent::1024 0.012634 # Percentage of cache occupancy per task id
> system.cpu.l2cache.tags.tag_accesses 4382 # Number of tag accesses
> system.cpu.l2cache.tags.data_accesses 4382 # Number of data accesses
816,817c815,816
< system.cpu.l2cache.ReadReq_misses::cpu.data 102 # number of ReadReq misses
< system.cpu.l2cache.ReadReq_misses::total 415 # number of ReadReq misses
---
> system.cpu.l2cache.ReadReq_misses::cpu.data 101 # number of ReadReq misses
> system.cpu.l2cache.ReadReq_misses::total 414 # number of ReadReq misses
821,822c820,821
< system.cpu.l2cache.demand_misses::cpu.data 174 # number of demand (read+write) misses
< system.cpu.l2cache.demand_misses::total 487 # number of demand (read+write) misses
---
> system.cpu.l2cache.demand_misses::cpu.data 173 # number of demand (read+write) misses
> system.cpu.l2cache.demand_misses::total 486 # number of demand (read+write) misses
824,836c823,835
< system.cpu.l2cache.overall_misses::cpu.data 174 # number of overall misses
< system.cpu.l2cache.overall_misses::total 487 # number of overall misses
< system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 21990500 # number of ReadReq miss cycles
< system.cpu.l2cache.ReadReq_miss_latency::cpu.data 7915750 # number of ReadReq miss cycles
< system.cpu.l2cache.ReadReq_miss_latency::total 29906250 # number of ReadReq miss cycles
< system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5408750 # number of ReadExReq miss cycles
< system.cpu.l2cache.ReadExReq_miss_latency::total 5408750 # number of ReadExReq miss cycles
< system.cpu.l2cache.demand_miss_latency::cpu.inst 21990500 # number of demand (read+write) miss cycles
< system.cpu.l2cache.demand_miss_latency::cpu.data 13324500 # number of demand (read+write) miss cycles
< system.cpu.l2cache.demand_miss_latency::total 35315000 # number of demand (read+write) miss cycles
< system.cpu.l2cache.overall_miss_latency::cpu.inst 21990500 # number of overall miss cycles
< system.cpu.l2cache.overall_miss_latency::cpu.data 13324500 # number of overall miss cycles
< system.cpu.l2cache.overall_miss_latency::total 35315000 # number of overall miss cycles
---
> system.cpu.l2cache.overall_misses::cpu.data 173 # number of overall misses
> system.cpu.l2cache.overall_misses::total 486 # number of overall misses
> system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 23950750 # number of ReadReq miss cycles
> system.cpu.l2cache.ReadReq_miss_latency::cpu.data 8448250 # number of ReadReq miss cycles
> system.cpu.l2cache.ReadReq_miss_latency::total 32399000 # number of ReadReq miss cycles
> system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5570250 # number of ReadExReq miss cycles
> system.cpu.l2cache.ReadExReq_miss_latency::total 5570250 # number of ReadExReq miss cycles
> system.cpu.l2cache.demand_miss_latency::cpu.inst 23950750 # number of demand (read+write) miss cycles
> system.cpu.l2cache.demand_miss_latency::cpu.data 14018500 # number of demand (read+write) miss cycles
> system.cpu.l2cache.demand_miss_latency::total 37969250 # number of demand (read+write) miss cycles
> system.cpu.l2cache.overall_miss_latency::cpu.inst 23950750 # number of overall miss cycles
> system.cpu.l2cache.overall_miss_latency::cpu.data 14018500 # number of overall miss cycles
> system.cpu.l2cache.overall_miss_latency::total 37969250 # number of overall miss cycles
838,839c837,838
< system.cpu.l2cache.ReadReq_accesses::cpu.data 102 # number of ReadReq accesses(hits+misses)
< system.cpu.l2cache.ReadReq_accesses::total 416 # number of ReadReq accesses(hits+misses)
---
> system.cpu.l2cache.ReadReq_accesses::cpu.data 101 # number of ReadReq accesses(hits+misses)
> system.cpu.l2cache.ReadReq_accesses::total 415 # number of ReadReq accesses(hits+misses)
843,844c842,843
< system.cpu.l2cache.demand_accesses::cpu.data 174 # number of demand (read+write) accesses
< system.cpu.l2cache.demand_accesses::total 488 # number of demand (read+write) accesses
---
> system.cpu.l2cache.demand_accesses::cpu.data 173 # number of demand (read+write) accesses
> system.cpu.l2cache.demand_accesses::total 487 # number of demand (read+write) accesses
846,847c845,846
< system.cpu.l2cache.overall_accesses::cpu.data 174 # number of overall (read+write) accesses
< system.cpu.l2cache.overall_accesses::total 488 # number of overall (read+write) accesses
---
> system.cpu.l2cache.overall_accesses::cpu.data 173 # number of overall (read+write) accesses
> system.cpu.l2cache.overall_accesses::total 487 # number of overall (read+write) accesses
850c849
< system.cpu.l2cache.ReadReq_miss_rate::total 0.997596 # miss rate for ReadReq accesses
---
> system.cpu.l2cache.ReadReq_miss_rate::total 0.997590 # miss rate for ReadReq accesses
855c854
< system.cpu.l2cache.demand_miss_rate::total 0.997951 # miss rate for demand accesses
---
> system.cpu.l2cache.demand_miss_rate::total 0.997947 # miss rate for demand accesses
858,869c857,868
< system.cpu.l2cache.overall_miss_rate::total 0.997951 # miss rate for overall accesses
< system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 70257.188498 # average ReadReq miss latency
< system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 77605.392157 # average ReadReq miss latency
< system.cpu.l2cache.ReadReq_avg_miss_latency::total 72063.253012 # average ReadReq miss latency
< system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 75121.527778 # average ReadExReq miss latency
< system.cpu.l2cache.ReadExReq_avg_miss_latency::total 75121.527778 # average ReadExReq miss latency
< system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 70257.188498 # average overall miss latency
< system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76577.586207 # average overall miss latency
< system.cpu.l2cache.demand_avg_miss_latency::total 72515.400411 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 70257.188498 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76577.586207 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::total 72515.400411 # average overall miss latency
---
> system.cpu.l2cache.overall_miss_rate::total 0.997947 # miss rate for overall accesses
> system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 76519.968051 # average ReadReq miss latency
> system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 83646.039604 # average ReadReq miss latency
> system.cpu.l2cache.ReadReq_avg_miss_latency::total 78258.454106 # average ReadReq miss latency
> system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 77364.583333 # average ReadExReq miss latency
> system.cpu.l2cache.ReadExReq_avg_miss_latency::total 77364.583333 # average ReadExReq miss latency
> system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 76519.968051 # average overall miss latency
> system.cpu.l2cache.demand_avg_miss_latency::cpu.data 81031.791908 # average overall miss latency
> system.cpu.l2cache.demand_avg_miss_latency::total 78126.028807 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 76519.968051 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::cpu.data 81031.791908 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::total 78126.028807 # average overall miss latency
879,880c878,879
< system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 102 # number of ReadReq MSHR misses
< system.cpu.l2cache.ReadReq_mshr_misses::total 415 # number of ReadReq MSHR misses
---
> system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 101 # number of ReadReq MSHR misses
> system.cpu.l2cache.ReadReq_mshr_misses::total 414 # number of ReadReq MSHR misses
884,885c883,884
< system.cpu.l2cache.demand_mshr_misses::cpu.data 174 # number of demand (read+write) MSHR misses
< system.cpu.l2cache.demand_mshr_misses::total 487 # number of demand (read+write) MSHR misses
---
> system.cpu.l2cache.demand_mshr_misses::cpu.data 173 # number of demand (read+write) MSHR misses
> system.cpu.l2cache.demand_mshr_misses::total 486 # number of demand (read+write) MSHR misses
887,899c886,898
< system.cpu.l2cache.overall_mshr_misses::cpu.data 174 # number of overall MSHR misses
< system.cpu.l2cache.overall_mshr_misses::total 487 # number of overall MSHR misses
< system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 18043000 # number of ReadReq MSHR miss cycles
< system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 6661250 # number of ReadReq MSHR miss cycles
< system.cpu.l2cache.ReadReq_mshr_miss_latency::total 24704250 # number of ReadReq MSHR miss cycles
< system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4522750 # number of ReadExReq MSHR miss cycles
< system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4522750 # number of ReadExReq MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 18043000 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 11184000 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::total 29227000 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 18043000 # number of overall MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 11184000 # number of overall MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::total 29227000 # number of overall MSHR miss cycles
---
> system.cpu.l2cache.overall_mshr_misses::cpu.data 173 # number of overall MSHR misses
> system.cpu.l2cache.overall_mshr_misses::total 486 # number of overall MSHR misses
> system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 20032750 # number of ReadReq MSHR miss cycles
> system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 7188250 # number of ReadReq MSHR miss cycles
> system.cpu.l2cache.ReadReq_mshr_miss_latency::total 27221000 # number of ReadReq MSHR miss cycles
> system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4674250 # number of ReadExReq MSHR miss cycles
> system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4674250 # number of ReadExReq MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 20032750 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 11862500 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::total 31895250 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 20032750 # number of overall MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 11862500 # number of overall MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::total 31895250 # number of overall MSHR miss cycles
902c901
< system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.997596 # mshr miss rate for ReadReq accesses
---
> system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.997590 # mshr miss rate for ReadReq accesses
907c906
< system.cpu.l2cache.demand_mshr_miss_rate::total 0.997951 # mshr miss rate for demand accesses
---
> system.cpu.l2cache.demand_mshr_miss_rate::total 0.997947 # mshr miss rate for demand accesses
910,921c909,920
< system.cpu.l2cache.overall_mshr_miss_rate::total 0.997951 # mshr miss rate for overall accesses
< system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 57645.367412 # average ReadReq mshr miss latency
< system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 65306.372549 # average ReadReq mshr miss latency
< system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 59528.313253 # average ReadReq mshr miss latency
< system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 62815.972222 # average ReadExReq mshr miss latency
< system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 62815.972222 # average ReadExReq mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 57645.367412 # average overall mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 64275.862069 # average overall mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::total 60014.373717 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 57645.367412 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 64275.862069 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::total 60014.373717 # average overall mshr miss latency
---
> system.cpu.l2cache.overall_mshr_miss_rate::total 0.997947 # mshr miss rate for overall accesses
> system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 64002.396166 # average ReadReq mshr miss latency
> system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 71170.792079 # average ReadReq mshr miss latency
> system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 65751.207729 # average ReadReq mshr miss latency
> system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 64920.138889 # average ReadExReq mshr miss latency
> system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 64920.138889 # average ReadExReq mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 64002.396166 # average overall mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 68569.364162 # average overall mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::total 65628.086420 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 64002.396166 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 68569.364162 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::total 65628.086420 # average overall mshr miss latency
923,924c922,923
< system.cpu.toL2Bus.trans_dist::ReadReq 416 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::ReadResp 416 # Transaction distribution
---
> system.cpu.toL2Bus.trans_dist::ReadReq 415 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::ReadResp 415 # Transaction distribution
928,929c927,928
< system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 348 # Packet count per connected master and slave (bytes)
< system.cpu.toL2Bus.pkt_count::total 976 # Packet count per connected master and slave (bytes)
---
> system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 346 # Packet count per connected master and slave (bytes)
> system.cpu.toL2Bus.pkt_count::total 974 # Packet count per connected master and slave (bytes)
931,932c930,931
< system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 11136 # Cumulative packet size per connected master and slave (bytes)
< system.cpu.toL2Bus.pkt_size::total 31232 # Cumulative packet size per connected master and slave (bytes)
---
> system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 11072 # Cumulative packet size per connected master and slave (bytes)
> system.cpu.toL2Bus.pkt_size::total 31168 # Cumulative packet size per connected master and slave (bytes)
934c933
< system.cpu.toL2Bus.snoop_fanout::samples 488 # Request fanout histogram
---
> system.cpu.toL2Bus.snoop_fanout::samples 487 # Request fanout histogram
939c938
< system.cpu.toL2Bus.snoop_fanout::1 488 100.00% 100.00% # Request fanout histogram
---
> system.cpu.toL2Bus.snoop_fanout::1 487 100.00% 100.00% # Request fanout histogram
944,949c943,948
< system.cpu.toL2Bus.snoop_fanout::total 488 # Request fanout histogram
< system.cpu.toL2Bus.reqLayer0.occupancy 244000 # Layer occupancy (ticks)
< system.cpu.toL2Bus.reqLayer0.utilization 1.2 # Layer utilization (%)
< system.cpu.toL2Bus.respLayer0.occupancy 528500 # Layer occupancy (ticks)
< system.cpu.toL2Bus.respLayer0.utilization 2.6 # Layer utilization (%)
< system.cpu.toL2Bus.respLayer1.occupancy 276000 # Layer occupancy (ticks)
---
> system.cpu.toL2Bus.snoop_fanout::total 487 # Request fanout histogram
> system.cpu.toL2Bus.reqLayer0.occupancy 243500 # Layer occupancy (ticks)
> system.cpu.toL2Bus.reqLayer0.utilization 1.1 # Layer utilization (%)
> system.cpu.toL2Bus.respLayer0.occupancy 535750 # Layer occupancy (ticks)
> system.cpu.toL2Bus.respLayer0.utilization 2.4 # Layer utilization (%)
> system.cpu.toL2Bus.respLayer1.occupancy 285500 # Layer occupancy (ticks)
951,952c950,951
< system.membus.trans_dist::ReadReq 415 # Transaction distribution
< system.membus.trans_dist::ReadResp 415 # Transaction distribution
---
> system.membus.trans_dist::ReadReq 414 # Transaction distribution
> system.membus.trans_dist::ReadResp 414 # Transaction distribution
955,958c954,957
< system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 974 # Packet count per connected master and slave (bytes)
< system.membus.pkt_count::total 974 # Packet count per connected master and slave (bytes)
< system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 31168 # Cumulative packet size per connected master and slave (bytes)
< system.membus.pkt_size::total 31168 # Cumulative packet size per connected master and slave (bytes)
---
> system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 972 # Packet count per connected master and slave (bytes)
> system.membus.pkt_count::total 972 # Packet count per connected master and slave (bytes)
> system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 31104 # Cumulative packet size per connected master and slave (bytes)
> system.membus.pkt_size::total 31104 # Cumulative packet size per connected master and slave (bytes)
960c959
< system.membus.snoop_fanout::samples 487 # Request fanout histogram
---
> system.membus.snoop_fanout::samples 486 # Request fanout histogram
964c963
< system.membus.snoop_fanout::0 487 100.00% 100.00% # Request fanout histogram
---
> system.membus.snoop_fanout::0 486 100.00% 100.00% # Request fanout histogram
969,973c968,972
< system.membus.snoop_fanout::total 487 # Request fanout histogram
< system.membus.reqLayer0.occupancy 610000 # Layer occupancy (ticks)
< system.membus.reqLayer0.utilization 3.0 # Layer utilization (%)
< system.membus.respLayer1.occupancy 4554500 # Layer occupancy (ticks)
< system.membus.respLayer1.utilization 22.2 # Layer utilization (%)
---
> system.membus.snoop_fanout::total 486 # Request fanout histogram
> system.membus.reqLayer0.occupancy 605500 # Layer occupancy (ticks)
> system.membus.reqLayer0.utilization 2.7 # Layer utilization (%)
> system.membus.respLayer1.occupancy 2581250 # Layer occupancy (ticks)
> system.membus.respLayer1.utilization 11.7 # Layer utilization (%)