Cross Reference: /gem5/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/stats.txt

Deleted Added

sdiff udiff text old ( 10352:5f1f92bf76ee ) new ( 10409:8c80b91944c5 )

full compact

stats.txt (10352:5f1f92bf76ee)	stats.txt (10409:8c80b91944c5)
1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 0.000021 # Number of seconds simulated 4sim_ticks 20537500 # Number of ticks simulated 5final_tick 20537500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000000 # Frequency of simulated ticks	1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 0.000021 # Number of seconds simulated 4sim_ticks 20537500 # Number of ticks simulated 5final_tick 20537500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000000 # Frequency of simulated ticks
7host_inst_rate 46749 # Simulator instruction rate (inst/s) 8host_op_rate 46745 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 150649735 # Simulator tick rate (ticks/s) 10host_mem_usage 236424 # Number of bytes of host memory used 11host_seconds 0.14 # Real time elapsed on the host	7host_inst_rate 100086 # Simulator instruction rate (inst/s) 8host_op_rate 100066 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 322455292 # Simulator tick rate (ticks/s) 10host_mem_usage 290128 # Number of bytes of host memory used 11host_seconds 0.06 # Real time elapsed on the host
12sim_insts 6372 # Number of instructions simulated 13sim_ops 6372 # Number of ops (including micro ops) simulated 14system.voltage_domain.voltage 1 # Voltage in Volts 15system.clk_domain.clock 1000 # Clock period in ticks 16system.physmem.bytes_read::cpu.inst 20032 # Number of bytes read from this memory 17system.physmem.bytes_read::cpu.data 11136 # Number of bytes read from this memory 18system.physmem.bytes_read::total 31168 # Number of bytes read from this memory 19system.physmem.bytes_inst_read::cpu.inst 20032 # Number of instructions bytes read from this memory 20system.physmem.bytes_inst_read::total 20032 # Number of instructions bytes read from this memory 21system.physmem.num_reads::cpu.inst 313 # Number of read requests responded to by this memory 22system.physmem.num_reads::cpu.data 174 # Number of read requests responded to by this memory 23system.physmem.num_reads::total 487 # Number of read requests responded to by this memory 24system.physmem.bw_read::cpu.inst 975386488 # Total read bandwidth from this memory (bytes/s) 25system.physmem.bw_read::cpu.data 542227632 # Total read bandwidth from this memory (bytes/s) 26system.physmem.bw_read::total 1517614121 # Total read bandwidth from this memory (bytes/s) 27system.physmem.bw_inst_read::cpu.inst 975386488 # Instruction read bandwidth from this memory (bytes/s) 28system.physmem.bw_inst_read::total 975386488 # Instruction read bandwidth from this memory (bytes/s) 29system.physmem.bw_total::cpu.inst 975386488 # Total bandwidth to/from this memory (bytes/s) 30system.physmem.bw_total::cpu.data 542227632 # Total bandwidth to/from this memory (bytes/s) 31system.physmem.bw_total::total 1517614121 # Total bandwidth to/from this memory (bytes/s) 32system.physmem.readReqs 487 # Number of read requests accepted 33system.physmem.writeReqs 0 # Number of write requests accepted 34system.physmem.readBursts 487 # Number of DRAM read bursts, including those serviced by the write queue 35system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue 36system.physmem.bytesReadDRAM 31168 # Total number of bytes read from DRAM 37system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue 38system.physmem.bytesWritten 0 # Total number of bytes written to DRAM 39system.physmem.bytesReadSys 31168 # Total read bytes from the system interface side 40system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side 41system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue 42system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one 43system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 44system.physmem.perBankRdBursts::0 69 # Per bank write bursts 45system.physmem.perBankRdBursts::1 33 # Per bank write bursts 46system.physmem.perBankRdBursts::2 32 # Per bank write bursts 47system.physmem.perBankRdBursts::3 47 # Per bank write bursts 48system.physmem.perBankRdBursts::4 42 # Per bank write bursts 49system.physmem.perBankRdBursts::5 20 # Per bank write bursts 50system.physmem.perBankRdBursts::6 1 # Per bank write bursts 51system.physmem.perBankRdBursts::7 3 # Per bank write bursts 52system.physmem.perBankRdBursts::8 0 # Per bank write bursts 53system.physmem.perBankRdBursts::9 1 # Per bank write bursts 54system.physmem.perBankRdBursts::10 23 # Per bank write bursts 55system.physmem.perBankRdBursts::11 25 # Per bank write bursts 56system.physmem.perBankRdBursts::12 14 # Per bank write bursts 57system.physmem.perBankRdBursts::13 120 # Per bank write bursts 58system.physmem.perBankRdBursts::14 45 # Per bank write bursts 59system.physmem.perBankRdBursts::15 12 # Per bank write bursts 60system.physmem.perBankWrBursts::0 0 # Per bank write bursts 61system.physmem.perBankWrBursts::1 0 # Per bank write bursts 62system.physmem.perBankWrBursts::2 0 # Per bank write bursts 63system.physmem.perBankWrBursts::3 0 # Per bank write bursts 64system.physmem.perBankWrBursts::4 0 # Per bank write bursts 65system.physmem.perBankWrBursts::5 0 # Per bank write bursts 66system.physmem.perBankWrBursts::6 0 # Per bank write bursts 67system.physmem.perBankWrBursts::7 0 # Per bank write bursts 68system.physmem.perBankWrBursts::8 0 # Per bank write bursts 69system.physmem.perBankWrBursts::9 0 # Per bank write bursts 70system.physmem.perBankWrBursts::10 0 # Per bank write bursts 71system.physmem.perBankWrBursts::11 0 # Per bank write bursts 72system.physmem.perBankWrBursts::12 0 # Per bank write bursts 73system.physmem.perBankWrBursts::13 0 # Per bank write bursts 74system.physmem.perBankWrBursts::14 0 # Per bank write bursts 75system.physmem.perBankWrBursts::15 0 # Per bank write bursts 76system.physmem.numRdRetry 0 # Number of times read queue was full causing retry 77system.physmem.numWrRetry 0 # Number of times write queue was full causing retry 78system.physmem.totGap 20412000 # Total gap between requests 79system.physmem.readPktSize::0 0 # Read request sizes (log2) 80system.physmem.readPktSize::1 0 # Read request sizes (log2) 81system.physmem.readPktSize::2 0 # Read request sizes (log2) 82system.physmem.readPktSize::3 0 # Read request sizes (log2) 83system.physmem.readPktSize::4 0 # Read request sizes (log2) 84system.physmem.readPktSize::5 0 # Read request sizes (log2) 85system.physmem.readPktSize::6 487 # Read request sizes (log2) 86system.physmem.writePktSize::0 0 # Write request sizes (log2) 87system.physmem.writePktSize::1 0 # Write request sizes (log2) 88system.physmem.writePktSize::2 0 # Write request sizes (log2) 89system.physmem.writePktSize::3 0 # Write request sizes (log2) 90system.physmem.writePktSize::4 0 # Write request sizes (log2) 91system.physmem.writePktSize::5 0 # Write request sizes (log2) 92system.physmem.writePktSize::6 0 # Write request sizes (log2) 93system.physmem.rdQLenPdf::0 272 # What read queue length does an incoming req see 94system.physmem.rdQLenPdf::1 142 # What read queue length does an incoming req see 95system.physmem.rdQLenPdf::2 52 # What read queue length does an incoming req see 96system.physmem.rdQLenPdf::3 14 # What read queue length does an incoming req see 97system.physmem.rdQLenPdf::4 7 # What read queue length does an incoming req see 98system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see 99system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see 100system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see 101system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see 102system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see 103system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see 104system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see 105system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see 106system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see 107system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see 108system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see 109system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see 110system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see 111system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see 112system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see 113system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 114system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 115system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 116system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 117system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 118system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 119system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 120system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 121system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 122system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 123system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 124system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 125system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see 126system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see 127system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see 128system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see 129system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see 130system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see 131system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see 132system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see 133system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see 134system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see 135system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see 136system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see 137system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see 138system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see 139system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see 140system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see 141system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see 142system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see 143system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see 144system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see 145system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see 146system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see 147system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see 148system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see 149system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see 150system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see 151system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see 152system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see 153system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see 154system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see 155system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see 156system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see 157system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see 158system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see 159system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see 160system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see 161system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see 162system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see 163system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see 164system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see 165system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see 166system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see 167system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see 168system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see 169system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see 170system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see 171system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see 172system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see 173system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see 174system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see 175system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see 176system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see 177system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see 178system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see 179system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see 180system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see 181system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see 182system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see 183system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see 184system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see 185system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see 186system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see 187system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see 188system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see 189system.physmem.bytesPerActivate::samples 82 # Bytes accessed per row activation 190system.physmem.bytesPerActivate::mean 341.853659 # Bytes accessed per row activation 191system.physmem.bytesPerActivate::gmean 204.819475 # Bytes accessed per row activation 192system.physmem.bytesPerActivate::stdev 342.253502 # Bytes accessed per row activation 193system.physmem.bytesPerActivate::0-127 28 34.15% 34.15% # Bytes accessed per row activation 194system.physmem.bytesPerActivate::128-255 17 20.73% 54.88% # Bytes accessed per row activation 195system.physmem.bytesPerActivate::256-383 9 10.98% 65.85% # Bytes accessed per row activation 196system.physmem.bytesPerActivate::384-511 8 9.76% 75.61% # Bytes accessed per row activation 197system.physmem.bytesPerActivate::512-639 4 4.88% 80.49% # Bytes accessed per row activation 198system.physmem.bytesPerActivate::640-767 1 1.22% 81.71% # Bytes accessed per row activation 199system.physmem.bytesPerActivate::768-895 1 1.22% 82.93% # Bytes accessed per row activation 200system.physmem.bytesPerActivate::896-1023 3 3.66% 86.59% # Bytes accessed per row activation 201system.physmem.bytesPerActivate::1024-1151 11 13.41% 100.00% # Bytes accessed per row activation 202system.physmem.bytesPerActivate::total 82 # Bytes accessed per row activation	12sim_insts 6372 # Number of instructions simulated 13sim_ops 6372 # Number of ops (including micro ops) simulated 14system.voltage_domain.voltage 1 # Voltage in Volts 15system.clk_domain.clock 1000 # Clock period in ticks 16system.physmem.bytes_read::cpu.inst 20032 # Number of bytes read from this memory 17system.physmem.bytes_read::cpu.data 11136 # Number of bytes read from this memory 18system.physmem.bytes_read::total 31168 # Number of bytes read from this memory 19system.physmem.bytes_inst_read::cpu.inst 20032 # Number of instructions bytes read from this memory 20system.physmem.bytes_inst_read::total 20032 # Number of instructions bytes read from this memory 21system.physmem.num_reads::cpu.inst 313 # Number of read requests responded to by this memory 22system.physmem.num_reads::cpu.data 174 # Number of read requests responded to by this memory 23system.physmem.num_reads::total 487 # Number of read requests responded to by this memory 24system.physmem.bw_read::cpu.inst 975386488 # Total read bandwidth from this memory (bytes/s) 25system.physmem.bw_read::cpu.data 542227632 # Total read bandwidth from this memory (bytes/s) 26system.physmem.bw_read::total 1517614121 # Total read bandwidth from this memory (bytes/s) 27system.physmem.bw_inst_read::cpu.inst 975386488 # Instruction read bandwidth from this memory (bytes/s) 28system.physmem.bw_inst_read::total 975386488 # Instruction read bandwidth from this memory (bytes/s) 29system.physmem.bw_total::cpu.inst 975386488 # Total bandwidth to/from this memory (bytes/s) 30system.physmem.bw_total::cpu.data 542227632 # Total bandwidth to/from this memory (bytes/s) 31system.physmem.bw_total::total 1517614121 # Total bandwidth to/from this memory (bytes/s) 32system.physmem.readReqs 487 # Number of read requests accepted 33system.physmem.writeReqs 0 # Number of write requests accepted 34system.physmem.readBursts 487 # Number of DRAM read bursts, including those serviced by the write queue 35system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue 36system.physmem.bytesReadDRAM 31168 # Total number of bytes read from DRAM 37system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue 38system.physmem.bytesWritten 0 # Total number of bytes written to DRAM 39system.physmem.bytesReadSys 31168 # Total read bytes from the system interface side 40system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side 41system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue 42system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one 43system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 44system.physmem.perBankRdBursts::0 69 # Per bank write bursts 45system.physmem.perBankRdBursts::1 33 # Per bank write bursts 46system.physmem.perBankRdBursts::2 32 # Per bank write bursts 47system.physmem.perBankRdBursts::3 47 # Per bank write bursts 48system.physmem.perBankRdBursts::4 42 # Per bank write bursts 49system.physmem.perBankRdBursts::5 20 # Per bank write bursts 50system.physmem.perBankRdBursts::6 1 # Per bank write bursts 51system.physmem.perBankRdBursts::7 3 # Per bank write bursts 52system.physmem.perBankRdBursts::8 0 # Per bank write bursts 53system.physmem.perBankRdBursts::9 1 # Per bank write bursts 54system.physmem.perBankRdBursts::10 23 # Per bank write bursts 55system.physmem.perBankRdBursts::11 25 # Per bank write bursts 56system.physmem.perBankRdBursts::12 14 # Per bank write bursts 57system.physmem.perBankRdBursts::13 120 # Per bank write bursts 58system.physmem.perBankRdBursts::14 45 # Per bank write bursts 59system.physmem.perBankRdBursts::15 12 # Per bank write bursts 60system.physmem.perBankWrBursts::0 0 # Per bank write bursts 61system.physmem.perBankWrBursts::1 0 # Per bank write bursts 62system.physmem.perBankWrBursts::2 0 # Per bank write bursts 63system.physmem.perBankWrBursts::3 0 # Per bank write bursts 64system.physmem.perBankWrBursts::4 0 # Per bank write bursts 65system.physmem.perBankWrBursts::5 0 # Per bank write bursts 66system.physmem.perBankWrBursts::6 0 # Per bank write bursts 67system.physmem.perBankWrBursts::7 0 # Per bank write bursts 68system.physmem.perBankWrBursts::8 0 # Per bank write bursts 69system.physmem.perBankWrBursts::9 0 # Per bank write bursts 70system.physmem.perBankWrBursts::10 0 # Per bank write bursts 71system.physmem.perBankWrBursts::11 0 # Per bank write bursts 72system.physmem.perBankWrBursts::12 0 # Per bank write bursts 73system.physmem.perBankWrBursts::13 0 # Per bank write bursts 74system.physmem.perBankWrBursts::14 0 # Per bank write bursts 75system.physmem.perBankWrBursts::15 0 # Per bank write bursts 76system.physmem.numRdRetry 0 # Number of times read queue was full causing retry 77system.physmem.numWrRetry 0 # Number of times write queue was full causing retry 78system.physmem.totGap 20412000 # Total gap between requests 79system.physmem.readPktSize::0 0 # Read request sizes (log2) 80system.physmem.readPktSize::1 0 # Read request sizes (log2) 81system.physmem.readPktSize::2 0 # Read request sizes (log2) 82system.physmem.readPktSize::3 0 # Read request sizes (log2) 83system.physmem.readPktSize::4 0 # Read request sizes (log2) 84system.physmem.readPktSize::5 0 # Read request sizes (log2) 85system.physmem.readPktSize::6 487 # Read request sizes (log2) 86system.physmem.writePktSize::0 0 # Write request sizes (log2) 87system.physmem.writePktSize::1 0 # Write request sizes (log2) 88system.physmem.writePktSize::2 0 # Write request sizes (log2) 89system.physmem.writePktSize::3 0 # Write request sizes (log2) 90system.physmem.writePktSize::4 0 # Write request sizes (log2) 91system.physmem.writePktSize::5 0 # Write request sizes (log2) 92system.physmem.writePktSize::6 0 # Write request sizes (log2) 93system.physmem.rdQLenPdf::0 272 # What read queue length does an incoming req see 94system.physmem.rdQLenPdf::1 142 # What read queue length does an incoming req see 95system.physmem.rdQLenPdf::2 52 # What read queue length does an incoming req see 96system.physmem.rdQLenPdf::3 14 # What read queue length does an incoming req see 97system.physmem.rdQLenPdf::4 7 # What read queue length does an incoming req see 98system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see 99system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see 100system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see 101system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see 102system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see 103system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see 104system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see 105system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see 106system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see 107system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see 108system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see 109system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see 110system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see 111system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see 112system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see 113system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 114system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 115system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 116system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 117system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 118system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 119system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 120system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 121system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 122system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 123system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 124system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 125system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see 126system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see 127system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see 128system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see 129system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see 130system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see 131system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see 132system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see 133system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see 134system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see 135system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see 136system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see 137system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see 138system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see 139system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see 140system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see 141system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see 142system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see 143system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see 144system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see 145system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see 146system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see 147system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see 148system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see 149system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see 150system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see 151system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see 152system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see 153system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see 154system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see 155system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see 156system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see 157system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see 158system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see 159system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see 160system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see 161system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see 162system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see 163system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see 164system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see 165system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see 166system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see 167system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see 168system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see 169system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see 170system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see 171system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see 172system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see 173system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see 174system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see 175system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see 176system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see 177system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see 178system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see 179system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see 180system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see 181system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see 182system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see 183system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see 184system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see 185system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see 186system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see 187system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see 188system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see 189system.physmem.bytesPerActivate::samples 82 # Bytes accessed per row activation 190system.physmem.bytesPerActivate::mean 341.853659 # Bytes accessed per row activation 191system.physmem.bytesPerActivate::gmean 204.819475 # Bytes accessed per row activation 192system.physmem.bytesPerActivate::stdev 342.253502 # Bytes accessed per row activation 193system.physmem.bytesPerActivate::0-127 28 34.15% 34.15% # Bytes accessed per row activation 194system.physmem.bytesPerActivate::128-255 17 20.73% 54.88% # Bytes accessed per row activation 195system.physmem.bytesPerActivate::256-383 9 10.98% 65.85% # Bytes accessed per row activation 196system.physmem.bytesPerActivate::384-511 8 9.76% 75.61% # Bytes accessed per row activation 197system.physmem.bytesPerActivate::512-639 4 4.88% 80.49% # Bytes accessed per row activation 198system.physmem.bytesPerActivate::640-767 1 1.22% 81.71% # Bytes accessed per row activation 199system.physmem.bytesPerActivate::768-895 1 1.22% 82.93% # Bytes accessed per row activation 200system.physmem.bytesPerActivate::896-1023 3 3.66% 86.59% # Bytes accessed per row activation 201system.physmem.bytesPerActivate::1024-1151 11 13.41% 100.00% # Bytes accessed per row activation 202system.physmem.bytesPerActivate::total 82 # Bytes accessed per row activation
203system.physmem.totQLat 4551750 # Total ticks spent queuing 204system.physmem.totMemAccLat 13683000 # Total ticks spent from burst creation until serviced by the DRAM	203system.physmem.totQLat 4742750 # Total ticks spent queuing 204system.physmem.totMemAccLat 13874000 # Total ticks spent from burst creation until serviced by the DRAM
205system.physmem.totBusLat 2435000 # Total ticks spent in databus transfers	205system.physmem.totBusLat 2435000 # Total ticks spent in databus transfers
206system.physmem.avgQLat 9346.51 # Average queueing delay per DRAM burst	206system.physmem.avgQLat 9738.71 # Average queueing delay per DRAM burst
207system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst	207system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
208system.physmem.avgMemAccLat 28096.51 # Average memory access latency per DRAM burst	208system.physmem.avgMemAccLat 28488.71 # Average memory access latency per DRAM burst
209system.physmem.avgRdBW 1517.61 # Average DRAM read bandwidth in MiByte/s 210system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s 211system.physmem.avgRdBWSys 1517.61 # Average system read bandwidth in MiByte/s 212system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s 213system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 214system.physmem.busUtil 11.86 # Data bus utilization in percentage 215system.physmem.busUtilRead 11.86 # Data bus utilization in percentage for reads 216system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes 217system.physmem.avgRdQLen 1.76 # Average read queue length when enqueuing 218system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing 219system.physmem.readRowHits 390 # Number of row buffer hits during reads 220system.physmem.writeRowHits 0 # Number of row buffer hits during writes 221system.physmem.readRowHitRate 80.08 # Row buffer hit rate for reads 222system.physmem.writeRowHitRate nan # Row buffer hit rate for writes 223system.physmem.avgGap 41913.76 # Average gap between requests 224system.physmem.pageHitRate 80.08 # Row buffer hit rate, read and write combined 225system.physmem.memoryStateTime::IDLE 22000 # Time in different power states 226system.physmem.memoryStateTime::REF 520000 # Time in different power states 227system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states 228system.physmem.memoryStateTime::ACT 15339250 # Time in different power states 229system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states	209system.physmem.avgRdBW 1517.61 # Average DRAM read bandwidth in MiByte/s 210system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s 211system.physmem.avgRdBWSys 1517.61 # Average system read bandwidth in MiByte/s 212system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s 213system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 214system.physmem.busUtil 11.86 # Data bus utilization in percentage 215system.physmem.busUtilRead 11.86 # Data bus utilization in percentage for reads 216system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes 217system.physmem.avgRdQLen 1.76 # Average read queue length when enqueuing 218system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing 219system.physmem.readRowHits 390 # Number of row buffer hits during reads 220system.physmem.writeRowHits 0 # Number of row buffer hits during writes 221system.physmem.readRowHitRate 80.08 # Row buffer hit rate for reads 222system.physmem.writeRowHitRate nan # Row buffer hit rate for writes 223system.physmem.avgGap 41913.76 # Average gap between requests 224system.physmem.pageHitRate 80.08 # Row buffer hit rate, read and write combined 225system.physmem.memoryStateTime::IDLE 22000 # Time in different power states 226system.physmem.memoryStateTime::REF 520000 # Time in different power states 227system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states 228system.physmem.memoryStateTime::ACT 15339250 # Time in different power states 229system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
230system.membus.throughput 1517614121 # Throughput (bytes/s)
231system.membus.trans_dist::ReadReq 415 # Transaction distribution 232system.membus.trans_dist::ReadResp 415 # Transaction distribution 233system.membus.trans_dist::ReadExReq 72 # Transaction distribution 234system.membus.trans_dist::ReadExResp 72 # Transaction distribution 235system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 974 # Packet count per connected master and slave (bytes) 236system.membus.pkt_count::total 974 # Packet count per connected master and slave (bytes)	230system.membus.trans_dist::ReadReq 415 # Transaction distribution 231system.membus.trans_dist::ReadResp 415 # Transaction distribution 232system.membus.trans_dist::ReadExReq 72 # Transaction distribution 233system.membus.trans_dist::ReadExResp 72 # Transaction distribution 234system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 974 # Packet count per connected master and slave (bytes) 235system.membus.pkt_count::total 974 # Packet count per connected master and slave (bytes)
237system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 31168 # Cumulative packet size per connected master and slave (bytes) 238system.membus.tot_pkt_size::total 31168 # Cumulative packet size per connected master and slave (bytes) 239system.membus.data_through_bus 31168 # Total data (bytes) 240system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)	236system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 31168 # Cumulative packet size per connected master and slave (bytes) 237system.membus.pkt_size::total 31168 # Cumulative packet size per connected master and slave (bytes) 238system.membus.snoops 0 # Total snoops (count) 239system.membus.snoop_fanout::samples 487 # Request fanout histogram 240system.membus.snoop_fanout::mean 0 # Request fanout histogram 241system.membus.snoop_fanout::stdev 0 # Request fanout histogram 242system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 243system.membus.snoop_fanout::0 487 100.00% 100.00% # Request fanout histogram 244system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram 245system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 246system.membus.snoop_fanout::min_value 0 # Request fanout histogram 247system.membus.snoop_fanout::max_value 0 # Request fanout histogram 248system.membus.snoop_fanout::total 487 # Request fanout histogram
241system.membus.reqLayer0.occupancy 610000 # Layer occupancy (ticks) 242system.membus.reqLayer0.utilization 3.0 # Layer utilization (%) 243system.membus.respLayer1.occupancy 4554500 # Layer occupancy (ticks) 244system.membus.respLayer1.utilization 22.2 # Layer utilization (%) 245system.cpu_clk_domain.clock 500 # Clock period in ticks 246system.cpu.branchPred.lookups 2806 # Number of BP lookups 247system.cpu.branchPred.condPredicted 1662 # Number of conditional branches predicted 248system.cpu.branchPred.condIncorrect 479 # Number of conditional branches incorrect 249system.cpu.branchPred.BTBLookups 2112 # Number of BTB lookups 250system.cpu.branchPred.BTBHits 686 # Number of BTB hits 251system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 252system.cpu.branchPred.BTBHitPct 32.481061 # BTB Hit Percentage 253system.cpu.branchPred.usedRAS 395 # Number of times the RAS was used to get a target. 254system.cpu.branchPred.RASInCorrect 30 # Number of incorrect RAS predictions. 255system.cpu.dtb.fetch_hits 0 # ITB hits 256system.cpu.dtb.fetch_misses 0 # ITB misses 257system.cpu.dtb.fetch_acv 0 # ITB acv 258system.cpu.dtb.fetch_accesses 0 # ITB accesses 259system.cpu.dtb.read_hits 2085 # DTB read hits 260system.cpu.dtb.read_misses 55 # DTB read misses 261system.cpu.dtb.read_acv 0 # DTB read access violations 262system.cpu.dtb.read_accesses 2140 # DTB read accesses 263system.cpu.dtb.write_hits 1069 # DTB write hits 264system.cpu.dtb.write_misses 30 # DTB write misses 265system.cpu.dtb.write_acv 0 # DTB write access violations 266system.cpu.dtb.write_accesses 1099 # DTB write accesses 267system.cpu.dtb.data_hits 3154 # DTB hits 268system.cpu.dtb.data_misses 85 # DTB misses 269system.cpu.dtb.data_acv 0 # DTB access violations 270system.cpu.dtb.data_accesses 3239 # DTB accesses 271system.cpu.itb.fetch_hits 2196 # ITB hits 272system.cpu.itb.fetch_misses 38 # ITB misses 273system.cpu.itb.fetch_acv 0 # ITB acv 274system.cpu.itb.fetch_accesses 2234 # ITB accesses 275system.cpu.itb.read_hits 0 # DTB read hits 276system.cpu.itb.read_misses 0 # DTB read misses 277system.cpu.itb.read_acv 0 # DTB read access violations 278system.cpu.itb.read_accesses 0 # DTB read accesses 279system.cpu.itb.write_hits 0 # DTB write hits 280system.cpu.itb.write_misses 0 # DTB write misses 281system.cpu.itb.write_acv 0 # DTB write access violations 282system.cpu.itb.write_accesses 0 # DTB write accesses 283system.cpu.itb.data_hits 0 # DTB hits 284system.cpu.itb.data_misses 0 # DTB misses 285system.cpu.itb.data_acv 0 # DTB access violations 286system.cpu.itb.data_accesses 0 # DTB accesses 287system.cpu.workload.num_syscalls 17 # Number of system calls 288system.cpu.numCycles 41076 # number of cpu cycles simulated 289system.cpu.numWorkItemsStarted 0 # number of work items this cpu started 290system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 291system.cpu.fetch.icacheStallCycles 8744 # Number of cycles fetch is stalled on an Icache miss 292system.cpu.fetch.Insts 16221 # Number of instructions fetch has processed 293system.cpu.fetch.Branches 2806 # Number of branches that fetch encountered 294system.cpu.fetch.predictedBranches 1081 # Number of branches that fetch has predicted taken 295system.cpu.fetch.Cycles 4165 # Number of cycles fetch has run and was not squashing or blocked 296system.cpu.fetch.SquashCycles 1040 # Number of cycles fetch has spent squashing 297system.cpu.fetch.MiscStallCycles 25 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 298system.cpu.fetch.PendingTrapStallCycles 801 # Number of stall cycles due to pending traps 299system.cpu.fetch.CacheLines 2196 # Number of cache lines fetched 300system.cpu.fetch.IcacheSquashes 338 # Number of outstanding Icache misses that were squashed 301system.cpu.fetch.rateDist::samples 14255 # Number of instructions fetched each cycle (Total) 302system.cpu.fetch.rateDist::mean 1.137917 # Number of instructions fetched each cycle (Total) 303system.cpu.fetch.rateDist::stdev 2.547719 # Number of instructions fetched each cycle (Total) 304system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 305system.cpu.fetch.rateDist::0 11405 80.01% 80.01% # Number of instructions fetched each cycle (Total) 306system.cpu.fetch.rateDist::1 289 2.03% 82.03% # Number of instructions fetched each cycle (Total) 307system.cpu.fetch.rateDist::2 215 1.51% 83.54% # Number of instructions fetched each cycle (Total) 308system.cpu.fetch.rateDist::3 201 1.41% 84.95% # Number of instructions fetched each cycle (Total) 309system.cpu.fetch.rateDist::4 243 1.70% 86.66% # Number of instructions fetched each cycle (Total) 310system.cpu.fetch.rateDist::5 210 1.47% 88.13% # Number of instructions fetched each cycle (Total) 311system.cpu.fetch.rateDist::6 240 1.68% 89.81% # Number of instructions fetched each cycle (Total) 312system.cpu.fetch.rateDist::7 179 1.26% 91.07% # Number of instructions fetched each cycle (Total) 313system.cpu.fetch.rateDist::8 1273 8.93% 100.00% # Number of instructions fetched each cycle (Total) 314system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 315system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 316system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 317system.cpu.fetch.rateDist::total 14255 # Number of instructions fetched each cycle (Total) 318system.cpu.fetch.branchRate 0.068312 # Number of branch fetches per cycle 319system.cpu.fetch.rate 0.394902 # Number of inst fetches per cycle 320system.cpu.decode.IdleCycles 8821 # Number of cycles decode is idle 321system.cpu.decode.BlockedCycles 2387 # Number of cycles decode is blocked 322system.cpu.decode.RunCycles 2410 # Number of cycles decode is running 323system.cpu.decode.UnblockCycles 194 # Number of cycles decode is unblocking 324system.cpu.decode.SquashCycles 443 # Number of cycles decode is squashing 325system.cpu.decode.BranchResolved 229 # Number of times decode resolved a branch 326system.cpu.decode.BranchMispred 82 # Number of times decode detected a branch misprediction 327system.cpu.decode.DecodedInsts 14785 # Number of instructions handled by decode 328system.cpu.decode.SquashedInsts 224 # Number of squashed instructions handled by decode 329system.cpu.rename.SquashCycles 443 # Number of cycles rename is squashing 330system.cpu.rename.IdleCycles 8987 # Number of cycles rename is idle 331system.cpu.rename.BlockCycles 1032 # Number of cycles rename is blocking 332system.cpu.rename.serializeStallCycles 429 # count of cycles rename stalled for serializing inst 333system.cpu.rename.RunCycles 2422 # Number of cycles rename is running 334system.cpu.rename.UnblockCycles 942 # Number of cycles rename is unblocking 335system.cpu.rename.RenamedInsts 14195 # Number of instructions processed by rename 336system.cpu.rename.ROBFullEvents 24 # Number of times rename has blocked due to ROB full 337system.cpu.rename.IQFullEvents 7 # Number of times rename has blocked due to IQ full 338system.cpu.rename.LQFullEvents 42 # Number of times rename has blocked due to LQ full 339system.cpu.rename.SQFullEvents 850 # Number of times rename has blocked due to SQ full 340system.cpu.rename.RenamedOperands 10723 # Number of destination operands rename has renamed 341system.cpu.rename.RenameLookups 17814 # Number of register rename lookups that rename has made 342system.cpu.rename.int_rename_lookups 17805 # Number of integer rename lookups 343system.cpu.rename.fp_rename_lookups 8 # Number of floating rename lookups 344system.cpu.rename.CommittedMaps 4570 # Number of HB maps that are committed 345system.cpu.rename.UndoneMaps 6153 # Number of HB maps that are undone due to squashing 346system.cpu.rename.serializingInsts 32 # count of serializing insts renamed 347system.cpu.rename.tempSerializingInsts 24 # count of temporary serializing insts renamed 348system.cpu.rename.skidInsts 504 # count of insts added to the skid buffer 349system.cpu.memDep0.insertedLoads 2660 # Number of loads inserted to the mem dependence unit. 350system.cpu.memDep0.insertedStores 1309 # Number of stores inserted to the mem dependence unit. 351system.cpu.memDep0.conflictingLoads 5 # Number of conflicting loads. 352system.cpu.memDep0.conflictingStores 0 # Number of conflicting stores. 353system.cpu.iq.iqInstsAdded 12882 # Number of instructions added to the IQ (excludes non-spec) 354system.cpu.iq.iqNonSpecInstsAdded 28 # Number of non-speculative instructions added to the IQ 355system.cpu.iq.iqInstsIssued 10718 # Number of instructions issued 356system.cpu.iq.iqSquashedInstsIssued 21 # Number of squashed instructions issued 357system.cpu.iq.iqSquashedInstsExamined 6142 # Number of squashed instructions iterated over during squash; mainly for profiling 358system.cpu.iq.iqSquashedOperandsExamined 3483 # Number of squashed operands that are examined and possibly removed from graph 359system.cpu.iq.iqSquashedNonSpecRemoved 11 # Number of squashed non-spec instructions that were removed 360system.cpu.iq.issued_per_cycle::samples 14255 # Number of insts issued each cycle 361system.cpu.iq.issued_per_cycle::mean 0.751877 # Number of insts issued each cycle 362system.cpu.iq.issued_per_cycle::stdev 1.485144 # Number of insts issued each cycle 363system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 364system.cpu.iq.issued_per_cycle::0 10249 71.90% 71.90% # Number of insts issued each cycle 365system.cpu.iq.issued_per_cycle::1 1278 8.97% 80.86% # Number of insts issued each cycle 366system.cpu.iq.issued_per_cycle::2 900 6.31% 87.18% # Number of insts issued each cycle 367system.cpu.iq.issued_per_cycle::3 686 4.81% 91.99% # Number of insts issued each cycle 368system.cpu.iq.issued_per_cycle::4 522 3.66% 95.65% # Number of insts issued each cycle 369system.cpu.iq.issued_per_cycle::5 330 2.31% 97.97% # Number of insts issued each cycle 370system.cpu.iq.issued_per_cycle::6 212 1.49% 99.45% # Number of insts issued each cycle 371system.cpu.iq.issued_per_cycle::7 52 0.36% 99.82% # Number of insts issued each cycle 372system.cpu.iq.issued_per_cycle::8 26 0.18% 100.00% # Number of insts issued each cycle 373system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 374system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 375system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 376system.cpu.iq.issued_per_cycle::total 14255 # Number of insts issued each cycle 377system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 378system.cpu.iq.fu_full::IntAlu 30 20.69% 20.69% # attempts to use FU when none available 379system.cpu.iq.fu_full::IntMult 0 0.00% 20.69% # attempts to use FU when none available 380system.cpu.iq.fu_full::IntDiv 0 0.00% 20.69% # attempts to use FU when none available 381system.cpu.iq.fu_full::FloatAdd 0 0.00% 20.69% # attempts to use FU when none available 382system.cpu.iq.fu_full::FloatCmp 0 0.00% 20.69% # attempts to use FU when none available 383system.cpu.iq.fu_full::FloatCvt 0 0.00% 20.69% # attempts to use FU when none available 384system.cpu.iq.fu_full::FloatMult 0 0.00% 20.69% # attempts to use FU when none available 385system.cpu.iq.fu_full::FloatDiv 0 0.00% 20.69% # attempts to use FU when none available 386system.cpu.iq.fu_full::FloatSqrt 0 0.00% 20.69% # attempts to use FU when none available 387system.cpu.iq.fu_full::SimdAdd 0 0.00% 20.69% # attempts to use FU when none available 388system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 20.69% # attempts to use FU when none available 389system.cpu.iq.fu_full::SimdAlu 0 0.00% 20.69% # attempts to use FU when none available 390system.cpu.iq.fu_full::SimdCmp 0 0.00% 20.69% # attempts to use FU when none available 391system.cpu.iq.fu_full::SimdCvt 0 0.00% 20.69% # attempts to use FU when none available 392system.cpu.iq.fu_full::SimdMisc 0 0.00% 20.69% # attempts to use FU when none available 393system.cpu.iq.fu_full::SimdMult 0 0.00% 20.69% # attempts to use FU when none available 394system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 20.69% # attempts to use FU when none available 395system.cpu.iq.fu_full::SimdShift 0 0.00% 20.69% # attempts to use FU when none available 396system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 20.69% # attempts to use FU when none available 397system.cpu.iq.fu_full::SimdSqrt 0 0.00% 20.69% # attempts to use FU when none available 398system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 20.69% # attempts to use FU when none available 399system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 20.69% # attempts to use FU when none available 400system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 20.69% # attempts to use FU when none available 401system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 20.69% # attempts to use FU when none available 402system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 20.69% # attempts to use FU when none available 403system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 20.69% # attempts to use FU when none available 404system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 20.69% # attempts to use FU when none available 405system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 20.69% # attempts to use FU when none available 406system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 20.69% # attempts to use FU when none available 407system.cpu.iq.fu_full::MemRead 73 50.34% 71.03% # attempts to use FU when none available 408system.cpu.iq.fu_full::MemWrite 42 28.97% 100.00% # attempts to use FU when none available 409system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 410system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 411system.cpu.iq.FU_type_0::No_OpClass 2 0.02% 0.02% # Type of FU issued 412system.cpu.iq.FU_type_0::IntAlu 7258 67.72% 67.74% # Type of FU issued 413system.cpu.iq.FU_type_0::IntMult 1 0.01% 67.75% # Type of FU issued 414system.cpu.iq.FU_type_0::IntDiv 0 0.00% 67.75% # Type of FU issued 415system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 67.76% # Type of FU issued 416system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.76% # Type of FU issued 417system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 67.76% # Type of FU issued 418system.cpu.iq.FU_type_0::FloatMult 0 0.00% 67.76% # Type of FU issued 419system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 67.76% # Type of FU issued 420system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 67.76% # Type of FU issued 421system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.76% # Type of FU issued 422system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.76% # Type of FU issued 423system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.76% # Type of FU issued 424system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.76% # Type of FU issued 425system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.76% # Type of FU issued 426system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.76% # Type of FU issued 427system.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.76% # Type of FU issued 428system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.76% # Type of FU issued 429system.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.76% # Type of FU issued 430system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.76% # Type of FU issued 431system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.76% # Type of FU issued 432system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.76% # Type of FU issued 433system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.76% # Type of FU issued 434system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.76% # Type of FU issued 435system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.76% # Type of FU issued 436system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.76% # Type of FU issued 437system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 67.76% # Type of FU issued 438system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.76% # Type of FU issued 439system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.76% # Type of FU issued 440system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.76% # Type of FU issued 441system.cpu.iq.FU_type_0::MemRead 2331 21.75% 89.51% # Type of FU issued 442system.cpu.iq.FU_type_0::MemWrite 1124 10.49% 100.00% # Type of FU issued 443system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 444system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 445system.cpu.iq.FU_type_0::total 10718 # Type of FU issued 446system.cpu.iq.rate 0.260931 # Inst issue rate 447system.cpu.iq.fu_busy_cnt 145 # FU busy when requested 448system.cpu.iq.fu_busy_rate 0.013529 # FU busy rate (busy events/executed inst) 449system.cpu.iq.int_inst_queue_reads 35836 # Number of integer instruction queue reads 450system.cpu.iq.int_inst_queue_writes 19060 # Number of integer instruction queue writes 451system.cpu.iq.int_inst_queue_wakeup_accesses 9783 # Number of integer instruction queue wakeup accesses 452system.cpu.iq.fp_inst_queue_reads 21 # Number of floating instruction queue reads 453system.cpu.iq.fp_inst_queue_writes 10 # Number of floating instruction queue writes 454system.cpu.iq.fp_inst_queue_wakeup_accesses 10 # Number of floating instruction queue wakeup accesses 455system.cpu.iq.int_alu_accesses 10850 # Number of integer alu accesses 456system.cpu.iq.fp_alu_accesses 11 # Number of floating point alu accesses 457system.cpu.iew.lsq.thread0.forwLoads 73 # Number of loads that had data forwarded from stores 458system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 459system.cpu.iew.lsq.thread0.squashedLoads 1477 # Number of loads squashed 460system.cpu.iew.lsq.thread0.ignoredResponses 0 # Number of memory responses ignored because the instruction is squashed 461system.cpu.iew.lsq.thread0.memOrderViolation 20 # Number of memory ordering violations 462system.cpu.iew.lsq.thread0.squashedStores 444 # Number of stores squashed 463system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 464system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 465system.cpu.iew.lsq.thread0.rescheduledLoads 1 # Number of loads that were rescheduled 466system.cpu.iew.lsq.thread0.cacheBlocked 70 # Number of times an access to memory failed due to the cache being blocked 467system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 468system.cpu.iew.iewSquashCycles 443 # Number of cycles IEW is squashing 469system.cpu.iew.iewBlockCycles 1002 # Number of cycles IEW is blocking 470system.cpu.iew.iewUnblockCycles 13 # Number of cycles IEW is unblocking 471system.cpu.iew.iewDispatchedInsts 12999 # Number of instructions dispatched to IQ 472system.cpu.iew.iewDispSquashedInsts 102 # Number of squashed instructions skipped by dispatch 473system.cpu.iew.iewDispLoadInsts 2660 # Number of dispatched load instructions 474system.cpu.iew.iewDispStoreInsts 1309 # Number of dispatched store instructions 475system.cpu.iew.iewDispNonSpecInsts 28 # Number of dispatched non-speculative instructions 476system.cpu.iew.iewIQFullEvents 1 # Number of times the IQ has become full, causing a stall 477system.cpu.iew.iewLSQFullEvents 10 # Number of times the LSQ has become full, causing a stall 478system.cpu.iew.memOrderViolationEvents 20 # Number of memory order violations 479system.cpu.iew.predictedTakenIncorrect 79 # Number of branches that were predicted taken incorrectly 480system.cpu.iew.predictedNotTakenIncorrect 391 # Number of branches that were predicted not taken incorrectly 481system.cpu.iew.branchMispredicts 470 # Number of branch mispredicts detected at execute 482system.cpu.iew.iewExecutedInsts 10224 # Number of executed instructions 483system.cpu.iew.iewExecLoadInsts 2143 # Number of load instructions executed 484system.cpu.iew.iewExecSquashedInsts 494 # Number of squashed instructions skipped in execute 485system.cpu.iew.exec_swp 0 # number of swp insts executed 486system.cpu.iew.exec_nop 89 # number of nop insts executed 487system.cpu.iew.exec_refs 3244 # number of memory reference insts executed 488system.cpu.iew.exec_branches 1603 # Number of branches executed 489system.cpu.iew.exec_stores 1101 # Number of stores executed 490system.cpu.iew.exec_rate 0.248904 # Inst execution rate 491system.cpu.iew.wb_sent 9953 # cumulative count of insts sent to commit 492system.cpu.iew.wb_count 9793 # cumulative count of insts written-back 493system.cpu.iew.wb_producers 5300 # num instructions producing a value 494system.cpu.iew.wb_consumers 7279 # num instructions consuming a value 495system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 496system.cpu.iew.wb_rate 0.238412 # insts written-back per cycle 497system.cpu.iew.wb_fanout 0.728122 # average fanout of values written-back 498system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 499system.cpu.commit.commitSquashedInsts 6609 # The number of squashed insts skipped by commit 500system.cpu.commit.commitNonSpecStalls 17 # The number of times commit has been forced to stall to communicate backwards 501system.cpu.commit.branchMispredicts 402 # The number of times a branch was mispredicted 502system.cpu.commit.committed_per_cycle::samples 13051 # Number of insts commited each cycle 503system.cpu.commit.committed_per_cycle::mean 0.489541 # Number of insts commited each cycle 504system.cpu.commit.committed_per_cycle::stdev 1.404135 # Number of insts commited each cycle 505system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 506system.cpu.commit.committed_per_cycle::0 10600 81.22% 81.22% # Number of insts commited each cycle 507system.cpu.commit.committed_per_cycle::1 1162 8.90% 90.12% # Number of insts commited each cycle 508system.cpu.commit.committed_per_cycle::2 501 3.84% 93.96% # Number of insts commited each cycle 509system.cpu.commit.committed_per_cycle::3 211 1.62% 95.58% # Number of insts commited each cycle 510system.cpu.commit.committed_per_cycle::4 133 1.02% 96.60% # Number of insts commited each cycle 511system.cpu.commit.committed_per_cycle::5 75 0.57% 97.17% # Number of insts commited each cycle 512system.cpu.commit.committed_per_cycle::6 89 0.68% 97.85% # Number of insts commited each cycle 513system.cpu.commit.committed_per_cycle::7 89 0.68% 98.54% # Number of insts commited each cycle 514system.cpu.commit.committed_per_cycle::8 191 1.46% 100.00% # Number of insts commited each cycle 515system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 516system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 517system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 518system.cpu.commit.committed_per_cycle::total 13051 # Number of insts commited each cycle 519system.cpu.commit.committedInsts 6389 # Number of instructions committed 520system.cpu.commit.committedOps 6389 # Number of ops (including micro ops) committed 521system.cpu.commit.swp_count 0 # Number of s/w prefetches committed 522system.cpu.commit.refs 2048 # Number of memory references committed 523system.cpu.commit.loads 1183 # Number of loads committed 524system.cpu.commit.membars 0 # Number of memory barriers committed 525system.cpu.commit.branches 1050 # Number of branches committed 526system.cpu.commit.fp_insts 10 # Number of committed floating point instructions. 527system.cpu.commit.int_insts 6307 # Number of committed integer instructions. 528system.cpu.commit.function_calls 127 # Number of function calls committed. 529system.cpu.commit.op_class_0::No_OpClass 19 0.30% 0.30% # Class of committed instruction 530system.cpu.commit.op_class_0::IntAlu 4319 67.60% 67.90% # Class of committed instruction 531system.cpu.commit.op_class_0::IntMult 1 0.02% 67.91% # Class of committed instruction 532system.cpu.commit.op_class_0::IntDiv 0 0.00% 67.91% # Class of committed instruction 533system.cpu.commit.op_class_0::FloatAdd 2 0.03% 67.94% # Class of committed instruction 534system.cpu.commit.op_class_0::FloatCmp 0 0.00% 67.94% # Class of committed instruction 535system.cpu.commit.op_class_0::FloatCvt 0 0.00% 67.94% # Class of committed instruction 536system.cpu.commit.op_class_0::FloatMult 0 0.00% 67.94% # Class of committed instruction 537system.cpu.commit.op_class_0::FloatDiv 0 0.00% 67.94% # Class of committed instruction 538system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 67.94% # Class of committed instruction 539system.cpu.commit.op_class_0::SimdAdd 0 0.00% 67.94% # Class of committed instruction 540system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 67.94% # Class of committed instruction 541system.cpu.commit.op_class_0::SimdAlu 0 0.00% 67.94% # Class of committed instruction 542system.cpu.commit.op_class_0::SimdCmp 0 0.00% 67.94% # Class of committed instruction 543system.cpu.commit.op_class_0::SimdCvt 0 0.00% 67.94% # Class of committed instruction 544system.cpu.commit.op_class_0::SimdMisc 0 0.00% 67.94% # Class of committed instruction 545system.cpu.commit.op_class_0::SimdMult 0 0.00% 67.94% # Class of committed instruction 546system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 67.94% # Class of committed instruction 547system.cpu.commit.op_class_0::SimdShift 0 0.00% 67.94% # Class of committed instruction 548system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 67.94% # Class of committed instruction 549system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 67.94% # Class of committed instruction 550system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 67.94% # Class of committed instruction 551system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 67.94% # Class of committed instruction 552system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 67.94% # Class of committed instruction 553system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 67.94% # Class of committed instruction 554system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 67.94% # Class of committed instruction 555system.cpu.commit.op_class_0::SimdFloatMisc 0 0.00% 67.94% # Class of committed instruction 556system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 67.94% # Class of committed instruction 557system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 67.94% # Class of committed instruction 558system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 67.94% # Class of committed instruction 559system.cpu.commit.op_class_0::MemRead 1183 18.52% 86.46% # Class of committed instruction 560system.cpu.commit.op_class_0::MemWrite 865 13.54% 100.00% # Class of committed instruction 561system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction 562system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction 563system.cpu.commit.op_class_0::total 6389 # Class of committed instruction 564system.cpu.commit.bw_lim_events 191 # number cycles where commit BW limit reached 565system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits 566system.cpu.rob.rob_reads 25507 # The number of ROB reads 567system.cpu.rob.rob_writes 27214 # The number of ROB writes 568system.cpu.timesIdled 272 # Number of times that the entire CPU went into an idle state and unscheduled itself 569system.cpu.idleCycles 26821 # Total number of cycles that the CPU has spent unscheduled due to idling 570system.cpu.committedInsts 6372 # Number of Instructions Simulated 571system.cpu.committedOps 6372 # Number of Ops (including micro ops) Simulated 572system.cpu.cpi 6.446328 # CPI: Cycles Per Instruction 573system.cpu.cpi_total 6.446328 # CPI: Total CPI of All Threads 574system.cpu.ipc 0.155127 # IPC: Instructions Per Cycle 575system.cpu.ipc_total 0.155127 # IPC: Total IPC of All Threads 576system.cpu.int_regfile_reads 12991 # number of integer regfile reads 577system.cpu.int_regfile_writes 7455 # number of integer regfile writes 578system.cpu.fp_regfile_reads 8 # number of floating regfile reads 579system.cpu.fp_regfile_writes 2 # number of floating regfile writes 580system.cpu.misc_regfile_reads 1 # number of misc regfile reads 581system.cpu.misc_regfile_writes 1 # number of misc regfile writes	249system.membus.reqLayer0.occupancy 610000 # Layer occupancy (ticks) 250system.membus.reqLayer0.utilization 3.0 # Layer utilization (%) 251system.membus.respLayer1.occupancy 4554500 # Layer occupancy (ticks) 252system.membus.respLayer1.utilization 22.2 # Layer utilization (%) 253system.cpu_clk_domain.clock 500 # Clock period in ticks 254system.cpu.branchPred.lookups 2806 # Number of BP lookups 255system.cpu.branchPred.condPredicted 1662 # Number of conditional branches predicted 256system.cpu.branchPred.condIncorrect 479 # Number of conditional branches incorrect 257system.cpu.branchPred.BTBLookups 2112 # Number of BTB lookups 258system.cpu.branchPred.BTBHits 686 # Number of BTB hits 259system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 260system.cpu.branchPred.BTBHitPct 32.481061 # BTB Hit Percentage 261system.cpu.branchPred.usedRAS 395 # Number of times the RAS was used to get a target. 262system.cpu.branchPred.RASInCorrect 30 # Number of incorrect RAS predictions. 263system.cpu.dtb.fetch_hits 0 # ITB hits 264system.cpu.dtb.fetch_misses 0 # ITB misses 265system.cpu.dtb.fetch_acv 0 # ITB acv 266system.cpu.dtb.fetch_accesses 0 # ITB accesses 267system.cpu.dtb.read_hits 2085 # DTB read hits 268system.cpu.dtb.read_misses 55 # DTB read misses 269system.cpu.dtb.read_acv 0 # DTB read access violations 270system.cpu.dtb.read_accesses 2140 # DTB read accesses 271system.cpu.dtb.write_hits 1069 # DTB write hits 272system.cpu.dtb.write_misses 30 # DTB write misses 273system.cpu.dtb.write_acv 0 # DTB write access violations 274system.cpu.dtb.write_accesses 1099 # DTB write accesses 275system.cpu.dtb.data_hits 3154 # DTB hits 276system.cpu.dtb.data_misses 85 # DTB misses 277system.cpu.dtb.data_acv 0 # DTB access violations 278system.cpu.dtb.data_accesses 3239 # DTB accesses 279system.cpu.itb.fetch_hits 2196 # ITB hits 280system.cpu.itb.fetch_misses 38 # ITB misses 281system.cpu.itb.fetch_acv 0 # ITB acv 282system.cpu.itb.fetch_accesses 2234 # ITB accesses 283system.cpu.itb.read_hits 0 # DTB read hits 284system.cpu.itb.read_misses 0 # DTB read misses 285system.cpu.itb.read_acv 0 # DTB read access violations 286system.cpu.itb.read_accesses 0 # DTB read accesses 287system.cpu.itb.write_hits 0 # DTB write hits 288system.cpu.itb.write_misses 0 # DTB write misses 289system.cpu.itb.write_acv 0 # DTB write access violations 290system.cpu.itb.write_accesses 0 # DTB write accesses 291system.cpu.itb.data_hits 0 # DTB hits 292system.cpu.itb.data_misses 0 # DTB misses 293system.cpu.itb.data_acv 0 # DTB access violations 294system.cpu.itb.data_accesses 0 # DTB accesses 295system.cpu.workload.num_syscalls 17 # Number of system calls 296system.cpu.numCycles 41076 # number of cpu cycles simulated 297system.cpu.numWorkItemsStarted 0 # number of work items this cpu started 298system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 299system.cpu.fetch.icacheStallCycles 8744 # Number of cycles fetch is stalled on an Icache miss 300system.cpu.fetch.Insts 16221 # Number of instructions fetch has processed 301system.cpu.fetch.Branches 2806 # Number of branches that fetch encountered 302system.cpu.fetch.predictedBranches 1081 # Number of branches that fetch has predicted taken 303system.cpu.fetch.Cycles 4165 # Number of cycles fetch has run and was not squashing or blocked 304system.cpu.fetch.SquashCycles 1040 # Number of cycles fetch has spent squashing 305system.cpu.fetch.MiscStallCycles 25 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 306system.cpu.fetch.PendingTrapStallCycles 801 # Number of stall cycles due to pending traps 307system.cpu.fetch.CacheLines 2196 # Number of cache lines fetched 308system.cpu.fetch.IcacheSquashes 338 # Number of outstanding Icache misses that were squashed 309system.cpu.fetch.rateDist::samples 14255 # Number of instructions fetched each cycle (Total) 310system.cpu.fetch.rateDist::mean 1.137917 # Number of instructions fetched each cycle (Total) 311system.cpu.fetch.rateDist::stdev 2.547719 # Number of instructions fetched each cycle (Total) 312system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 313system.cpu.fetch.rateDist::0 11405 80.01% 80.01% # Number of instructions fetched each cycle (Total) 314system.cpu.fetch.rateDist::1 289 2.03% 82.03% # Number of instructions fetched each cycle (Total) 315system.cpu.fetch.rateDist::2 215 1.51% 83.54% # Number of instructions fetched each cycle (Total) 316system.cpu.fetch.rateDist::3 201 1.41% 84.95% # Number of instructions fetched each cycle (Total) 317system.cpu.fetch.rateDist::4 243 1.70% 86.66% # Number of instructions fetched each cycle (Total) 318system.cpu.fetch.rateDist::5 210 1.47% 88.13% # Number of instructions fetched each cycle (Total) 319system.cpu.fetch.rateDist::6 240 1.68% 89.81% # Number of instructions fetched each cycle (Total) 320system.cpu.fetch.rateDist::7 179 1.26% 91.07% # Number of instructions fetched each cycle (Total) 321system.cpu.fetch.rateDist::8 1273 8.93% 100.00% # Number of instructions fetched each cycle (Total) 322system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 323system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 324system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 325system.cpu.fetch.rateDist::total 14255 # Number of instructions fetched each cycle (Total) 326system.cpu.fetch.branchRate 0.068312 # Number of branch fetches per cycle 327system.cpu.fetch.rate 0.394902 # Number of inst fetches per cycle 328system.cpu.decode.IdleCycles 8821 # Number of cycles decode is idle 329system.cpu.decode.BlockedCycles 2387 # Number of cycles decode is blocked 330system.cpu.decode.RunCycles 2410 # Number of cycles decode is running 331system.cpu.decode.UnblockCycles 194 # Number of cycles decode is unblocking 332system.cpu.decode.SquashCycles 443 # Number of cycles decode is squashing 333system.cpu.decode.BranchResolved 229 # Number of times decode resolved a branch 334system.cpu.decode.BranchMispred 82 # Number of times decode detected a branch misprediction 335system.cpu.decode.DecodedInsts 14785 # Number of instructions handled by decode 336system.cpu.decode.SquashedInsts 224 # Number of squashed instructions handled by decode 337system.cpu.rename.SquashCycles 443 # Number of cycles rename is squashing 338system.cpu.rename.IdleCycles 8987 # Number of cycles rename is idle 339system.cpu.rename.BlockCycles 1032 # Number of cycles rename is blocking 340system.cpu.rename.serializeStallCycles 429 # count of cycles rename stalled for serializing inst 341system.cpu.rename.RunCycles 2422 # Number of cycles rename is running 342system.cpu.rename.UnblockCycles 942 # Number of cycles rename is unblocking 343system.cpu.rename.RenamedInsts 14195 # Number of instructions processed by rename 344system.cpu.rename.ROBFullEvents 24 # Number of times rename has blocked due to ROB full 345system.cpu.rename.IQFullEvents 7 # Number of times rename has blocked due to IQ full 346system.cpu.rename.LQFullEvents 42 # Number of times rename has blocked due to LQ full 347system.cpu.rename.SQFullEvents 850 # Number of times rename has blocked due to SQ full 348system.cpu.rename.RenamedOperands 10723 # Number of destination operands rename has renamed 349system.cpu.rename.RenameLookups 17814 # Number of register rename lookups that rename has made 350system.cpu.rename.int_rename_lookups 17805 # Number of integer rename lookups 351system.cpu.rename.fp_rename_lookups 8 # Number of floating rename lookups 352system.cpu.rename.CommittedMaps 4570 # Number of HB maps that are committed 353system.cpu.rename.UndoneMaps 6153 # Number of HB maps that are undone due to squashing 354system.cpu.rename.serializingInsts 32 # count of serializing insts renamed 355system.cpu.rename.tempSerializingInsts 24 # count of temporary serializing insts renamed 356system.cpu.rename.skidInsts 504 # count of insts added to the skid buffer 357system.cpu.memDep0.insertedLoads 2660 # Number of loads inserted to the mem dependence unit. 358system.cpu.memDep0.insertedStores 1309 # Number of stores inserted to the mem dependence unit. 359system.cpu.memDep0.conflictingLoads 5 # Number of conflicting loads. 360system.cpu.memDep0.conflictingStores 0 # Number of conflicting stores. 361system.cpu.iq.iqInstsAdded 12882 # Number of instructions added to the IQ (excludes non-spec) 362system.cpu.iq.iqNonSpecInstsAdded 28 # Number of non-speculative instructions added to the IQ 363system.cpu.iq.iqInstsIssued 10718 # Number of instructions issued 364system.cpu.iq.iqSquashedInstsIssued 21 # Number of squashed instructions issued 365system.cpu.iq.iqSquashedInstsExamined 6142 # Number of squashed instructions iterated over during squash; mainly for profiling 366system.cpu.iq.iqSquashedOperandsExamined 3483 # Number of squashed operands that are examined and possibly removed from graph 367system.cpu.iq.iqSquashedNonSpecRemoved 11 # Number of squashed non-spec instructions that were removed 368system.cpu.iq.issued_per_cycle::samples 14255 # Number of insts issued each cycle 369system.cpu.iq.issued_per_cycle::mean 0.751877 # Number of insts issued each cycle 370system.cpu.iq.issued_per_cycle::stdev 1.485144 # Number of insts issued each cycle 371system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 372system.cpu.iq.issued_per_cycle::0 10249 71.90% 71.90% # Number of insts issued each cycle 373system.cpu.iq.issued_per_cycle::1 1278 8.97% 80.86% # Number of insts issued each cycle 374system.cpu.iq.issued_per_cycle::2 900 6.31% 87.18% # Number of insts issued each cycle 375system.cpu.iq.issued_per_cycle::3 686 4.81% 91.99% # Number of insts issued each cycle 376system.cpu.iq.issued_per_cycle::4 522 3.66% 95.65% # Number of insts issued each cycle 377system.cpu.iq.issued_per_cycle::5 330 2.31% 97.97% # Number of insts issued each cycle 378system.cpu.iq.issued_per_cycle::6 212 1.49% 99.45% # Number of insts issued each cycle 379system.cpu.iq.issued_per_cycle::7 52 0.36% 99.82% # Number of insts issued each cycle 380system.cpu.iq.issued_per_cycle::8 26 0.18% 100.00% # Number of insts issued each cycle 381system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 382system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 383system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 384system.cpu.iq.issued_per_cycle::total 14255 # Number of insts issued each cycle 385system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 386system.cpu.iq.fu_full::IntAlu 30 20.69% 20.69% # attempts to use FU when none available 387system.cpu.iq.fu_full::IntMult 0 0.00% 20.69% # attempts to use FU when none available 388system.cpu.iq.fu_full::IntDiv 0 0.00% 20.69% # attempts to use FU when none available 389system.cpu.iq.fu_full::FloatAdd 0 0.00% 20.69% # attempts to use FU when none available 390system.cpu.iq.fu_full::FloatCmp 0 0.00% 20.69% # attempts to use FU when none available 391system.cpu.iq.fu_full::FloatCvt 0 0.00% 20.69% # attempts to use FU when none available 392system.cpu.iq.fu_full::FloatMult 0 0.00% 20.69% # attempts to use FU when none available 393system.cpu.iq.fu_full::FloatDiv 0 0.00% 20.69% # attempts to use FU when none available 394system.cpu.iq.fu_full::FloatSqrt 0 0.00% 20.69% # attempts to use FU when none available 395system.cpu.iq.fu_full::SimdAdd 0 0.00% 20.69% # attempts to use FU when none available 396system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 20.69% # attempts to use FU when none available 397system.cpu.iq.fu_full::SimdAlu 0 0.00% 20.69% # attempts to use FU when none available 398system.cpu.iq.fu_full::SimdCmp 0 0.00% 20.69% # attempts to use FU when none available 399system.cpu.iq.fu_full::SimdCvt 0 0.00% 20.69% # attempts to use FU when none available 400system.cpu.iq.fu_full::SimdMisc 0 0.00% 20.69% # attempts to use FU when none available 401system.cpu.iq.fu_full::SimdMult 0 0.00% 20.69% # attempts to use FU when none available 402system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 20.69% # attempts to use FU when none available 403system.cpu.iq.fu_full::SimdShift 0 0.00% 20.69% # attempts to use FU when none available 404system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 20.69% # attempts to use FU when none available 405system.cpu.iq.fu_full::SimdSqrt 0 0.00% 20.69% # attempts to use FU when none available 406system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 20.69% # attempts to use FU when none available 407system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 20.69% # attempts to use FU when none available 408system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 20.69% # attempts to use FU when none available 409system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 20.69% # attempts to use FU when none available 410system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 20.69% # attempts to use FU when none available 411system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 20.69% # attempts to use FU when none available 412system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 20.69% # attempts to use FU when none available 413system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 20.69% # attempts to use FU when none available 414system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 20.69% # attempts to use FU when none available 415system.cpu.iq.fu_full::MemRead 73 50.34% 71.03% # attempts to use FU when none available 416system.cpu.iq.fu_full::MemWrite 42 28.97% 100.00% # attempts to use FU when none available 417system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 418system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 419system.cpu.iq.FU_type_0::No_OpClass 2 0.02% 0.02% # Type of FU issued 420system.cpu.iq.FU_type_0::IntAlu 7258 67.72% 67.74% # Type of FU issued 421system.cpu.iq.FU_type_0::IntMult 1 0.01% 67.75% # Type of FU issued 422system.cpu.iq.FU_type_0::IntDiv 0 0.00% 67.75% # Type of FU issued 423system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 67.76% # Type of FU issued 424system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.76% # Type of FU issued 425system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 67.76% # Type of FU issued 426system.cpu.iq.FU_type_0::FloatMult 0 0.00% 67.76% # Type of FU issued 427system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 67.76% # Type of FU issued 428system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 67.76% # Type of FU issued 429system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.76% # Type of FU issued 430system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.76% # Type of FU issued 431system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.76% # Type of FU issued 432system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.76% # Type of FU issued 433system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.76% # Type of FU issued 434system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.76% # Type of FU issued 435system.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.76% # Type of FU issued 436system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.76% # Type of FU issued 437system.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.76% # Type of FU issued 438system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.76% # Type of FU issued 439system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.76% # Type of FU issued 440system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.76% # Type of FU issued 441system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.76% # Type of FU issued 442system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.76% # Type of FU issued 443system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.76% # Type of FU issued 444system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.76% # Type of FU issued 445system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 67.76% # Type of FU issued 446system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.76% # Type of FU issued 447system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.76% # Type of FU issued 448system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.76% # Type of FU issued 449system.cpu.iq.FU_type_0::MemRead 2331 21.75% 89.51% # Type of FU issued 450system.cpu.iq.FU_type_0::MemWrite 1124 10.49% 100.00% # Type of FU issued 451system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 452system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 453system.cpu.iq.FU_type_0::total 10718 # Type of FU issued 454system.cpu.iq.rate 0.260931 # Inst issue rate 455system.cpu.iq.fu_busy_cnt 145 # FU busy when requested 456system.cpu.iq.fu_busy_rate 0.013529 # FU busy rate (busy events/executed inst) 457system.cpu.iq.int_inst_queue_reads 35836 # Number of integer instruction queue reads 458system.cpu.iq.int_inst_queue_writes 19060 # Number of integer instruction queue writes 459system.cpu.iq.int_inst_queue_wakeup_accesses 9783 # Number of integer instruction queue wakeup accesses 460system.cpu.iq.fp_inst_queue_reads 21 # Number of floating instruction queue reads 461system.cpu.iq.fp_inst_queue_writes 10 # Number of floating instruction queue writes 462system.cpu.iq.fp_inst_queue_wakeup_accesses 10 # Number of floating instruction queue wakeup accesses 463system.cpu.iq.int_alu_accesses 10850 # Number of integer alu accesses 464system.cpu.iq.fp_alu_accesses 11 # Number of floating point alu accesses 465system.cpu.iew.lsq.thread0.forwLoads 73 # Number of loads that had data forwarded from stores 466system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 467system.cpu.iew.lsq.thread0.squashedLoads 1477 # Number of loads squashed 468system.cpu.iew.lsq.thread0.ignoredResponses 0 # Number of memory responses ignored because the instruction is squashed 469system.cpu.iew.lsq.thread0.memOrderViolation 20 # Number of memory ordering violations 470system.cpu.iew.lsq.thread0.squashedStores 444 # Number of stores squashed 471system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 472system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 473system.cpu.iew.lsq.thread0.rescheduledLoads 1 # Number of loads that were rescheduled 474system.cpu.iew.lsq.thread0.cacheBlocked 70 # Number of times an access to memory failed due to the cache being blocked 475system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 476system.cpu.iew.iewSquashCycles 443 # Number of cycles IEW is squashing 477system.cpu.iew.iewBlockCycles 1002 # Number of cycles IEW is blocking 478system.cpu.iew.iewUnblockCycles 13 # Number of cycles IEW is unblocking 479system.cpu.iew.iewDispatchedInsts 12999 # Number of instructions dispatched to IQ 480system.cpu.iew.iewDispSquashedInsts 102 # Number of squashed instructions skipped by dispatch 481system.cpu.iew.iewDispLoadInsts 2660 # Number of dispatched load instructions 482system.cpu.iew.iewDispStoreInsts 1309 # Number of dispatched store instructions 483system.cpu.iew.iewDispNonSpecInsts 28 # Number of dispatched non-speculative instructions 484system.cpu.iew.iewIQFullEvents 1 # Number of times the IQ has become full, causing a stall 485system.cpu.iew.iewLSQFullEvents 10 # Number of times the LSQ has become full, causing a stall 486system.cpu.iew.memOrderViolationEvents 20 # Number of memory order violations 487system.cpu.iew.predictedTakenIncorrect 79 # Number of branches that were predicted taken incorrectly 488system.cpu.iew.predictedNotTakenIncorrect 391 # Number of branches that were predicted not taken incorrectly 489system.cpu.iew.branchMispredicts 470 # Number of branch mispredicts detected at execute 490system.cpu.iew.iewExecutedInsts 10224 # Number of executed instructions 491system.cpu.iew.iewExecLoadInsts 2143 # Number of load instructions executed 492system.cpu.iew.iewExecSquashedInsts 494 # Number of squashed instructions skipped in execute 493system.cpu.iew.exec_swp 0 # number of swp insts executed 494system.cpu.iew.exec_nop 89 # number of nop insts executed 495system.cpu.iew.exec_refs 3244 # number of memory reference insts executed 496system.cpu.iew.exec_branches 1603 # Number of branches executed 497system.cpu.iew.exec_stores 1101 # Number of stores executed 498system.cpu.iew.exec_rate 0.248904 # Inst execution rate 499system.cpu.iew.wb_sent 9953 # cumulative count of insts sent to commit 500system.cpu.iew.wb_count 9793 # cumulative count of insts written-back 501system.cpu.iew.wb_producers 5300 # num instructions producing a value 502system.cpu.iew.wb_consumers 7279 # num instructions consuming a value 503system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 504system.cpu.iew.wb_rate 0.238412 # insts written-back per cycle 505system.cpu.iew.wb_fanout 0.728122 # average fanout of values written-back 506system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 507system.cpu.commit.commitSquashedInsts 6609 # The number of squashed insts skipped by commit 508system.cpu.commit.commitNonSpecStalls 17 # The number of times commit has been forced to stall to communicate backwards 509system.cpu.commit.branchMispredicts 402 # The number of times a branch was mispredicted 510system.cpu.commit.committed_per_cycle::samples 13051 # Number of insts commited each cycle 511system.cpu.commit.committed_per_cycle::mean 0.489541 # Number of insts commited each cycle 512system.cpu.commit.committed_per_cycle::stdev 1.404135 # Number of insts commited each cycle 513system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 514system.cpu.commit.committed_per_cycle::0 10600 81.22% 81.22% # Number of insts commited each cycle 515system.cpu.commit.committed_per_cycle::1 1162 8.90% 90.12% # Number of insts commited each cycle 516system.cpu.commit.committed_per_cycle::2 501 3.84% 93.96% # Number of insts commited each cycle 517system.cpu.commit.committed_per_cycle::3 211 1.62% 95.58% # Number of insts commited each cycle 518system.cpu.commit.committed_per_cycle::4 133 1.02% 96.60% # Number of insts commited each cycle 519system.cpu.commit.committed_per_cycle::5 75 0.57% 97.17% # Number of insts commited each cycle 520system.cpu.commit.committed_per_cycle::6 89 0.68% 97.85% # Number of insts commited each cycle 521system.cpu.commit.committed_per_cycle::7 89 0.68% 98.54% # Number of insts commited each cycle 522system.cpu.commit.committed_per_cycle::8 191 1.46% 100.00% # Number of insts commited each cycle 523system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 524system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 525system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 526system.cpu.commit.committed_per_cycle::total 13051 # Number of insts commited each cycle 527system.cpu.commit.committedInsts 6389 # Number of instructions committed 528system.cpu.commit.committedOps 6389 # Number of ops (including micro ops) committed 529system.cpu.commit.swp_count 0 # Number of s/w prefetches committed 530system.cpu.commit.refs 2048 # Number of memory references committed 531system.cpu.commit.loads 1183 # Number of loads committed 532system.cpu.commit.membars 0 # Number of memory barriers committed 533system.cpu.commit.branches 1050 # Number of branches committed 534system.cpu.commit.fp_insts 10 # Number of committed floating point instructions. 535system.cpu.commit.int_insts 6307 # Number of committed integer instructions. 536system.cpu.commit.function_calls 127 # Number of function calls committed. 537system.cpu.commit.op_class_0::No_OpClass 19 0.30% 0.30% # Class of committed instruction 538system.cpu.commit.op_class_0::IntAlu 4319 67.60% 67.90% # Class of committed instruction 539system.cpu.commit.op_class_0::IntMult 1 0.02% 67.91% # Class of committed instruction 540system.cpu.commit.op_class_0::IntDiv 0 0.00% 67.91% # Class of committed instruction 541system.cpu.commit.op_class_0::FloatAdd 2 0.03% 67.94% # Class of committed instruction 542system.cpu.commit.op_class_0::FloatCmp 0 0.00% 67.94% # Class of committed instruction 543system.cpu.commit.op_class_0::FloatCvt 0 0.00% 67.94% # Class of committed instruction 544system.cpu.commit.op_class_0::FloatMult 0 0.00% 67.94% # Class of committed instruction 545system.cpu.commit.op_class_0::FloatDiv 0 0.00% 67.94% # Class of committed instruction 546system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 67.94% # Class of committed instruction 547system.cpu.commit.op_class_0::SimdAdd 0 0.00% 67.94% # Class of committed instruction 548system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 67.94% # Class of committed instruction 549system.cpu.commit.op_class_0::SimdAlu 0 0.00% 67.94% # Class of committed instruction 550system.cpu.commit.op_class_0::SimdCmp 0 0.00% 67.94% # Class of committed instruction 551system.cpu.commit.op_class_0::SimdCvt 0 0.00% 67.94% # Class of committed instruction 552system.cpu.commit.op_class_0::SimdMisc 0 0.00% 67.94% # Class of committed instruction 553system.cpu.commit.op_class_0::SimdMult 0 0.00% 67.94% # Class of committed instruction 554system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 67.94% # Class of committed instruction 555system.cpu.commit.op_class_0::SimdShift 0 0.00% 67.94% # Class of committed instruction 556system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 67.94% # Class of committed instruction 557system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 67.94% # Class of committed instruction 558system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 67.94% # Class of committed instruction 559system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 67.94% # Class of committed instruction 560system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 67.94% # Class of committed instruction 561system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 67.94% # Class of committed instruction 562system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 67.94% # Class of committed instruction 563system.cpu.commit.op_class_0::SimdFloatMisc 0 0.00% 67.94% # Class of committed instruction 564system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 67.94% # Class of committed instruction 565system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 67.94% # Class of committed instruction 566system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 67.94% # Class of committed instruction 567system.cpu.commit.op_class_0::MemRead 1183 18.52% 86.46% # Class of committed instruction 568system.cpu.commit.op_class_0::MemWrite 865 13.54% 100.00% # Class of committed instruction 569system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction 570system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction 571system.cpu.commit.op_class_0::total 6389 # Class of committed instruction 572system.cpu.commit.bw_lim_events 191 # number cycles where commit BW limit reached 573system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits 574system.cpu.rob.rob_reads 25507 # The number of ROB reads 575system.cpu.rob.rob_writes 27214 # The number of ROB writes 576system.cpu.timesIdled 272 # Number of times that the entire CPU went into an idle state and unscheduled itself 577system.cpu.idleCycles 26821 # Total number of cycles that the CPU has spent unscheduled due to idling 578system.cpu.committedInsts 6372 # Number of Instructions Simulated 579system.cpu.committedOps 6372 # Number of Ops (including micro ops) Simulated 580system.cpu.cpi 6.446328 # CPI: Cycles Per Instruction 581system.cpu.cpi_total 6.446328 # CPI: Total CPI of All Threads 582system.cpu.ipc 0.155127 # IPC: Instructions Per Cycle 583system.cpu.ipc_total 0.155127 # IPC: Total IPC of All Threads 584system.cpu.int_regfile_reads 12991 # number of integer regfile reads 585system.cpu.int_regfile_writes 7455 # number of integer regfile writes 586system.cpu.fp_regfile_reads 8 # number of floating regfile reads 587system.cpu.fp_regfile_writes 2 # number of floating regfile writes 588system.cpu.misc_regfile_reads 1 # number of misc regfile reads 589system.cpu.misc_regfile_writes 1 # number of misc regfile writes
582system.cpu.toL2Bus.throughput 1520730371 # Throughput (bytes/s)
583system.cpu.toL2Bus.trans_dist::ReadReq 416 # Transaction distribution 584system.cpu.toL2Bus.trans_dist::ReadResp 416 # Transaction distribution 585system.cpu.toL2Bus.trans_dist::ReadExReq 72 # Transaction distribution 586system.cpu.toL2Bus.trans_dist::ReadExResp 72 # Transaction distribution 587system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 628 # Packet count per connected master and slave (bytes) 588system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 348 # Packet count per connected master and slave (bytes) 589system.cpu.toL2Bus.pkt_count::total 976 # Packet count per connected master and slave (bytes)	590system.cpu.toL2Bus.trans_dist::ReadReq 416 # Transaction distribution 591system.cpu.toL2Bus.trans_dist::ReadResp 416 # Transaction distribution 592system.cpu.toL2Bus.trans_dist::ReadExReq 72 # Transaction distribution 593system.cpu.toL2Bus.trans_dist::ReadExResp 72 # Transaction distribution 594system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 628 # Packet count per connected master and slave (bytes) 595system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 348 # Packet count per connected master and slave (bytes) 596system.cpu.toL2Bus.pkt_count::total 976 # Packet count per connected master and slave (bytes)
590system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 20096 # Cumulative packet size per connected master and slave (bytes) 591system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 11136 # Cumulative packet size per connected master and slave (bytes) 592system.cpu.toL2Bus.tot_pkt_size::total 31232 # Cumulative packet size per connected master and slave (bytes) 593system.cpu.toL2Bus.data_through_bus 31232 # Total data (bytes) 594system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)	597system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 20096 # Cumulative packet size per connected master and slave (bytes) 598system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 11136 # Cumulative packet size per connected master and slave (bytes) 599system.cpu.toL2Bus.pkt_size::total 31232 # Cumulative packet size per connected master and slave (bytes) 600system.cpu.toL2Bus.snoops 0 # Total snoops (count) 601system.cpu.toL2Bus.snoop_fanout::samples 488 # Request fanout histogram 602system.cpu.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram 603system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram 604system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 605system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 606system.cpu.toL2Bus.snoop_fanout::1 488 100.00% 100.00% # Request fanout histogram 607system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 608system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 609system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram 610system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram 611system.cpu.toL2Bus.snoop_fanout::total 488 # Request fanout histogram
595system.cpu.toL2Bus.reqLayer0.occupancy 244000 # Layer occupancy (ticks) 596system.cpu.toL2Bus.reqLayer0.utilization 1.2 # Layer utilization (%) 597system.cpu.toL2Bus.respLayer0.occupancy 528500 # Layer occupancy (ticks) 598system.cpu.toL2Bus.respLayer0.utilization 2.6 # Layer utilization (%) 599system.cpu.toL2Bus.respLayer1.occupancy 276000 # Layer occupancy (ticks) 600system.cpu.toL2Bus.respLayer1.utilization 1.3 # Layer utilization (%) 601system.cpu.icache.tags.replacements 0 # number of replacements 602system.cpu.icache.tags.tagsinuse 158.374396 # Cycle average of tags in use 603system.cpu.icache.tags.total_refs 1718 # Total number of references to valid blocks. 604system.cpu.icache.tags.sampled_refs 314 # Sample count of references to valid blocks. 605system.cpu.icache.tags.avg_refs 5.471338 # Average number of references to valid blocks. 606system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 607system.cpu.icache.tags.occ_blocks::cpu.inst 158.374396 # Average occupied blocks per requestor 608system.cpu.icache.tags.occ_percent::cpu.inst 0.077331 # Average percentage of cache occupancy 609system.cpu.icache.tags.occ_percent::total 0.077331 # Average percentage of cache occupancy 610system.cpu.icache.tags.occ_task_id_blocks::1024 314 # Occupied blocks per task id 611system.cpu.icache.tags.age_task_id_blocks_1024::0 150 # Occupied blocks per task id 612system.cpu.icache.tags.age_task_id_blocks_1024::1 164 # Occupied blocks per task id 613system.cpu.icache.tags.occ_task_id_percent::1024 0.153320 # Percentage of cache occupancy per task id 614system.cpu.icache.tags.tag_accesses 4706 # Number of tag accesses 615system.cpu.icache.tags.data_accesses 4706 # Number of data accesses 616system.cpu.icache.ReadReq_hits::cpu.inst 1718 # number of ReadReq hits 617system.cpu.icache.ReadReq_hits::total 1718 # number of ReadReq hits 618system.cpu.icache.demand_hits::cpu.inst 1718 # number of demand (read+write) hits 619system.cpu.icache.demand_hits::total 1718 # number of demand (read+write) hits 620system.cpu.icache.overall_hits::cpu.inst 1718 # number of overall hits 621system.cpu.icache.overall_hits::total 1718 # number of overall hits 622system.cpu.icache.ReadReq_misses::cpu.inst 478 # number of ReadReq misses 623system.cpu.icache.ReadReq_misses::total 478 # number of ReadReq misses 624system.cpu.icache.demand_misses::cpu.inst 478 # number of demand (read+write) misses 625system.cpu.icache.demand_misses::total 478 # number of demand (read+write) misses 626system.cpu.icache.overall_misses::cpu.inst 478 # number of overall misses 627system.cpu.icache.overall_misses::total 478 # number of overall misses 628system.cpu.icache.ReadReq_miss_latency::cpu.inst 31723500 # number of ReadReq miss cycles 629system.cpu.icache.ReadReq_miss_latency::total 31723500 # number of ReadReq miss cycles 630system.cpu.icache.demand_miss_latency::cpu.inst 31723500 # number of demand (read+write) miss cycles 631system.cpu.icache.demand_miss_latency::total 31723500 # number of demand (read+write) miss cycles 632system.cpu.icache.overall_miss_latency::cpu.inst 31723500 # number of overall miss cycles 633system.cpu.icache.overall_miss_latency::total 31723500 # number of overall miss cycles 634system.cpu.icache.ReadReq_accesses::cpu.inst 2196 # number of ReadReq accesses(hits+misses) 635system.cpu.icache.ReadReq_accesses::total 2196 # number of ReadReq accesses(hits+misses) 636system.cpu.icache.demand_accesses::cpu.inst 2196 # number of demand (read+write) accesses 637system.cpu.icache.demand_accesses::total 2196 # number of demand (read+write) accesses 638system.cpu.icache.overall_accesses::cpu.inst 2196 # number of overall (read+write) accesses 639system.cpu.icache.overall_accesses::total 2196 # number of overall (read+write) accesses 640system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.217668 # miss rate for ReadReq accesses 641system.cpu.icache.ReadReq_miss_rate::total 0.217668 # miss rate for ReadReq accesses 642system.cpu.icache.demand_miss_rate::cpu.inst 0.217668 # miss rate for demand accesses 643system.cpu.icache.demand_miss_rate::total 0.217668 # miss rate for demand accesses 644system.cpu.icache.overall_miss_rate::cpu.inst 0.217668 # miss rate for overall accesses 645system.cpu.icache.overall_miss_rate::total 0.217668 # miss rate for overall accesses 646system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 66367.154812 # average ReadReq miss latency 647system.cpu.icache.ReadReq_avg_miss_latency::total 66367.154812 # average ReadReq miss latency 648system.cpu.icache.demand_avg_miss_latency::cpu.inst 66367.154812 # average overall miss latency 649system.cpu.icache.demand_avg_miss_latency::total 66367.154812 # average overall miss latency 650system.cpu.icache.overall_avg_miss_latency::cpu.inst 66367.154812 # average overall miss latency 651system.cpu.icache.overall_avg_miss_latency::total 66367.154812 # average overall miss latency 652system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 653system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 654system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 655system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 656system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 657system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 658system.cpu.icache.fast_writes 0 # number of fast writes performed 659system.cpu.icache.cache_copies 0 # number of cache copies performed 660system.cpu.icache.ReadReq_mshr_hits::cpu.inst 164 # number of ReadReq MSHR hits 661system.cpu.icache.ReadReq_mshr_hits::total 164 # number of ReadReq MSHR hits 662system.cpu.icache.demand_mshr_hits::cpu.inst 164 # number of demand (read+write) MSHR hits 663system.cpu.icache.demand_mshr_hits::total 164 # number of demand (read+write) MSHR hits 664system.cpu.icache.overall_mshr_hits::cpu.inst 164 # number of overall MSHR hits 665system.cpu.icache.overall_mshr_hits::total 164 # number of overall MSHR hits 666system.cpu.icache.ReadReq_mshr_misses::cpu.inst 314 # number of ReadReq MSHR misses 667system.cpu.icache.ReadReq_mshr_misses::total 314 # number of ReadReq MSHR misses 668system.cpu.icache.demand_mshr_misses::cpu.inst 314 # number of demand (read+write) MSHR misses 669system.cpu.icache.demand_mshr_misses::total 314 # number of demand (read+write) MSHR misses 670system.cpu.icache.overall_mshr_misses::cpu.inst 314 # number of overall MSHR misses 671system.cpu.icache.overall_mshr_misses::total 314 # number of overall MSHR misses 672system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 22315500 # number of ReadReq MSHR miss cycles 673system.cpu.icache.ReadReq_mshr_miss_latency::total 22315500 # number of ReadReq MSHR miss cycles 674system.cpu.icache.demand_mshr_miss_latency::cpu.inst 22315500 # number of demand (read+write) MSHR miss cycles 675system.cpu.icache.demand_mshr_miss_latency::total 22315500 # number of demand (read+write) MSHR miss cycles 676system.cpu.icache.overall_mshr_miss_latency::cpu.inst 22315500 # number of overall MSHR miss cycles 677system.cpu.icache.overall_mshr_miss_latency::total 22315500 # number of overall MSHR miss cycles 678system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.142987 # mshr miss rate for ReadReq accesses 679system.cpu.icache.ReadReq_mshr_miss_rate::total 0.142987 # mshr miss rate for ReadReq accesses 680system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.142987 # mshr miss rate for demand accesses 681system.cpu.icache.demand_mshr_miss_rate::total 0.142987 # mshr miss rate for demand accesses 682system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.142987 # mshr miss rate for overall accesses 683system.cpu.icache.overall_mshr_miss_rate::total 0.142987 # mshr miss rate for overall accesses 684system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 71068.471338 # average ReadReq mshr miss latency 685system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71068.471338 # average ReadReq mshr miss latency 686system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 71068.471338 # average overall mshr miss latency 687system.cpu.icache.demand_avg_mshr_miss_latency::total 71068.471338 # average overall mshr miss latency 688system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 71068.471338 # average overall mshr miss latency 689system.cpu.icache.overall_avg_mshr_miss_latency::total 71068.471338 # average overall mshr miss latency 690system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 691system.cpu.l2cache.tags.replacements 0 # number of replacements 692system.cpu.l2cache.tags.tagsinuse 218.773509 # Cycle average of tags in use 693system.cpu.l2cache.tags.total_refs 1 # Total number of references to valid blocks. 694system.cpu.l2cache.tags.sampled_refs 415 # Sample count of references to valid blocks. 695system.cpu.l2cache.tags.avg_refs 0.002410 # Average number of references to valid blocks. 696system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 697system.cpu.l2cache.tags.occ_blocks::cpu.inst 158.460945 # Average occupied blocks per requestor 698system.cpu.l2cache.tags.occ_blocks::cpu.data 60.312564 # Average occupied blocks per requestor 699system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004836 # Average percentage of cache occupancy 700system.cpu.l2cache.tags.occ_percent::cpu.data 0.001841 # Average percentage of cache occupancy 701system.cpu.l2cache.tags.occ_percent::total 0.006676 # Average percentage of cache occupancy 702system.cpu.l2cache.tags.occ_task_id_blocks::1024 415 # Occupied blocks per task id 703system.cpu.l2cache.tags.age_task_id_blocks_1024::0 191 # Occupied blocks per task id 704system.cpu.l2cache.tags.age_task_id_blocks_1024::1 224 # Occupied blocks per task id 705system.cpu.l2cache.tags.occ_task_id_percent::1024 0.012665 # Percentage of cache occupancy per task id 706system.cpu.l2cache.tags.tag_accesses 4391 # Number of tag accesses 707system.cpu.l2cache.tags.data_accesses 4391 # Number of data accesses 708system.cpu.l2cache.ReadReq_hits::cpu.inst 1 # number of ReadReq hits 709system.cpu.l2cache.ReadReq_hits::total 1 # number of ReadReq hits 710system.cpu.l2cache.demand_hits::cpu.inst 1 # number of demand (read+write) hits 711system.cpu.l2cache.demand_hits::total 1 # number of demand (read+write) hits 712system.cpu.l2cache.overall_hits::cpu.inst 1 # number of overall hits 713system.cpu.l2cache.overall_hits::total 1 # number of overall hits 714system.cpu.l2cache.ReadReq_misses::cpu.inst 313 # number of ReadReq misses 715system.cpu.l2cache.ReadReq_misses::cpu.data 102 # number of ReadReq misses 716system.cpu.l2cache.ReadReq_misses::total 415 # number of ReadReq misses 717system.cpu.l2cache.ReadExReq_misses::cpu.data 72 # number of ReadExReq misses 718system.cpu.l2cache.ReadExReq_misses::total 72 # number of ReadExReq misses 719system.cpu.l2cache.demand_misses::cpu.inst 313 # number of demand (read+write) misses 720system.cpu.l2cache.demand_misses::cpu.data 174 # number of demand (read+write) misses 721system.cpu.l2cache.demand_misses::total 487 # number of demand (read+write) misses 722system.cpu.l2cache.overall_misses::cpu.inst 313 # number of overall misses 723system.cpu.l2cache.overall_misses::cpu.data 174 # number of overall misses 724system.cpu.l2cache.overall_misses::total 487 # number of overall misses 725system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 21990500 # number of ReadReq miss cycles 726system.cpu.l2cache.ReadReq_miss_latency::cpu.data 7915750 # number of ReadReq miss cycles 727system.cpu.l2cache.ReadReq_miss_latency::total 29906250 # number of ReadReq miss cycles 728system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5408750 # number of ReadExReq miss cycles 729system.cpu.l2cache.ReadExReq_miss_latency::total 5408750 # number of ReadExReq miss cycles 730system.cpu.l2cache.demand_miss_latency::cpu.inst 21990500 # number of demand (read+write) miss cycles 731system.cpu.l2cache.demand_miss_latency::cpu.data 13324500 # number of demand (read+write) miss cycles 732system.cpu.l2cache.demand_miss_latency::total 35315000 # number of demand (read+write) miss cycles 733system.cpu.l2cache.overall_miss_latency::cpu.inst 21990500 # number of overall miss cycles 734system.cpu.l2cache.overall_miss_latency::cpu.data 13324500 # number of overall miss cycles 735system.cpu.l2cache.overall_miss_latency::total 35315000 # number of overall miss cycles 736system.cpu.l2cache.ReadReq_accesses::cpu.inst 314 # number of ReadReq accesses(hits+misses) 737system.cpu.l2cache.ReadReq_accesses::cpu.data 102 # number of ReadReq accesses(hits+misses) 738system.cpu.l2cache.ReadReq_accesses::total 416 # number of ReadReq accesses(hits+misses) 739system.cpu.l2cache.ReadExReq_accesses::cpu.data 72 # number of ReadExReq accesses(hits+misses) 740system.cpu.l2cache.ReadExReq_accesses::total 72 # number of ReadExReq accesses(hits+misses) 741system.cpu.l2cache.demand_accesses::cpu.inst 314 # number of demand (read+write) accesses 742system.cpu.l2cache.demand_accesses::cpu.data 174 # number of demand (read+write) accesses 743system.cpu.l2cache.demand_accesses::total 488 # number of demand (read+write) accesses 744system.cpu.l2cache.overall_accesses::cpu.inst 314 # number of overall (read+write) accesses 745system.cpu.l2cache.overall_accesses::cpu.data 174 # number of overall (read+write) accesses 746system.cpu.l2cache.overall_accesses::total 488 # number of overall (read+write) accesses 747system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.996815 # miss rate for ReadReq accesses 748system.cpu.l2cache.ReadReq_miss_rate::cpu.data 1 # miss rate for ReadReq accesses 749system.cpu.l2cache.ReadReq_miss_rate::total 0.997596 # miss rate for ReadReq accesses 750system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses 751system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses 752system.cpu.l2cache.demand_miss_rate::cpu.inst 0.996815 # miss rate for demand accesses 753system.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses 754system.cpu.l2cache.demand_miss_rate::total 0.997951 # miss rate for demand accesses 755system.cpu.l2cache.overall_miss_rate::cpu.inst 0.996815 # miss rate for overall accesses 756system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses 757system.cpu.l2cache.overall_miss_rate::total 0.997951 # miss rate for overall accesses 758system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 70257.188498 # average ReadReq miss latency 759system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 77605.392157 # average ReadReq miss latency 760system.cpu.l2cache.ReadReq_avg_miss_latency::total 72063.253012 # average ReadReq miss latency 761system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 75121.527778 # average ReadExReq miss latency 762system.cpu.l2cache.ReadExReq_avg_miss_latency::total 75121.527778 # average ReadExReq miss latency 763system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 70257.188498 # average overall miss latency 764system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76577.586207 # average overall miss latency 765system.cpu.l2cache.demand_avg_miss_latency::total 72515.400411 # average overall miss latency 766system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 70257.188498 # average overall miss latency 767system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76577.586207 # average overall miss latency 768system.cpu.l2cache.overall_avg_miss_latency::total 72515.400411 # average overall miss latency 769system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 770system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 771system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 772system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 773system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 774system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 775system.cpu.l2cache.fast_writes 0 # number of fast writes performed 776system.cpu.l2cache.cache_copies 0 # number of cache copies performed 777system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 313 # number of ReadReq MSHR misses 778system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 102 # number of ReadReq MSHR misses 779system.cpu.l2cache.ReadReq_mshr_misses::total 415 # number of ReadReq MSHR misses 780system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 72 # number of ReadExReq MSHR misses 781system.cpu.l2cache.ReadExReq_mshr_misses::total 72 # number of ReadExReq MSHR misses 782system.cpu.l2cache.demand_mshr_misses::cpu.inst 313 # number of demand (read+write) MSHR misses 783system.cpu.l2cache.demand_mshr_misses::cpu.data 174 # number of demand (read+write) MSHR misses 784system.cpu.l2cache.demand_mshr_misses::total 487 # number of demand (read+write) MSHR misses 785system.cpu.l2cache.overall_mshr_misses::cpu.inst 313 # number of overall MSHR misses 786system.cpu.l2cache.overall_mshr_misses::cpu.data 174 # number of overall MSHR misses 787system.cpu.l2cache.overall_mshr_misses::total 487 # number of overall MSHR misses 788system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 18043000 # number of ReadReq MSHR miss cycles 789system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 6661250 # number of ReadReq MSHR miss cycles 790system.cpu.l2cache.ReadReq_mshr_miss_latency::total 24704250 # number of ReadReq MSHR miss cycles 791system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4522750 # number of ReadExReq MSHR miss cycles 792system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4522750 # number of ReadExReq MSHR miss cycles 793system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 18043000 # number of demand (read+write) MSHR miss cycles 794system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 11184000 # number of demand (read+write) MSHR miss cycles 795system.cpu.l2cache.demand_mshr_miss_latency::total 29227000 # number of demand (read+write) MSHR miss cycles 796system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 18043000 # number of overall MSHR miss cycles 797system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 11184000 # number of overall MSHR miss cycles 798system.cpu.l2cache.overall_mshr_miss_latency::total 29227000 # number of overall MSHR miss cycles 799system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.996815 # mshr miss rate for ReadReq accesses 800system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses 801system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.997596 # mshr miss rate for ReadReq accesses 802system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses 803system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses 804system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.996815 # mshr miss rate for demand accesses 805system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses 806system.cpu.l2cache.demand_mshr_miss_rate::total 0.997951 # mshr miss rate for demand accesses 807system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.996815 # mshr miss rate for overall accesses 808system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses 809system.cpu.l2cache.overall_mshr_miss_rate::total 0.997951 # mshr miss rate for overall accesses 810system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 57645.367412 # average ReadReq mshr miss latency 811system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 65306.372549 # average ReadReq mshr miss latency 812system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 59528.313253 # average ReadReq mshr miss latency 813system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 62815.972222 # average ReadExReq mshr miss latency 814system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 62815.972222 # average ReadExReq mshr miss latency 815system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 57645.367412 # average overall mshr miss latency 816system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 64275.862069 # average overall mshr miss latency 817system.cpu.l2cache.demand_avg_mshr_miss_latency::total 60014.373717 # average overall mshr miss latency 818system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 57645.367412 # average overall mshr miss latency 819system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 64275.862069 # average overall mshr miss latency 820system.cpu.l2cache.overall_avg_mshr_miss_latency::total 60014.373717 # average overall mshr miss latency 821system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 822system.cpu.dcache.tags.replacements 0 # number of replacements 823system.cpu.dcache.tags.tagsinuse 107.148001 # Cycle average of tags in use 824system.cpu.dcache.tags.total_refs 2314 # Total number of references to valid blocks. 825system.cpu.dcache.tags.sampled_refs 174 # Sample count of references to valid blocks. 826system.cpu.dcache.tags.avg_refs 13.298851 # Average number of references to valid blocks. 827system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 828system.cpu.dcache.tags.occ_blocks::cpu.data 107.148001 # Average occupied blocks per requestor 829system.cpu.dcache.tags.occ_percent::cpu.data 0.026159 # Average percentage of cache occupancy 830system.cpu.dcache.tags.occ_percent::total 0.026159 # Average percentage of cache occupancy 831system.cpu.dcache.tags.occ_task_id_blocks::1024 174 # Occupied blocks per task id 832system.cpu.dcache.tags.age_task_id_blocks_1024::0 55 # Occupied blocks per task id 833system.cpu.dcache.tags.age_task_id_blocks_1024::1 119 # Occupied blocks per task id 834system.cpu.dcache.tags.occ_task_id_percent::1024 0.042480 # Percentage of cache occupancy per task id 835system.cpu.dcache.tags.tag_accesses 5846 # Number of tag accesses 836system.cpu.dcache.tags.data_accesses 5846 # Number of data accesses 837system.cpu.dcache.ReadReq_hits::cpu.data 1808 # number of ReadReq hits 838system.cpu.dcache.ReadReq_hits::total 1808 # number of ReadReq hits 839system.cpu.dcache.WriteReq_hits::cpu.data 506 # number of WriteReq hits 840system.cpu.dcache.WriteReq_hits::total 506 # number of WriteReq hits 841system.cpu.dcache.demand_hits::cpu.data 2314 # number of demand (read+write) hits 842system.cpu.dcache.demand_hits::total 2314 # number of demand (read+write) hits 843system.cpu.dcache.overall_hits::cpu.data 2314 # number of overall hits 844system.cpu.dcache.overall_hits::total 2314 # number of overall hits 845system.cpu.dcache.ReadReq_misses::cpu.data 163 # number of ReadReq misses 846system.cpu.dcache.ReadReq_misses::total 163 # number of ReadReq misses 847system.cpu.dcache.WriteReq_misses::cpu.data 359 # number of WriteReq misses 848system.cpu.dcache.WriteReq_misses::total 359 # number of WriteReq misses 849system.cpu.dcache.demand_misses::cpu.data 522 # number of demand (read+write) misses 850system.cpu.dcache.demand_misses::total 522 # number of demand (read+write) misses 851system.cpu.dcache.overall_misses::cpu.data 522 # number of overall misses 852system.cpu.dcache.overall_misses::total 522 # number of overall misses 853system.cpu.dcache.ReadReq_miss_latency::cpu.data 11503750 # number of ReadReq miss cycles 854system.cpu.dcache.ReadReq_miss_latency::total 11503750 # number of ReadReq miss cycles 855system.cpu.dcache.WriteReq_miss_latency::cpu.data 22566471 # number of WriteReq miss cycles 856system.cpu.dcache.WriteReq_miss_latency::total 22566471 # number of WriteReq miss cycles 857system.cpu.dcache.demand_miss_latency::cpu.data 34070221 # number of demand (read+write) miss cycles 858system.cpu.dcache.demand_miss_latency::total 34070221 # number of demand (read+write) miss cycles 859system.cpu.dcache.overall_miss_latency::cpu.data 34070221 # number of overall miss cycles 860system.cpu.dcache.overall_miss_latency::total 34070221 # number of overall miss cycles 861system.cpu.dcache.ReadReq_accesses::cpu.data 1971 # number of ReadReq accesses(hits+misses) 862system.cpu.dcache.ReadReq_accesses::total 1971 # number of ReadReq accesses(hits+misses) 863system.cpu.dcache.WriteReq_accesses::cpu.data 865 # number of WriteReq accesses(hits+misses) 864system.cpu.dcache.WriteReq_accesses::total 865 # number of WriteReq accesses(hits+misses) 865system.cpu.dcache.demand_accesses::cpu.data 2836 # number of demand (read+write) accesses 866system.cpu.dcache.demand_accesses::total 2836 # number of demand (read+write) accesses 867system.cpu.dcache.overall_accesses::cpu.data 2836 # number of overall (read+write) accesses 868system.cpu.dcache.overall_accesses::total 2836 # number of overall (read+write) accesses 869system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.082699 # miss rate for ReadReq accesses 870system.cpu.dcache.ReadReq_miss_rate::total 0.082699 # miss rate for ReadReq accesses 871system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.415029 # miss rate for WriteReq accesses 872system.cpu.dcache.WriteReq_miss_rate::total 0.415029 # miss rate for WriteReq accesses 873system.cpu.dcache.demand_miss_rate::cpu.data 0.184062 # miss rate for demand accesses 874system.cpu.dcache.demand_miss_rate::total 0.184062 # miss rate for demand accesses 875system.cpu.dcache.overall_miss_rate::cpu.data 0.184062 # miss rate for overall accesses 876system.cpu.dcache.overall_miss_rate::total 0.184062 # miss rate for overall accesses 877system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 70575.153374 # average ReadReq miss latency 878system.cpu.dcache.ReadReq_avg_miss_latency::total 70575.153374 # average ReadReq miss latency 879system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 62859.250696 # average WriteReq miss latency 880system.cpu.dcache.WriteReq_avg_miss_latency::total 62859.250696 # average WriteReq miss latency 881system.cpu.dcache.demand_avg_miss_latency::cpu.data 65268.622605 # average overall miss latency 882system.cpu.dcache.demand_avg_miss_latency::total 65268.622605 # average overall miss latency 883system.cpu.dcache.overall_avg_miss_latency::cpu.data 65268.622605 # average overall miss latency 884system.cpu.dcache.overall_avg_miss_latency::total 65268.622605 # average overall miss latency 885system.cpu.dcache.blocked_cycles::no_mshrs 1879 # number of cycles access was blocked 886system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 887system.cpu.dcache.blocked::no_mshrs 42 # number of cycles access was blocked 888system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 889system.cpu.dcache.avg_blocked_cycles::no_mshrs 44.738095 # average number of cycles each access was blocked 890system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 891system.cpu.dcache.fast_writes 0 # number of fast writes performed 892system.cpu.dcache.cache_copies 0 # number of cache copies performed 893system.cpu.dcache.ReadReq_mshr_hits::cpu.data 61 # number of ReadReq MSHR hits 894system.cpu.dcache.ReadReq_mshr_hits::total 61 # number of ReadReq MSHR hits 895system.cpu.dcache.WriteReq_mshr_hits::cpu.data 287 # number of WriteReq MSHR hits 896system.cpu.dcache.WriteReq_mshr_hits::total 287 # number of WriteReq MSHR hits 897system.cpu.dcache.demand_mshr_hits::cpu.data 348 # number of demand (read+write) MSHR hits 898system.cpu.dcache.demand_mshr_hits::total 348 # number of demand (read+write) MSHR hits 899system.cpu.dcache.overall_mshr_hits::cpu.data 348 # number of overall MSHR hits 900system.cpu.dcache.overall_mshr_hits::total 348 # number of overall MSHR hits 901system.cpu.dcache.ReadReq_mshr_misses::cpu.data 102 # number of ReadReq MSHR misses 902system.cpu.dcache.ReadReq_mshr_misses::total 102 # number of ReadReq MSHR misses 903system.cpu.dcache.WriteReq_mshr_misses::cpu.data 72 # number of WriteReq MSHR misses 904system.cpu.dcache.WriteReq_mshr_misses::total 72 # number of WriteReq MSHR misses 905system.cpu.dcache.demand_mshr_misses::cpu.data 174 # number of demand (read+write) MSHR misses 906system.cpu.dcache.demand_mshr_misses::total 174 # number of demand (read+write) MSHR misses 907system.cpu.dcache.overall_mshr_misses::cpu.data 174 # number of overall MSHR misses 908system.cpu.dcache.overall_mshr_misses::total 174 # number of overall MSHR misses 909system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 8025750 # number of ReadReq MSHR miss cycles 910system.cpu.dcache.ReadReq_mshr_miss_latency::total 8025750 # number of ReadReq MSHR miss cycles 911system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5483750 # number of WriteReq MSHR miss cycles 912system.cpu.dcache.WriteReq_mshr_miss_latency::total 5483750 # number of WriteReq MSHR miss cycles 913system.cpu.dcache.demand_mshr_miss_latency::cpu.data 13509500 # number of demand (read+write) MSHR miss cycles 914system.cpu.dcache.demand_mshr_miss_latency::total 13509500 # number of demand (read+write) MSHR miss cycles 915system.cpu.dcache.overall_mshr_miss_latency::cpu.data 13509500 # number of overall MSHR miss cycles 916system.cpu.dcache.overall_mshr_miss_latency::total 13509500 # number of overall MSHR miss cycles 917system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.051750 # mshr miss rate for ReadReq accesses 918system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.051750 # mshr miss rate for ReadReq accesses 919system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.083237 # mshr miss rate for WriteReq accesses 920system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.083237 # mshr miss rate for WriteReq accesses 921system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.061354 # mshr miss rate for demand accesses 922system.cpu.dcache.demand_mshr_miss_rate::total 0.061354 # mshr miss rate for demand accesses 923system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.061354 # mshr miss rate for overall accesses 924system.cpu.dcache.overall_mshr_miss_rate::total 0.061354 # mshr miss rate for overall accesses 925system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 78683.823529 # average ReadReq mshr miss latency 926system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78683.823529 # average ReadReq mshr miss latency 927system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76163.194444 # average WriteReq mshr miss latency 928system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76163.194444 # average WriteReq mshr miss latency 929system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 77640.804598 # average overall mshr miss latency 930system.cpu.dcache.demand_avg_mshr_miss_latency::total 77640.804598 # average overall mshr miss latency 931system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 77640.804598 # average overall mshr miss latency 932system.cpu.dcache.overall_avg_mshr_miss_latency::total 77640.804598 # average overall mshr miss latency 933system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 934 935---------- End Simulation Statistics ----------	612system.cpu.toL2Bus.reqLayer0.occupancy 244000 # Layer occupancy (ticks) 613system.cpu.toL2Bus.reqLayer0.utilization 1.2 # Layer utilization (%) 614system.cpu.toL2Bus.respLayer0.occupancy 528500 # Layer occupancy (ticks) 615system.cpu.toL2Bus.respLayer0.utilization 2.6 # Layer utilization (%) 616system.cpu.toL2Bus.respLayer1.occupancy 276000 # Layer occupancy (ticks) 617system.cpu.toL2Bus.respLayer1.utilization 1.3 # Layer utilization (%) 618system.cpu.icache.tags.replacements 0 # number of replacements 619system.cpu.icache.tags.tagsinuse 158.374396 # Cycle average of tags in use 620system.cpu.icache.tags.total_refs 1718 # Total number of references to valid blocks. 621system.cpu.icache.tags.sampled_refs 314 # Sample count of references to valid blocks. 622system.cpu.icache.tags.avg_refs 5.471338 # Average number of references to valid blocks. 623system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 624system.cpu.icache.tags.occ_blocks::cpu.inst 158.374396 # Average occupied blocks per requestor 625system.cpu.icache.tags.occ_percent::cpu.inst 0.077331 # Average percentage of cache occupancy 626system.cpu.icache.tags.occ_percent::total 0.077331 # Average percentage of cache occupancy 627system.cpu.icache.tags.occ_task_id_blocks::1024 314 # Occupied blocks per task id 628system.cpu.icache.tags.age_task_id_blocks_1024::0 150 # Occupied blocks per task id 629system.cpu.icache.tags.age_task_id_blocks_1024::1 164 # Occupied blocks per task id 630system.cpu.icache.tags.occ_task_id_percent::1024 0.153320 # Percentage of cache occupancy per task id 631system.cpu.icache.tags.tag_accesses 4706 # Number of tag accesses 632system.cpu.icache.tags.data_accesses 4706 # Number of data accesses 633system.cpu.icache.ReadReq_hits::cpu.inst 1718 # number of ReadReq hits 634system.cpu.icache.ReadReq_hits::total 1718 # number of ReadReq hits 635system.cpu.icache.demand_hits::cpu.inst 1718 # number of demand (read+write) hits 636system.cpu.icache.demand_hits::total 1718 # number of demand (read+write) hits 637system.cpu.icache.overall_hits::cpu.inst 1718 # number of overall hits 638system.cpu.icache.overall_hits::total 1718 # number of overall hits 639system.cpu.icache.ReadReq_misses::cpu.inst 478 # number of ReadReq misses 640system.cpu.icache.ReadReq_misses::total 478 # number of ReadReq misses 641system.cpu.icache.demand_misses::cpu.inst 478 # number of demand (read+write) misses 642system.cpu.icache.demand_misses::total 478 # number of demand (read+write) misses 643system.cpu.icache.overall_misses::cpu.inst 478 # number of overall misses 644system.cpu.icache.overall_misses::total 478 # number of overall misses 645system.cpu.icache.ReadReq_miss_latency::cpu.inst 31723500 # number of ReadReq miss cycles 646system.cpu.icache.ReadReq_miss_latency::total 31723500 # number of ReadReq miss cycles 647system.cpu.icache.demand_miss_latency::cpu.inst 31723500 # number of demand (read+write) miss cycles 648system.cpu.icache.demand_miss_latency::total 31723500 # number of demand (read+write) miss cycles 649system.cpu.icache.overall_miss_latency::cpu.inst 31723500 # number of overall miss cycles 650system.cpu.icache.overall_miss_latency::total 31723500 # number of overall miss cycles 651system.cpu.icache.ReadReq_accesses::cpu.inst 2196 # number of ReadReq accesses(hits+misses) 652system.cpu.icache.ReadReq_accesses::total 2196 # number of ReadReq accesses(hits+misses) 653system.cpu.icache.demand_accesses::cpu.inst 2196 # number of demand (read+write) accesses 654system.cpu.icache.demand_accesses::total 2196 # number of demand (read+write) accesses 655system.cpu.icache.overall_accesses::cpu.inst 2196 # number of overall (read+write) accesses 656system.cpu.icache.overall_accesses::total 2196 # number of overall (read+write) accesses 657system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.217668 # miss rate for ReadReq accesses 658system.cpu.icache.ReadReq_miss_rate::total 0.217668 # miss rate for ReadReq accesses 659system.cpu.icache.demand_miss_rate::cpu.inst 0.217668 # miss rate for demand accesses 660system.cpu.icache.demand_miss_rate::total 0.217668 # miss rate for demand accesses 661system.cpu.icache.overall_miss_rate::cpu.inst 0.217668 # miss rate for overall accesses 662system.cpu.icache.overall_miss_rate::total 0.217668 # miss rate for overall accesses 663system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 66367.154812 # average ReadReq miss latency 664system.cpu.icache.ReadReq_avg_miss_latency::total 66367.154812 # average ReadReq miss latency 665system.cpu.icache.demand_avg_miss_latency::cpu.inst 66367.154812 # average overall miss latency 666system.cpu.icache.demand_avg_miss_latency::total 66367.154812 # average overall miss latency 667system.cpu.icache.overall_avg_miss_latency::cpu.inst 66367.154812 # average overall miss latency 668system.cpu.icache.overall_avg_miss_latency::total 66367.154812 # average overall miss latency 669system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 670system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 671system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 672system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 673system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 674system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 675system.cpu.icache.fast_writes 0 # number of fast writes performed 676system.cpu.icache.cache_copies 0 # number of cache copies performed 677system.cpu.icache.ReadReq_mshr_hits::cpu.inst 164 # number of ReadReq MSHR hits 678system.cpu.icache.ReadReq_mshr_hits::total 164 # number of ReadReq MSHR hits 679system.cpu.icache.demand_mshr_hits::cpu.inst 164 # number of demand (read+write) MSHR hits 680system.cpu.icache.demand_mshr_hits::total 164 # number of demand (read+write) MSHR hits 681system.cpu.icache.overall_mshr_hits::cpu.inst 164 # number of overall MSHR hits 682system.cpu.icache.overall_mshr_hits::total 164 # number of overall MSHR hits 683system.cpu.icache.ReadReq_mshr_misses::cpu.inst 314 # number of ReadReq MSHR misses 684system.cpu.icache.ReadReq_mshr_misses::total 314 # number of ReadReq MSHR misses 685system.cpu.icache.demand_mshr_misses::cpu.inst 314 # number of demand (read+write) MSHR misses 686system.cpu.icache.demand_mshr_misses::total 314 # number of demand (read+write) MSHR misses 687system.cpu.icache.overall_mshr_misses::cpu.inst 314 # number of overall MSHR misses 688system.cpu.icache.overall_mshr_misses::total 314 # number of overall MSHR misses 689system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 22315500 # number of ReadReq MSHR miss cycles 690system.cpu.icache.ReadReq_mshr_miss_latency::total 22315500 # number of ReadReq MSHR miss cycles 691system.cpu.icache.demand_mshr_miss_latency::cpu.inst 22315500 # number of demand (read+write) MSHR miss cycles 692system.cpu.icache.demand_mshr_miss_latency::total 22315500 # number of demand (read+write) MSHR miss cycles 693system.cpu.icache.overall_mshr_miss_latency::cpu.inst 22315500 # number of overall MSHR miss cycles 694system.cpu.icache.overall_mshr_miss_latency::total 22315500 # number of overall MSHR miss cycles 695system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.142987 # mshr miss rate for ReadReq accesses 696system.cpu.icache.ReadReq_mshr_miss_rate::total 0.142987 # mshr miss rate for ReadReq accesses 697system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.142987 # mshr miss rate for demand accesses 698system.cpu.icache.demand_mshr_miss_rate::total 0.142987 # mshr miss rate for demand accesses 699system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.142987 # mshr miss rate for overall accesses 700system.cpu.icache.overall_mshr_miss_rate::total 0.142987 # mshr miss rate for overall accesses 701system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 71068.471338 # average ReadReq mshr miss latency 702system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71068.471338 # average ReadReq mshr miss latency 703system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 71068.471338 # average overall mshr miss latency 704system.cpu.icache.demand_avg_mshr_miss_latency::total 71068.471338 # average overall mshr miss latency 705system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 71068.471338 # average overall mshr miss latency 706system.cpu.icache.overall_avg_mshr_miss_latency::total 71068.471338 # average overall mshr miss latency 707system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 708system.cpu.l2cache.tags.replacements 0 # number of replacements 709system.cpu.l2cache.tags.tagsinuse 218.773509 # Cycle average of tags in use 710system.cpu.l2cache.tags.total_refs 1 # Total number of references to valid blocks. 711system.cpu.l2cache.tags.sampled_refs 415 # Sample count of references to valid blocks. 712system.cpu.l2cache.tags.avg_refs 0.002410 # Average number of references to valid blocks. 713system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 714system.cpu.l2cache.tags.occ_blocks::cpu.inst 158.460945 # Average occupied blocks per requestor 715system.cpu.l2cache.tags.occ_blocks::cpu.data 60.312564 # Average occupied blocks per requestor 716system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004836 # Average percentage of cache occupancy 717system.cpu.l2cache.tags.occ_percent::cpu.data 0.001841 # Average percentage of cache occupancy 718system.cpu.l2cache.tags.occ_percent::total 0.006676 # Average percentage of cache occupancy 719system.cpu.l2cache.tags.occ_task_id_blocks::1024 415 # Occupied blocks per task id 720system.cpu.l2cache.tags.age_task_id_blocks_1024::0 191 # Occupied blocks per task id 721system.cpu.l2cache.tags.age_task_id_blocks_1024::1 224 # Occupied blocks per task id 722system.cpu.l2cache.tags.occ_task_id_percent::1024 0.012665 # Percentage of cache occupancy per task id 723system.cpu.l2cache.tags.tag_accesses 4391 # Number of tag accesses 724system.cpu.l2cache.tags.data_accesses 4391 # Number of data accesses 725system.cpu.l2cache.ReadReq_hits::cpu.inst 1 # number of ReadReq hits 726system.cpu.l2cache.ReadReq_hits::total 1 # number of ReadReq hits 727system.cpu.l2cache.demand_hits::cpu.inst 1 # number of demand (read+write) hits 728system.cpu.l2cache.demand_hits::total 1 # number of demand (read+write) hits 729system.cpu.l2cache.overall_hits::cpu.inst 1 # number of overall hits 730system.cpu.l2cache.overall_hits::total 1 # number of overall hits 731system.cpu.l2cache.ReadReq_misses::cpu.inst 313 # number of ReadReq misses 732system.cpu.l2cache.ReadReq_misses::cpu.data 102 # number of ReadReq misses 733system.cpu.l2cache.ReadReq_misses::total 415 # number of ReadReq misses 734system.cpu.l2cache.ReadExReq_misses::cpu.data 72 # number of ReadExReq misses 735system.cpu.l2cache.ReadExReq_misses::total 72 # number of ReadExReq misses 736system.cpu.l2cache.demand_misses::cpu.inst 313 # number of demand (read+write) misses 737system.cpu.l2cache.demand_misses::cpu.data 174 # number of demand (read+write) misses 738system.cpu.l2cache.demand_misses::total 487 # number of demand (read+write) misses 739system.cpu.l2cache.overall_misses::cpu.inst 313 # number of overall misses 740system.cpu.l2cache.overall_misses::cpu.data 174 # number of overall misses 741system.cpu.l2cache.overall_misses::total 487 # number of overall misses 742system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 21990500 # number of ReadReq miss cycles 743system.cpu.l2cache.ReadReq_miss_latency::cpu.data 7915750 # number of ReadReq miss cycles 744system.cpu.l2cache.ReadReq_miss_latency::total 29906250 # number of ReadReq miss cycles 745system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5408750 # number of ReadExReq miss cycles 746system.cpu.l2cache.ReadExReq_miss_latency::total 5408750 # number of ReadExReq miss cycles 747system.cpu.l2cache.demand_miss_latency::cpu.inst 21990500 # number of demand (read+write) miss cycles 748system.cpu.l2cache.demand_miss_latency::cpu.data 13324500 # number of demand (read+write) miss cycles 749system.cpu.l2cache.demand_miss_latency::total 35315000 # number of demand (read+write) miss cycles 750system.cpu.l2cache.overall_miss_latency::cpu.inst 21990500 # number of overall miss cycles 751system.cpu.l2cache.overall_miss_latency::cpu.data 13324500 # number of overall miss cycles 752system.cpu.l2cache.overall_miss_latency::total 35315000 # number of overall miss cycles 753system.cpu.l2cache.ReadReq_accesses::cpu.inst 314 # number of ReadReq accesses(hits+misses) 754system.cpu.l2cache.ReadReq_accesses::cpu.data 102 # number of ReadReq accesses(hits+misses) 755system.cpu.l2cache.ReadReq_accesses::total 416 # number of ReadReq accesses(hits+misses) 756system.cpu.l2cache.ReadExReq_accesses::cpu.data 72 # number of ReadExReq accesses(hits+misses) 757system.cpu.l2cache.ReadExReq_accesses::total 72 # number of ReadExReq accesses(hits+misses) 758system.cpu.l2cache.demand_accesses::cpu.inst 314 # number of demand (read+write) accesses 759system.cpu.l2cache.demand_accesses::cpu.data 174 # number of demand (read+write) accesses 760system.cpu.l2cache.demand_accesses::total 488 # number of demand (read+write) accesses 761system.cpu.l2cache.overall_accesses::cpu.inst 314 # number of overall (read+write) accesses 762system.cpu.l2cache.overall_accesses::cpu.data 174 # number of overall (read+write) accesses 763system.cpu.l2cache.overall_accesses::total 488 # number of overall (read+write) accesses 764system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.996815 # miss rate for ReadReq accesses 765system.cpu.l2cache.ReadReq_miss_rate::cpu.data 1 # miss rate for ReadReq accesses 766system.cpu.l2cache.ReadReq_miss_rate::total 0.997596 # miss rate for ReadReq accesses 767system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses 768system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses 769system.cpu.l2cache.demand_miss_rate::cpu.inst 0.996815 # miss rate for demand accesses 770system.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses 771system.cpu.l2cache.demand_miss_rate::total 0.997951 # miss rate for demand accesses 772system.cpu.l2cache.overall_miss_rate::cpu.inst 0.996815 # miss rate for overall accesses 773system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses 774system.cpu.l2cache.overall_miss_rate::total 0.997951 # miss rate for overall accesses 775system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 70257.188498 # average ReadReq miss latency 776system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 77605.392157 # average ReadReq miss latency 777system.cpu.l2cache.ReadReq_avg_miss_latency::total 72063.253012 # average ReadReq miss latency 778system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 75121.527778 # average ReadExReq miss latency 779system.cpu.l2cache.ReadExReq_avg_miss_latency::total 75121.527778 # average ReadExReq miss latency 780system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 70257.188498 # average overall miss latency 781system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76577.586207 # average overall miss latency 782system.cpu.l2cache.demand_avg_miss_latency::total 72515.400411 # average overall miss latency 783system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 70257.188498 # average overall miss latency 784system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76577.586207 # average overall miss latency 785system.cpu.l2cache.overall_avg_miss_latency::total 72515.400411 # average overall miss latency 786system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 787system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 788system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 789system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 790system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 791system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 792system.cpu.l2cache.fast_writes 0 # number of fast writes performed 793system.cpu.l2cache.cache_copies 0 # number of cache copies performed 794system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 313 # number of ReadReq MSHR misses 795system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 102 # number of ReadReq MSHR misses 796system.cpu.l2cache.ReadReq_mshr_misses::total 415 # number of ReadReq MSHR misses 797system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 72 # number of ReadExReq MSHR misses 798system.cpu.l2cache.ReadExReq_mshr_misses::total 72 # number of ReadExReq MSHR misses 799system.cpu.l2cache.demand_mshr_misses::cpu.inst 313 # number of demand (read+write) MSHR misses 800system.cpu.l2cache.demand_mshr_misses::cpu.data 174 # number of demand (read+write) MSHR misses 801system.cpu.l2cache.demand_mshr_misses::total 487 # number of demand (read+write) MSHR misses 802system.cpu.l2cache.overall_mshr_misses::cpu.inst 313 # number of overall MSHR misses 803system.cpu.l2cache.overall_mshr_misses::cpu.data 174 # number of overall MSHR misses 804system.cpu.l2cache.overall_mshr_misses::total 487 # number of overall MSHR misses 805system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 18043000 # number of ReadReq MSHR miss cycles 806system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 6661250 # number of ReadReq MSHR miss cycles 807system.cpu.l2cache.ReadReq_mshr_miss_latency::total 24704250 # number of ReadReq MSHR miss cycles 808system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4522750 # number of ReadExReq MSHR miss cycles 809system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4522750 # number of ReadExReq MSHR miss cycles 810system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 18043000 # number of demand (read+write) MSHR miss cycles 811system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 11184000 # number of demand (read+write) MSHR miss cycles 812system.cpu.l2cache.demand_mshr_miss_latency::total 29227000 # number of demand (read+write) MSHR miss cycles 813system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 18043000 # number of overall MSHR miss cycles 814system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 11184000 # number of overall MSHR miss cycles 815system.cpu.l2cache.overall_mshr_miss_latency::total 29227000 # number of overall MSHR miss cycles 816system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.996815 # mshr miss rate for ReadReq accesses 817system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses 818system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.997596 # mshr miss rate for ReadReq accesses 819system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses 820system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses 821system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.996815 # mshr miss rate for demand accesses 822system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses 823system.cpu.l2cache.demand_mshr_miss_rate::total 0.997951 # mshr miss rate for demand accesses 824system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.996815 # mshr miss rate for overall accesses 825system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses 826system.cpu.l2cache.overall_mshr_miss_rate::total 0.997951 # mshr miss rate for overall accesses 827system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 57645.367412 # average ReadReq mshr miss latency 828system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 65306.372549 # average ReadReq mshr miss latency 829system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 59528.313253 # average ReadReq mshr miss latency 830system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 62815.972222 # average ReadExReq mshr miss latency 831system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 62815.972222 # average ReadExReq mshr miss latency 832system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 57645.367412 # average overall mshr miss latency 833system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 64275.862069 # average overall mshr miss latency 834system.cpu.l2cache.demand_avg_mshr_miss_latency::total 60014.373717 # average overall mshr miss latency 835system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 57645.367412 # average overall mshr miss latency 836system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 64275.862069 # average overall mshr miss latency 837system.cpu.l2cache.overall_avg_mshr_miss_latency::total 60014.373717 # average overall mshr miss latency 838system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 839system.cpu.dcache.tags.replacements 0 # number of replacements 840system.cpu.dcache.tags.tagsinuse 107.148001 # Cycle average of tags in use 841system.cpu.dcache.tags.total_refs 2314 # Total number of references to valid blocks. 842system.cpu.dcache.tags.sampled_refs 174 # Sample count of references to valid blocks. 843system.cpu.dcache.tags.avg_refs 13.298851 # Average number of references to valid blocks. 844system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 845system.cpu.dcache.tags.occ_blocks::cpu.data 107.148001 # Average occupied blocks per requestor 846system.cpu.dcache.tags.occ_percent::cpu.data 0.026159 # Average percentage of cache occupancy 847system.cpu.dcache.tags.occ_percent::total 0.026159 # Average percentage of cache occupancy 848system.cpu.dcache.tags.occ_task_id_blocks::1024 174 # Occupied blocks per task id 849system.cpu.dcache.tags.age_task_id_blocks_1024::0 55 # Occupied blocks per task id 850system.cpu.dcache.tags.age_task_id_blocks_1024::1 119 # Occupied blocks per task id 851system.cpu.dcache.tags.occ_task_id_percent::1024 0.042480 # Percentage of cache occupancy per task id 852system.cpu.dcache.tags.tag_accesses 5846 # Number of tag accesses 853system.cpu.dcache.tags.data_accesses 5846 # Number of data accesses 854system.cpu.dcache.ReadReq_hits::cpu.data 1808 # number of ReadReq hits 855system.cpu.dcache.ReadReq_hits::total 1808 # number of ReadReq hits 856system.cpu.dcache.WriteReq_hits::cpu.data 506 # number of WriteReq hits 857system.cpu.dcache.WriteReq_hits::total 506 # number of WriteReq hits 858system.cpu.dcache.demand_hits::cpu.data 2314 # number of demand (read+write) hits 859system.cpu.dcache.demand_hits::total 2314 # number of demand (read+write) hits 860system.cpu.dcache.overall_hits::cpu.data 2314 # number of overall hits 861system.cpu.dcache.overall_hits::total 2314 # number of overall hits 862system.cpu.dcache.ReadReq_misses::cpu.data 163 # number of ReadReq misses 863system.cpu.dcache.ReadReq_misses::total 163 # number of ReadReq misses 864system.cpu.dcache.WriteReq_misses::cpu.data 359 # number of WriteReq misses 865system.cpu.dcache.WriteReq_misses::total 359 # number of WriteReq misses 866system.cpu.dcache.demand_misses::cpu.data 522 # number of demand (read+write) misses 867system.cpu.dcache.demand_misses::total 522 # number of demand (read+write) misses 868system.cpu.dcache.overall_misses::cpu.data 522 # number of overall misses 869system.cpu.dcache.overall_misses::total 522 # number of overall misses 870system.cpu.dcache.ReadReq_miss_latency::cpu.data 11503750 # number of ReadReq miss cycles 871system.cpu.dcache.ReadReq_miss_latency::total 11503750 # number of ReadReq miss cycles 872system.cpu.dcache.WriteReq_miss_latency::cpu.data 22566471 # number of WriteReq miss cycles 873system.cpu.dcache.WriteReq_miss_latency::total 22566471 # number of WriteReq miss cycles 874system.cpu.dcache.demand_miss_latency::cpu.data 34070221 # number of demand (read+write) miss cycles 875system.cpu.dcache.demand_miss_latency::total 34070221 # number of demand (read+write) miss cycles 876system.cpu.dcache.overall_miss_latency::cpu.data 34070221 # number of overall miss cycles 877system.cpu.dcache.overall_miss_latency::total 34070221 # number of overall miss cycles 878system.cpu.dcache.ReadReq_accesses::cpu.data 1971 # number of ReadReq accesses(hits+misses) 879system.cpu.dcache.ReadReq_accesses::total 1971 # number of ReadReq accesses(hits+misses) 880system.cpu.dcache.WriteReq_accesses::cpu.data 865 # number of WriteReq accesses(hits+misses) 881system.cpu.dcache.WriteReq_accesses::total 865 # number of WriteReq accesses(hits+misses) 882system.cpu.dcache.demand_accesses::cpu.data 2836 # number of demand (read+write) accesses 883system.cpu.dcache.demand_accesses::total 2836 # number of demand (read+write) accesses 884system.cpu.dcache.overall_accesses::cpu.data 2836 # number of overall (read+write) accesses 885system.cpu.dcache.overall_accesses::total 2836 # number of overall (read+write) accesses 886system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.082699 # miss rate for ReadReq accesses 887system.cpu.dcache.ReadReq_miss_rate::total 0.082699 # miss rate for ReadReq accesses 888system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.415029 # miss rate for WriteReq accesses 889system.cpu.dcache.WriteReq_miss_rate::total 0.415029 # miss rate for WriteReq accesses 890system.cpu.dcache.demand_miss_rate::cpu.data 0.184062 # miss rate for demand accesses 891system.cpu.dcache.demand_miss_rate::total 0.184062 # miss rate for demand accesses 892system.cpu.dcache.overall_miss_rate::cpu.data 0.184062 # miss rate for overall accesses 893system.cpu.dcache.overall_miss_rate::total 0.184062 # miss rate for overall accesses 894system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 70575.153374 # average ReadReq miss latency 895system.cpu.dcache.ReadReq_avg_miss_latency::total 70575.153374 # average ReadReq miss latency 896system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 62859.250696 # average WriteReq miss latency 897system.cpu.dcache.WriteReq_avg_miss_latency::total 62859.250696 # average WriteReq miss latency 898system.cpu.dcache.demand_avg_miss_latency::cpu.data 65268.622605 # average overall miss latency 899system.cpu.dcache.demand_avg_miss_latency::total 65268.622605 # average overall miss latency 900system.cpu.dcache.overall_avg_miss_latency::cpu.data 65268.622605 # average overall miss latency 901system.cpu.dcache.overall_avg_miss_latency::total 65268.622605 # average overall miss latency 902system.cpu.dcache.blocked_cycles::no_mshrs 1879 # number of cycles access was blocked 903system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 904system.cpu.dcache.blocked::no_mshrs 42 # number of cycles access was blocked 905system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 906system.cpu.dcache.avg_blocked_cycles::no_mshrs 44.738095 # average number of cycles each access was blocked 907system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 908system.cpu.dcache.fast_writes 0 # number of fast writes performed 909system.cpu.dcache.cache_copies 0 # number of cache copies performed 910system.cpu.dcache.ReadReq_mshr_hits::cpu.data 61 # number of ReadReq MSHR hits 911system.cpu.dcache.ReadReq_mshr_hits::total 61 # number of ReadReq MSHR hits 912system.cpu.dcache.WriteReq_mshr_hits::cpu.data 287 # number of WriteReq MSHR hits 913system.cpu.dcache.WriteReq_mshr_hits::total 287 # number of WriteReq MSHR hits 914system.cpu.dcache.demand_mshr_hits::cpu.data 348 # number of demand (read+write) MSHR hits 915system.cpu.dcache.demand_mshr_hits::total 348 # number of demand (read+write) MSHR hits 916system.cpu.dcache.overall_mshr_hits::cpu.data 348 # number of overall MSHR hits 917system.cpu.dcache.overall_mshr_hits::total 348 # number of overall MSHR hits 918system.cpu.dcache.ReadReq_mshr_misses::cpu.data 102 # number of ReadReq MSHR misses 919system.cpu.dcache.ReadReq_mshr_misses::total 102 # number of ReadReq MSHR misses 920system.cpu.dcache.WriteReq_mshr_misses::cpu.data 72 # number of WriteReq MSHR misses 921system.cpu.dcache.WriteReq_mshr_misses::total 72 # number of WriteReq MSHR misses 922system.cpu.dcache.demand_mshr_misses::cpu.data 174 # number of demand (read+write) MSHR misses 923system.cpu.dcache.demand_mshr_misses::total 174 # number of demand (read+write) MSHR misses 924system.cpu.dcache.overall_mshr_misses::cpu.data 174 # number of overall MSHR misses 925system.cpu.dcache.overall_mshr_misses::total 174 # number of overall MSHR misses 926system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 8025750 # number of ReadReq MSHR miss cycles 927system.cpu.dcache.ReadReq_mshr_miss_latency::total 8025750 # number of ReadReq MSHR miss cycles 928system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5483750 # number of WriteReq MSHR miss cycles 929system.cpu.dcache.WriteReq_mshr_miss_latency::total 5483750 # number of WriteReq MSHR miss cycles 930system.cpu.dcache.demand_mshr_miss_latency::cpu.data 13509500 # number of demand (read+write) MSHR miss cycles 931system.cpu.dcache.demand_mshr_miss_latency::total 13509500 # number of demand (read+write) MSHR miss cycles 932system.cpu.dcache.overall_mshr_miss_latency::cpu.data 13509500 # number of overall MSHR miss cycles 933system.cpu.dcache.overall_mshr_miss_latency::total 13509500 # number of overall MSHR miss cycles 934system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.051750 # mshr miss rate for ReadReq accesses 935system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.051750 # mshr miss rate for ReadReq accesses 936system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.083237 # mshr miss rate for WriteReq accesses 937system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.083237 # mshr miss rate for WriteReq accesses 938system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.061354 # mshr miss rate for demand accesses 939system.cpu.dcache.demand_mshr_miss_rate::total 0.061354 # mshr miss rate for demand accesses 940system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.061354 # mshr miss rate for overall accesses 941system.cpu.dcache.overall_mshr_miss_rate::total 0.061354 # mshr miss rate for overall accesses 942system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 78683.823529 # average ReadReq mshr miss latency 943system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78683.823529 # average ReadReq mshr miss latency 944system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76163.194444 # average WriteReq mshr miss latency 945system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76163.194444 # average WriteReq mshr miss latency 946system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 77640.804598 # average overall mshr miss latency 947system.cpu.dcache.demand_avg_mshr_miss_latency::total 77640.804598 # average overall mshr miss latency 948system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 77640.804598 # average overall mshr miss latency 949system.cpu.dcache.overall_avg_mshr_miss_latency::total 77640.804598 # average overall mshr miss latency 950system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 951 952---------- End Simulation Statistics ----------