config.ini (10036:80e84beef3bb) config.ini (10242:cb4e86c17767)
1[root]
2type=Root
3children=system
4eventq_index=0
5full_system=false
6sim_quantum=0
7time_sync_enable=false
8time_sync_period=100000000000

--- 4 unchanged lines hidden (view full) ---

13children=clk_domain cpu cpu_clk_domain membus physmem voltage_domain
14boot_osflags=a
15cache_line_size=64
16clk_domain=system.clk_domain
17eventq_index=0
18init_param=0
19kernel=
20load_addr_mask=1099511627775
1[root]
2type=Root
3children=system
4eventq_index=0
5full_system=false
6sim_quantum=0
7time_sync_enable=false
8time_sync_period=100000000000

--- 4 unchanged lines hidden (view full) ---

13children=clk_domain cpu cpu_clk_domain membus physmem voltage_domain
14boot_osflags=a
15cache_line_size=64
16clk_domain=system.clk_domain
17eventq_index=0
18init_param=0
19kernel=
20load_addr_mask=1099511627775
21load_offset=0
21mem_mode=timing
22mem_ranges=
23memories=system.physmem
24num_work_ids=16
25readfile=
26symbolfile=
27work_begin_ckpt_count=0
28work_begin_cpu_id_exit=-1

--- 81 unchanged lines hidden (view full) ---

110smtFetchPolicy=SingleThread
111smtIQPolicy=Partitioned
112smtIQThreshold=100
113smtLSQPolicy=Partitioned
114smtLSQThreshold=100
115smtNumFetchingThreads=1
116smtROBPolicy=Partitioned
117smtROBThreshold=100
22mem_mode=timing
23mem_ranges=
24memories=system.physmem
25num_work_ids=16
26readfile=
27symbolfile=
28work_begin_ckpt_count=0
29work_begin_cpu_id_exit=-1

--- 81 unchanged lines hidden (view full) ---

111smtFetchPolicy=SingleThread
112smtIQPolicy=Partitioned
113smtIQThreshold=100
114smtLSQPolicy=Partitioned
115smtLSQThreshold=100
116smtNumFetchingThreads=1
117smtROBPolicy=Partitioned
118smtROBThreshold=100
119socket_id=0
118squashWidth=8
119store_set_clear_period=250000
120switched_out=false
121system=system
122tracer=system.cpu.tracer
123trapLatency=13
124wbDepth=1
125wbWidth=8

--- 468 unchanged lines hidden (view full) ---

594type=LiveProcess
595cmd=hello
596cwd=
597egid=100
598env=
599errout=cerr
600euid=100
601eventq_index=0
120squashWidth=8
121store_set_clear_period=250000
122switched_out=false
123system=system
124tracer=system.cpu.tracer
125trapLatency=13
126wbDepth=1
127wbWidth=8

--- 468 unchanged lines hidden (view full) ---

596type=LiveProcess
597cmd=hello
598cwd=
599egid=100
600env=
601errout=cerr
602euid=100
603eventq_index=0
602executable=/dist/test-progs/hello/bin/alpha/linux/hello
604executable=/home/stever/hg/m5sim.org/gem5/tests/test-progs/hello/bin/alpha/linux/hello
603gid=100
604input=cin
605max_stack_size=67108864
606output=cout
607pid=100
608ppid=99
609simpoint=0
610system=system

--- 12 unchanged lines hidden (view full) ---

623header_cycles=1
624system=system
625use_default_range=false
626width=8
627master=system.physmem.port
628slave=system.system_port system.cpu.l2cache.mem_side
629
630[system.physmem]
605gid=100
606input=cin
607max_stack_size=67108864
608output=cout
609pid=100
610ppid=99
611simpoint=0
612system=system

--- 12 unchanged lines hidden (view full) ---

625header_cycles=1
626system=system
627use_default_range=false
628width=8
629master=system.physmem.port
630slave=system.system_port system.cpu.l2cache.mem_side
631
632[system.physmem]
631type=SimpleDRAM
633type=DRAMCtrl
632activation_limit=4
634activation_limit=4
633addr_mapping=RaBaChCo
635addr_mapping=RoRaBaChCo
634banks_per_rank=8
635burst_length=8
636channels=1
637clk_domain=system.clk_domain
638conf_table_reported=true
639device_bus_width=8
640device_rowbuffer_size=1024
641devices_per_rank=8
642eventq_index=0
643in_addr_map=true
636banks_per_rank=8
637burst_length=8
638channels=1
639clk_domain=system.clk_domain
640conf_table_reported=true
641device_bus_width=8
642device_rowbuffer_size=1024
643devices_per_rank=8
644eventq_index=0
645in_addr_map=true
646max_accesses_per_row=16
644mem_sched_policy=frfcfs
647mem_sched_policy=frfcfs
648min_writes_per_switch=16
645null=false
649null=false
646page_policy=open
650page_policy=open_adaptive
647range=0:134217727
648ranks_per_channel=2
649read_buffer_size=32
650static_backend_latency=10000
651static_frontend_latency=10000
652tBURST=5000
651range=0:134217727
652ranks_per_channel=2
653read_buffer_size=32
654static_backend_latency=10000
655static_frontend_latency=10000
656tBURST=5000
657tCK=1250
653tCL=13750
654tRAS=35000
655tRCD=13750
656tREFI=7800000
658tCL=13750
659tRAS=35000
660tRCD=13750
661tREFI=7800000
657tRFC=300000
662tRFC=260000
658tRP=13750
663tRP=13750
659tRRD=6250
664tRRD=6000
665tRTP=7500
666tRTW=2500
667tWR=15000
660tWTR=7500
668tWTR=7500
661tXAW=40000
662write_buffer_size=32
663write_high_thresh_perc=70
664write_low_thresh_perc=0
669tXAW=30000
670write_buffer_size=64
671write_high_thresh_perc=85
672write_low_thresh_perc=50
665port=system.membus.master[0]
666
667[system.voltage_domain]
668type=VoltageDomain
669eventq_index=0
670voltage=1.000000
671
673port=system.membus.master[0]
674
675[system.voltage_domain]
676type=VoltageDomain
677eventq_index=0
678voltage=1.000000
679