3,5c3,5
< sim_seconds 5.200402 # Number of seconds simulated
< sim_ticks 5200402495000 # Number of ticks simulated
< final_tick 5200402495000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
---
> sim_seconds 5.200396 # Number of seconds simulated
> sim_ticks 5200396150000 # Number of ticks simulated
> final_tick 5200396150000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
7,13c7,13
< host_inst_rate 1256922 # Simulator instruction rate (inst/s)
< host_op_rate 2423033 # Simulator op (including micro ops) rate (op/s)
< host_tick_rate 50949381192 # Simulator tick rate (ticks/s)
< host_mem_usage 591984 # Number of bytes of host memory used
< host_seconds 102.07 # Real time elapsed on the host
< sim_insts 128294014 # Number of instructions simulated
< sim_ops 247318948 # Number of ops (including micro ops) simulated
---
> host_inst_rate 778841 # Simulator instruction rate (inst/s)
> host_op_rate 1501355 # Simulator op (including micro ops) rate (op/s)
> host_tick_rate 31560622919 # Simulator tick rate (ticks/s)
> host_mem_usage 627712 # Number of bytes of host memory used
> host_seconds 164.77 # Real time elapsed on the host
> sim_insts 128333376 # Number of instructions simulated
> sim_ops 247385531 # Number of ops (including micro ops) simulated
16c16
< system.physmem.bytes_read::pc.south_bridge.ide 2869888 # Number of bytes read from this memory
---
> system.physmem.bytes_read::pc.south_bridge.ide 2886336 # Number of bytes read from this memory
19,26c19,26
< system.physmem.bytes_read::cpu.inst 826752 # Number of bytes read from this memory
< system.physmem.bytes_read::cpu.data 8970624 # Number of bytes read from this memory
< system.physmem.bytes_read::total 12667648 # Number of bytes read from this memory
< system.physmem.bytes_inst_read::cpu.inst 826752 # Number of instructions bytes read from this memory
< system.physmem.bytes_inst_read::total 826752 # Number of instructions bytes read from this memory
< system.physmem.bytes_written::writebacks 8094016 # Number of bytes written to this memory
< system.physmem.bytes_written::total 8094016 # Number of bytes written to this memory
< system.physmem.num_reads::pc.south_bridge.ide 44842 # Number of read requests responded to by this memory
---
> system.physmem.bytes_read::cpu.inst 825216 # Number of bytes read from this memory
> system.physmem.bytes_read::cpu.data 8967296 # Number of bytes read from this memory
> system.physmem.bytes_read::total 12679232 # Number of bytes read from this memory
> system.physmem.bytes_inst_read::cpu.inst 825216 # Number of instructions bytes read from this memory
> system.physmem.bytes_inst_read::total 825216 # Number of instructions bytes read from this memory
> system.physmem.bytes_written::writebacks 8106560 # Number of bytes written to this memory
> system.physmem.bytes_written::total 8106560 # Number of bytes written to this memory
> system.physmem.num_reads::pc.south_bridge.ide 45099 # Number of read requests responded to by this memory
29,34c29,34
< system.physmem.num_reads::cpu.inst 12918 # Number of read requests responded to by this memory
< system.physmem.num_reads::cpu.data 140166 # Number of read requests responded to by this memory
< system.physmem.num_reads::total 197932 # Number of read requests responded to by this memory
< system.physmem.num_writes::writebacks 126469 # Number of write requests responded to by this memory
< system.physmem.num_writes::total 126469 # Number of write requests responded to by this memory
< system.physmem.bw_read::pc.south_bridge.ide 551859 # Total read bandwidth from this memory (bytes/s)
---
> system.physmem.num_reads::cpu.inst 12894 # Number of read requests responded to by this memory
> system.physmem.num_reads::cpu.data 140114 # Number of read requests responded to by this memory
> system.physmem.num_reads::total 198113 # Number of read requests responded to by this memory
> system.physmem.num_writes::writebacks 126665 # Number of write requests responded to by this memory
> system.physmem.num_writes::total 126665 # Number of write requests responded to by this memory
> system.physmem.bw_read::pc.south_bridge.ide 555022 # Total read bandwidth from this memory (bytes/s)
37,45c37,45
< system.physmem.bw_read::cpu.inst 158978 # Total read bandwidth from this memory (bytes/s)
< system.physmem.bw_read::cpu.data 1724986 # Total read bandwidth from this memory (bytes/s)
< system.physmem.bw_read::total 2435898 # Total read bandwidth from this memory (bytes/s)
< system.physmem.bw_inst_read::cpu.inst 158978 # Instruction read bandwidth from this memory (bytes/s)
< system.physmem.bw_inst_read::total 158978 # Instruction read bandwidth from this memory (bytes/s)
< system.physmem.bw_write::writebacks 1556421 # Write bandwidth from this memory (bytes/s)
< system.physmem.bw_write::total 1556421 # Write bandwidth from this memory (bytes/s)
< system.physmem.bw_total::writebacks 1556421 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.bw_total::pc.south_bridge.ide 551859 # Total bandwidth to/from this memory (bytes/s)
---
> system.physmem.bw_read::cpu.inst 158683 # Total read bandwidth from this memory (bytes/s)
> system.physmem.bw_read::cpu.data 1724349 # Total read bandwidth from this memory (bytes/s)
> system.physmem.bw_read::total 2438128 # Total read bandwidth from this memory (bytes/s)
> system.physmem.bw_inst_read::cpu.inst 158683 # Instruction read bandwidth from this memory (bytes/s)
> system.physmem.bw_inst_read::total 158683 # Instruction read bandwidth from this memory (bytes/s)
> system.physmem.bw_write::writebacks 1558835 # Write bandwidth from this memory (bytes/s)
> system.physmem.bw_write::total 1558835 # Write bandwidth from this memory (bytes/s)
> system.physmem.bw_total::writebacks 1558835 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.bw_total::pc.south_bridge.ide 555022 # Total bandwidth to/from this memory (bytes/s)
48,60c48,60
< system.physmem.bw_total::cpu.inst 158978 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.bw_total::cpu.data 1724986 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.bw_total::total 3992319 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.readReqs 197932 # Number of read requests accepted
< system.physmem.writeReqs 126469 # Number of write requests accepted
< system.physmem.readBursts 197932 # Number of DRAM read bursts, including those serviced by the write queue
< system.physmem.writeBursts 126469 # Number of DRAM write bursts, including those merged in the write queue
< system.physmem.bytesReadDRAM 12654528 # Total number of bytes read from DRAM
< system.physmem.bytesReadWrQ 13120 # Total number of bytes read from write queue
< system.physmem.bytesWritten 8092032 # Total number of bytes written to DRAM
< system.physmem.bytesReadSys 12667648 # Total read bytes from the system interface side
< system.physmem.bytesWrittenSys 8094016 # Total written bytes from the system interface side
< system.physmem.servicedByWrQ 205 # Number of DRAM read bursts serviced by the write queue
---
> system.physmem.bw_total::cpu.inst 158683 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.bw_total::cpu.data 1724349 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.bw_total::total 3996963 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.readReqs 198113 # Number of read requests accepted
> system.physmem.writeReqs 126665 # Number of write requests accepted
> system.physmem.readBursts 198113 # Number of DRAM read bursts, including those serviced by the write queue
> system.physmem.writeBursts 126665 # Number of DRAM write bursts, including those merged in the write queue
> system.physmem.bytesReadDRAM 12670976 # Total number of bytes read from DRAM
> system.physmem.bytesReadWrQ 8256 # Total number of bytes read from write queue
> system.physmem.bytesWritten 8105536 # Total number of bytes written to DRAM
> system.physmem.bytesReadSys 12679232 # Total read bytes from the system interface side
> system.physmem.bytesWrittenSys 8106560 # Total written bytes from the system interface side
> system.physmem.servicedByWrQ 129 # Number of DRAM read bursts serviced by the write queue
62,94c62,94
< system.physmem.neitherReadNorWriteReqs 1622 # Number of requests that are neither read nor write
< system.physmem.perBankRdBursts::0 12706 # Per bank write bursts
< system.physmem.perBankRdBursts::1 12058 # Per bank write bursts
< system.physmem.perBankRdBursts::2 12568 # Per bank write bursts
< system.physmem.perBankRdBursts::3 12134 # Per bank write bursts
< system.physmem.perBankRdBursts::4 12521 # Per bank write bursts
< system.physmem.perBankRdBursts::5 12218 # Per bank write bursts
< system.physmem.perBankRdBursts::6 12048 # Per bank write bursts
< system.physmem.perBankRdBursts::7 12245 # Per bank write bursts
< system.physmem.perBankRdBursts::8 12013 # Per bank write bursts
< system.physmem.perBankRdBursts::9 12113 # Per bank write bursts
< system.physmem.perBankRdBursts::10 12409 # Per bank write bursts
< system.physmem.perBankRdBursts::11 12495 # Per bank write bursts
< system.physmem.perBankRdBursts::12 12992 # Per bank write bursts
< system.physmem.perBankRdBursts::13 12976 # Per bank write bursts
< system.physmem.perBankRdBursts::14 12442 # Per bank write bursts
< system.physmem.perBankRdBursts::15 11789 # Per bank write bursts
< system.physmem.perBankWrBursts::0 8349 # Per bank write bursts
< system.physmem.perBankWrBursts::1 7660 # Per bank write bursts
< system.physmem.perBankWrBursts::2 8054 # Per bank write bursts
< system.physmem.perBankWrBursts::3 7772 # Per bank write bursts
< system.physmem.perBankWrBursts::4 8164 # Per bank write bursts
< system.physmem.perBankWrBursts::5 7804 # Per bank write bursts
< system.physmem.perBankWrBursts::6 7601 # Per bank write bursts
< system.physmem.perBankWrBursts::7 7742 # Per bank write bursts
< system.physmem.perBankWrBursts::8 7412 # Per bank write bursts
< system.physmem.perBankWrBursts::9 7677 # Per bank write bursts
< system.physmem.perBankWrBursts::10 8006 # Per bank write bursts
< system.physmem.perBankWrBursts::11 7919 # Per bank write bursts
< system.physmem.perBankWrBursts::12 8539 # Per bank write bursts
< system.physmem.perBankWrBursts::13 8375 # Per bank write bursts
< system.physmem.perBankWrBursts::14 8051 # Per bank write bursts
< system.physmem.perBankWrBursts::15 7313 # Per bank write bursts
---
> system.physmem.neitherReadNorWriteReqs 1623 # Number of requests that are neither read nor write
> system.physmem.perBankRdBursts::0 12177 # Per bank write bursts
> system.physmem.perBankRdBursts::1 12548 # Per bank write bursts
> system.physmem.perBankRdBursts::2 13053 # Per bank write bursts
> system.physmem.perBankRdBursts::3 12620 # Per bank write bursts
> system.physmem.perBankRdBursts::4 12592 # Per bank write bursts
> system.physmem.perBankRdBursts::5 12288 # Per bank write bursts
> system.physmem.perBankRdBursts::6 11961 # Per bank write bursts
> system.physmem.perBankRdBursts::7 12236 # Per bank write bursts
> system.physmem.perBankRdBursts::8 11972 # Per bank write bursts
> system.physmem.perBankRdBursts::9 11957 # Per bank write bursts
> system.physmem.perBankRdBursts::10 12338 # Per bank write bursts
> system.physmem.perBankRdBursts::11 12177 # Per bank write bursts
> system.physmem.perBankRdBursts::12 12807 # Per bank write bursts
> system.physmem.perBankRdBursts::13 12813 # Per bank write bursts
> system.physmem.perBankRdBursts::14 12433 # Per bank write bursts
> system.physmem.perBankRdBursts::15 12012 # Per bank write bursts
> system.physmem.perBankWrBursts::0 7757 # Per bank write bursts
> system.physmem.perBankWrBursts::1 8145 # Per bank write bursts
> system.physmem.perBankWrBursts::2 8603 # Per bank write bursts
> system.physmem.perBankWrBursts::3 8164 # Per bank write bursts
> system.physmem.perBankWrBursts::4 8201 # Per bank write bursts
> system.physmem.perBankWrBursts::5 7973 # Per bank write bursts
> system.physmem.perBankWrBursts::6 7511 # Per bank write bursts
> system.physmem.perBankWrBursts::7 7789 # Per bank write bursts
> system.physmem.perBankWrBursts::8 7356 # Per bank write bursts
> system.physmem.perBankWrBursts::9 7523 # Per bank write bursts
> system.physmem.perBankWrBursts::10 7874 # Per bank write bursts
> system.physmem.perBankWrBursts::11 7684 # Per bank write bursts
> system.physmem.perBankWrBursts::12 8313 # Per bank write bursts
> system.physmem.perBankWrBursts::13 8300 # Per bank write bursts
> system.physmem.perBankWrBursts::14 7968 # Per bank write bursts
> system.physmem.perBankWrBursts::15 7488 # Per bank write bursts
96,97c96,97
< system.physmem.numWrRetry 2 # Number of times write queue was full causing retry
< system.physmem.totGap 5200402431500 # Total gap between requests
---
> system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
> system.physmem.totGap 5200396086500 # Total gap between requests
104c104
< system.physmem.readPktSize::6 197932 # Read request sizes (log2)
---
> system.physmem.readPktSize::6 198113 # Read request sizes (log2)
111,132c111,132
< system.physmem.writePktSize::6 126469 # Write request sizes (log2)
< system.physmem.rdQLenPdf::0 153822 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::1 2802 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::2 2836 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::3 2322 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::4 2661 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::5 5083 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::6 4526 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::7 4292 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::8 3878 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::9 2499 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::10 2187 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::11 1998 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::12 1775 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::13 1455 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::14 1085 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::15 1035 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::16 994 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::17 939 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::18 873 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::19 635 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::20 30 # What read queue length does an incoming req see
---
> system.physmem.writePktSize::6 126665 # Write request sizes (log2)
> system.physmem.rdQLenPdf::0 153621 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::1 2695 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::2 4322 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::3 2990 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::4 3543 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::5 4544 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::6 4208 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::7 3990 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::8 3280 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::9 2652 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::10 2195 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::11 1870 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::12 1376 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::13 1254 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::14 1133 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::15 1028 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::16 1144 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::17 834 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::18 668 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::19 612 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::20 25 # What read queue length does an incoming req see
159,181c159,181
< system.physmem.wrQLenPdf::15 1772 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::16 1931 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::17 2266 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::18 4818 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::19 4882 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::20 4906 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::21 4927 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::22 5009 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::23 5027 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::24 5140 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::25 6982 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::26 5886 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::27 6125 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::28 7452 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::29 6738 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::30 7068 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::31 7200 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::32 7099 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::33 2363 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::34 2255 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::35 2123 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::36 2044 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::37 2150 # What write queue length does an incoming req see
---
> system.physmem.wrQLenPdf::15 1639 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::16 1812 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::17 5075 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::18 5119 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::19 5161 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::20 5183 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::21 5335 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::22 5509 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::23 5794 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::24 5985 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::25 6651 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::26 6946 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::27 6999 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::28 7260 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::29 7338 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::30 7801 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::31 7668 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::32 7468 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::33 2018 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::34 1858 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::35 2408 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::36 2636 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::37 2551 # What write queue length does an incoming req see
183,225c183,225
< system.physmem.wrQLenPdf::39 2142 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::40 2203 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::41 2178 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::42 2139 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::43 1928 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::44 1612 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::45 1254 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::46 1001 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::47 780 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::48 690 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::49 574 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::50 476 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::51 359 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::52 245 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::53 164 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::54 101 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::55 66 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::56 43 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::57 28 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::58 25 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::59 15 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::60 10 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::61 7 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::62 3 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::63 6 # What write queue length does an incoming req see
< system.physmem.bytesPerActivate::samples 36378 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::mean 449.321238 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::gmean 264.022911 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::stdev 400.116091 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::0-127 9783 26.89% 26.89% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::128-255 7520 20.67% 47.56% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::256-383 3398 9.34% 56.91% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::384-511 1958 5.38% 62.29% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::512-639 1470 4.04% 66.33% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::640-767 950 2.61% 68.94% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::768-895 669 1.84% 70.78% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::896-1023 516 1.42% 72.20% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::1024-1151 10114 27.80% 100.00% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::total 36378 # Bytes accessed per row activation
< system.physmem.rdPerTurnAround::samples 6806 # Reads before turning the bus around for writes
< system.physmem.rdPerTurnAround::mean 29.049956 # Reads before turning the bus around for writes
< system.physmem.rdPerTurnAround::stdev 579.203336 # Reads before turning the bus around for writes
< system.physmem.rdPerTurnAround::0-2047 6805 99.99% 99.99% # Reads before turning the bus around for writes
---
> system.physmem.wrQLenPdf::39 1885 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::40 1536 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::41 1298 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::42 897 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::43 721 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::44 585 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::45 277 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::46 223 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::47 173 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::48 132 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::49 119 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::50 94 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::51 72 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::52 45 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::53 44 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::54 39 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::55 21 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::56 10 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::57 7 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::58 6 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::59 4 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::60 2 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::61 2 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::62 2 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
> system.physmem.bytesPerActivate::samples 59433 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::mean 349.577642 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::gmean 202.117781 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::stdev 357.932182 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::0-127 20505 34.50% 34.50% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::128-255 13774 23.18% 57.68% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::256-383 5765 9.70% 67.38% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::384-511 3461 5.82% 73.20% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::512-639 2240 3.77% 76.97% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::640-767 1591 2.68% 79.65% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::768-895 1115 1.88% 81.52% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::896-1023 921 1.55% 83.07% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::1024-1151 10061 16.93% 100.00% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::total 59433 # Bytes accessed per row activation
> system.physmem.rdPerTurnAround::samples 6976 # Reads before turning the bus around for writes
> system.physmem.rdPerTurnAround::mean 28.380447 # Reads before turning the bus around for writes
> system.physmem.rdPerTurnAround::stdev 572.057676 # Reads before turning the bus around for writes
> system.physmem.rdPerTurnAround::0-2047 6975 99.99% 99.99% # Reads before turning the bus around for writes
227,265c227,261
< system.physmem.rdPerTurnAround::total 6806 # Reads before turning the bus around for writes
< system.physmem.wrPerTurnAround::samples 6806 # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::mean 18.577432 # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::gmean 17.979234 # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::stdev 6.072144 # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::16-17 4358 64.03% 64.03% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::18-19 1673 24.58% 88.61% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::20-21 85 1.25% 89.86% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::22-23 45 0.66% 90.52% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::24-25 78 1.15% 91.67% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::26-27 127 1.87% 93.54% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::28-29 53 0.78% 94.31% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::30-31 38 0.56% 94.87% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::32-33 25 0.37% 95.24% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::34-35 74 1.09% 96.33% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::36-37 52 0.76% 97.09% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::38-39 16 0.24% 97.33% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::40-41 72 1.06% 98.38% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::42-43 19 0.28% 98.66% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::44-45 28 0.41% 99.07% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::46-47 13 0.19% 99.27% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::48-49 8 0.12% 99.38% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::50-51 5 0.07% 99.46% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::52-53 7 0.10% 99.56% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::54-55 5 0.07% 99.63% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::56-57 2 0.03% 99.66% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::58-59 2 0.03% 99.69% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::60-61 1 0.01% 99.71% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::62-63 5 0.07% 99.78% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::64-65 13 0.19% 99.97% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::68-69 1 0.01% 99.99% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::74-75 1 0.01% 100.00% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::total 6806 # Writes before turning the bus around for reads
< system.physmem.totQLat 5807464000 # Total ticks spent queuing
< system.physmem.totMemAccLat 9465482750 # Total ticks spent from burst creation until serviced by the DRAM
< system.physmem.totBusLat 988635000 # Total ticks spent in databus transfers
< system.physmem.totBankLat 2669383750 # Total ticks spent accessing banks
< system.physmem.avgQLat 29371.12 # Average queueing delay per DRAM burst
< system.physmem.avgBankLat 13500.35 # Average bank access latency per DRAM burst
---
> system.physmem.rdPerTurnAround::total 6976 # Reads before turning the bus around for writes
> system.physmem.wrPerTurnAround::samples 6976 # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::mean 18.154960 # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::gmean 17.623474 # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::stdev 5.583584 # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::16-17 4785 68.59% 68.59% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::18-19 1454 20.84% 89.44% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::20-21 33 0.47% 89.91% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::22-23 125 1.79% 91.70% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::24-25 57 0.82% 92.52% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::26-27 47 0.67% 93.19% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::28-29 75 1.08% 94.27% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::30-31 59 0.85% 95.11% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::32-33 41 0.59% 95.70% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::34-35 19 0.27% 95.97% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::36-37 30 0.43% 96.40% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::38-39 56 0.80% 97.20% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::40-41 145 2.08% 99.28% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::42-43 17 0.24% 99.53% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::44-45 4 0.06% 99.58% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::46-47 11 0.16% 99.74% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::48-49 3 0.04% 99.78% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::50-51 3 0.04% 99.83% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::52-53 2 0.03% 99.86% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::54-55 2 0.03% 99.89% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::56-57 1 0.01% 99.90% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::58-59 1 0.01% 99.91% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::60-61 2 0.03% 99.94% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::62-63 3 0.04% 99.99% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::68-69 1 0.01% 100.00% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::total 6976 # Writes before turning the bus around for reads
> system.physmem.totQLat 5514862500 # Total ticks spent queuing
> system.physmem.totMemAccLat 9227062500 # Total ticks spent from burst creation until serviced by the DRAM
> system.physmem.totBusLat 989920000 # Total ticks spent in databus transfers
> system.physmem.avgQLat 27855.09 # Average queueing delay per DRAM burst
267,268c263,264
< system.physmem.avgMemAccLat 47871.47 # Average memory access latency per DRAM burst
< system.physmem.avgRdBW 2.43 # Average DRAM read bandwidth in MiByte/s
---
> system.physmem.avgMemAccLat 46605.09 # Average memory access latency per DRAM burst
> system.physmem.avgRdBW 2.44 # Average DRAM read bandwidth in MiByte/s
276,287c272,287
< system.physmem.avgRdQLen 1.02 # Average read queue length when enqueuing
< system.physmem.avgWrQLen 26.17 # Average write queue length when enqueuing
< system.physmem.readRowHits 167067 # Number of row buffer hits during reads
< system.physmem.writeRowHits 99118 # Number of row buffer hits during writes
< system.physmem.readRowHitRate 84.49 # Row buffer hit rate for reads
< system.physmem.writeRowHitRate 78.37 # Row buffer hit rate for writes
< system.physmem.avgGap 16030784.22 # Average gap between requests
< system.physmem.pageHitRate 82.11 # Row buffer hit rate, read and write combined
< system.physmem.prechargeAllPercent 0.28 # Percentage of time for which DRAM has all the banks in precharge state
< system.membus.throughput 4355532 # Throughput (bytes/s)
< system.membus.trans_dist::ReadReq 623246 # Transaction distribution
< system.membus.trans_dist::ReadResp 623246 # Transaction distribution
---
> system.physmem.avgRdQLen 1.01 # Average read queue length when enqueuing
> system.physmem.avgWrQLen 24.98 # Average write queue length when enqueuing
> system.physmem.readRowHits 166366 # Number of row buffer hits during reads
> system.physmem.writeRowHits 98833 # Number of row buffer hits during writes
> system.physmem.readRowHitRate 84.03 # Row buffer hit rate for reads
> system.physmem.writeRowHitRate 78.03 # Row buffer hit rate for writes
> system.physmem.avgGap 16012156.26 # Average gap between requests
> system.physmem.pageHitRate 81.69 # Row buffer hit rate, read and write combined
> system.physmem.memoryStateTime::IDLE 4979189621500 # Time in different power states
> system.physmem.memoryStateTime::REF 173652440000 # Time in different power states
> system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
> system.physmem.memoryStateTime::ACT 47553973500 # Time in different power states
> system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
> system.membus.throughput 4356964 # Throughput (bytes/s)
> system.membus.trans_dist::ReadReq 623381 # Transaction distribution
> system.membus.trans_dist::ReadResp 623381 # Transaction distribution
290,294c290,294
< system.membus.trans_dist::Writeback 126469 # Transaction distribution
< system.membus.trans_dist::UpgradeReq 2149 # Transaction distribution
< system.membus.trans_dist::UpgradeResp 1640 # Transaction distribution
< system.membus.trans_dist::ReadExReq 159500 # Transaction distribution
< system.membus.trans_dist::ReadExResp 159500 # Transaction distribution
---
> system.membus.trans_dist::Writeback 126665 # Transaction distribution
> system.membus.trans_dist::UpgradeReq 2155 # Transaction distribution
> system.membus.trans_dist::UpgradeResp 1641 # Transaction distribution
> system.membus.trans_dist::ReadExReq 159285 # Transaction distribution
> system.membus.trans_dist::ReadExResp 159285 # Transaction distribution
301,305c301,305
< system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 390403 # Packet count per connected master and slave (bytes)
< system.membus.pkt_count_system.cpu.l2cache.mem_side::total 1580849 # Packet count per connected master and slave (bytes)
< system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 139069 # Packet count per connected master and slave (bytes)
< system.membus.pkt_count_system.iocache.mem_side::total 139069 # Packet count per connected master and slave (bytes)
< system.membus.pkt_count::total 1723230 # Packet count per connected master and slave (bytes)
---
> system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 390454 # Packet count per connected master and slave (bytes)
> system.membus.pkt_count_system.cpu.l2cache.mem_side::total 1580900 # Packet count per connected master and slave (bytes)
> system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 139322 # Packet count per connected master and slave (bytes)
> system.membus.pkt_count_system.iocache.mem_side::total 139322 # Packet count per connected master and slave (bytes)
> system.membus.pkt_count::total 1723534 # Packet count per connected master and slave (bytes)
310,317c310,317
< system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 14905088 # Cumulative packet size per connected master and slave (bytes)
< system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 16571765 # Cumulative packet size per connected master and slave (bytes)
< system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 5856576 # Cumulative packet size per connected master and slave (bytes)
< system.membus.tot_pkt_size_system.iocache.mem_side::total 5856576 # Cumulative packet size per connected master and slave (bytes)
< system.membus.tot_pkt_size::total 22434965 # Cumulative packet size per connected master and slave (bytes)
< system.membus.data_through_bus 22434965 # Total data (bytes)
< system.membus.snoop_data_through_bus 215552 # Total snoop data (bytes)
< system.membus.reqLayer0.occupancy 256796000 # Layer occupancy (ticks)
---
> system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 14912768 # Cumulative packet size per connected master and slave (bytes)
> system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 16579445 # Cumulative packet size per connected master and slave (bytes)
> system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 5873024 # Cumulative packet size per connected master and slave (bytes)
> system.membus.tot_pkt_size_system.iocache.mem_side::total 5873024 # Cumulative packet size per connected master and slave (bytes)
> system.membus.tot_pkt_size::total 22459093 # Cumulative packet size per connected master and slave (bytes)
> system.membus.data_through_bus 22459093 # Total data (bytes)
> system.membus.snoop_data_through_bus 198848 # Total snoop data (bytes)
> system.membus.reqLayer0.occupancy 256797000 # Layer occupancy (ticks)
319c319
< system.membus.reqLayer1.occupancy 359324000 # Layer occupancy (ticks)
---
> system.membus.reqLayer1.occupancy 359321500 # Layer occupancy (ticks)
323c323
< system.membus.reqLayer3.occupancy 1349763000 # Layer occupancy (ticks)
---
> system.membus.reqLayer3.occupancy 1351243000 # Layer occupancy (ticks)
327c327
< system.membus.respLayer2.occupancy 2610332746 # Layer occupancy (ticks)
---
> system.membus.respLayer2.occupancy 2609486505 # Layer occupancy (ticks)
329c329
< system.membus.respLayer4.occupancy 429200500 # Layer occupancy (ticks)
---
> system.membus.respLayer4.occupancy 429020250 # Layer occupancy (ticks)
331,332c331,332
< system.iocache.tags.replacements 47505 # number of replacements
< system.iocache.tags.tagsinuse 0.134382 # Cycle average of tags in use
---
> system.iocache.tags.replacements 47501 # number of replacements
> system.iocache.tags.tagsinuse 0.128246 # Cycle average of tags in use
334c334
< system.iocache.tags.sampled_refs 47521 # Sample count of references to valid blocks.
---
> system.iocache.tags.sampled_refs 47517 # Sample count of references to valid blocks.
336,339c336,339
< system.iocache.tags.warmup_cycle 5049788540000 # Cycle when the warmup percentage was hit.
< system.iocache.tags.occ_blocks::pc.south_bridge.ide 0.134382 # Average occupied blocks per requestor
< system.iocache.tags.occ_percent::pc.south_bridge.ide 0.008399 # Average percentage of cache occupancy
< system.iocache.tags.occ_percent::total 0.008399 # Average percentage of cache occupancy
---
> system.iocache.tags.warmup_cycle 5049779388000 # Cycle when the warmup percentage was hit.
> system.iocache.tags.occ_blocks::pc.south_bridge.ide 0.128246 # Average occupied blocks per requestor
> system.iocache.tags.occ_percent::pc.south_bridge.ide 0.008015 # Average percentage of cache occupancy
> system.iocache.tags.occ_percent::total 0.008015 # Average percentage of cache occupancy
343,346c343,346
< system.iocache.tags.tag_accesses 428040 # Number of tag accesses
< system.iocache.tags.data_accesses 428040 # Number of data accesses
< system.iocache.ReadReq_misses::pc.south_bridge.ide 840 # number of ReadReq misses
< system.iocache.ReadReq_misses::total 840 # number of ReadReq misses
---
> system.iocache.tags.tag_accesses 428004 # Number of tag accesses
> system.iocache.tags.data_accesses 428004 # Number of data accesses
> system.iocache.ReadReq_misses::pc.south_bridge.ide 836 # number of ReadReq misses
> system.iocache.ReadReq_misses::total 836 # number of ReadReq misses
349,362c349,362
< system.iocache.demand_misses::pc.south_bridge.ide 47560 # number of demand (read+write) misses
< system.iocache.demand_misses::total 47560 # number of demand (read+write) misses
< system.iocache.overall_misses::pc.south_bridge.ide 47560 # number of overall misses
< system.iocache.overall_misses::total 47560 # number of overall misses
< system.iocache.ReadReq_miss_latency::pc.south_bridge.ide 142383686 # number of ReadReq miss cycles
< system.iocache.ReadReq_miss_latency::total 142383686 # number of ReadReq miss cycles
< system.iocache.WriteReq_miss_latency::pc.south_bridge.ide 12484793248 # number of WriteReq miss cycles
< system.iocache.WriteReq_miss_latency::total 12484793248 # number of WriteReq miss cycles
< system.iocache.demand_miss_latency::pc.south_bridge.ide 12627176934 # number of demand (read+write) miss cycles
< system.iocache.demand_miss_latency::total 12627176934 # number of demand (read+write) miss cycles
< system.iocache.overall_miss_latency::pc.south_bridge.ide 12627176934 # number of overall miss cycles
< system.iocache.overall_miss_latency::total 12627176934 # number of overall miss cycles
< system.iocache.ReadReq_accesses::pc.south_bridge.ide 840 # number of ReadReq accesses(hits+misses)
< system.iocache.ReadReq_accesses::total 840 # number of ReadReq accesses(hits+misses)
---
> system.iocache.demand_misses::pc.south_bridge.ide 47556 # number of demand (read+write) misses
> system.iocache.demand_misses::total 47556 # number of demand (read+write) misses
> system.iocache.overall_misses::pc.south_bridge.ide 47556 # number of overall misses
> system.iocache.overall_misses::total 47556 # number of overall misses
> system.iocache.ReadReq_miss_latency::pc.south_bridge.ide 140309686 # number of ReadReq miss cycles
> system.iocache.ReadReq_miss_latency::total 140309686 # number of ReadReq miss cycles
> system.iocache.WriteReq_miss_latency::pc.south_bridge.ide 12229393602 # number of WriteReq miss cycles
> system.iocache.WriteReq_miss_latency::total 12229393602 # number of WriteReq miss cycles
> system.iocache.demand_miss_latency::pc.south_bridge.ide 12369703288 # number of demand (read+write) miss cycles
> system.iocache.demand_miss_latency::total 12369703288 # number of demand (read+write) miss cycles
> system.iocache.overall_miss_latency::pc.south_bridge.ide 12369703288 # number of overall miss cycles
> system.iocache.overall_miss_latency::total 12369703288 # number of overall miss cycles
> system.iocache.ReadReq_accesses::pc.south_bridge.ide 836 # number of ReadReq accesses(hits+misses)
> system.iocache.ReadReq_accesses::total 836 # number of ReadReq accesses(hits+misses)
365,368c365,368
< system.iocache.demand_accesses::pc.south_bridge.ide 47560 # number of demand (read+write) accesses
< system.iocache.demand_accesses::total 47560 # number of demand (read+write) accesses
< system.iocache.overall_accesses::pc.south_bridge.ide 47560 # number of overall (read+write) accesses
< system.iocache.overall_accesses::total 47560 # number of overall (read+write) accesses
---
> system.iocache.demand_accesses::pc.south_bridge.ide 47556 # number of demand (read+write) accesses
> system.iocache.demand_accesses::total 47556 # number of demand (read+write) accesses
> system.iocache.overall_accesses::pc.south_bridge.ide 47556 # number of overall (read+write) accesses
> system.iocache.overall_accesses::total 47556 # number of overall (read+write) accesses
377,385c377,385
< system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 169504.388095 # average ReadReq miss latency
< system.iocache.ReadReq_avg_miss_latency::total 169504.388095 # average ReadReq miss latency
< system.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 267225.882877 # average WriteReq miss latency
< system.iocache.WriteReq_avg_miss_latency::total 267225.882877 # average WriteReq miss latency
< system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 265499.935534 # average overall miss latency
< system.iocache.demand_avg_miss_latency::total 265499.935534 # average overall miss latency
< system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 265499.935534 # average overall miss latency
< system.iocache.overall_avg_miss_latency::total 265499.935534 # average overall miss latency
< system.iocache.blocked_cycles::no_mshrs 224342 # number of cycles access was blocked
---
> system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 167834.552632 # average ReadReq miss latency
> system.iocache.ReadReq_avg_miss_latency::total 167834.552632 # average ReadReq miss latency
> system.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 261759.280865 # average WriteReq miss latency
> system.iocache.WriteReq_avg_miss_latency::total 261759.280865 # average WriteReq miss latency
> system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 260108.152242 # average overall miss latency
> system.iocache.demand_avg_miss_latency::total 260108.152242 # average overall miss latency
> system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 260108.152242 # average overall miss latency
> system.iocache.overall_avg_miss_latency::total 260108.152242 # average overall miss latency
> system.iocache.blocked_cycles::no_mshrs 207651 # number of cycles access was blocked
387c387
< system.iocache.blocked::no_mshrs 18183 # number of cycles access was blocked
---
> system.iocache.blocked::no_mshrs 17427 # number of cycles access was blocked
389c389
< system.iocache.avg_blocked_cycles::no_mshrs 12.338008 # average number of cycles each access was blocked
---
> system.iocache.avg_blocked_cycles::no_mshrs 11.915476 # average number of cycles each access was blocked
395,396c395,396
< system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide 840 # number of ReadReq MSHR misses
< system.iocache.ReadReq_mshr_misses::total 840 # number of ReadReq MSHR misses
---
> system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide 836 # number of ReadReq MSHR misses
> system.iocache.ReadReq_mshr_misses::total 836 # number of ReadReq MSHR misses
399,410c399,410
< system.iocache.demand_mshr_misses::pc.south_bridge.ide 47560 # number of demand (read+write) MSHR misses
< system.iocache.demand_mshr_misses::total 47560 # number of demand (read+write) MSHR misses
< system.iocache.overall_mshr_misses::pc.south_bridge.ide 47560 # number of overall MSHR misses
< system.iocache.overall_mshr_misses::total 47560 # number of overall MSHR misses
< system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide 98678186 # number of ReadReq MSHR miss cycles
< system.iocache.ReadReq_mshr_miss_latency::total 98678186 # number of ReadReq MSHR miss cycles
< system.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide 10053057748 # number of WriteReq MSHR miss cycles
< system.iocache.WriteReq_mshr_miss_latency::total 10053057748 # number of WriteReq MSHR miss cycles
< system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide 10151735934 # number of demand (read+write) MSHR miss cycles
< system.iocache.demand_mshr_miss_latency::total 10151735934 # number of demand (read+write) MSHR miss cycles
< system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide 10151735934 # number of overall MSHR miss cycles
< system.iocache.overall_mshr_miss_latency::total 10151735934 # number of overall MSHR miss cycles
---
> system.iocache.demand_mshr_misses::pc.south_bridge.ide 47556 # number of demand (read+write) MSHR misses
> system.iocache.demand_mshr_misses::total 47556 # number of demand (read+write) MSHR misses
> system.iocache.overall_mshr_misses::pc.south_bridge.ide 47556 # number of overall MSHR misses
> system.iocache.overall_mshr_misses::total 47556 # number of overall MSHR misses
> system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide 96812686 # number of ReadReq MSHR miss cycles
> system.iocache.ReadReq_mshr_miss_latency::total 96812686 # number of ReadReq MSHR miss cycles
> system.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide 9797946102 # number of WriteReq MSHR miss cycles
> system.iocache.WriteReq_mshr_miss_latency::total 9797946102 # number of WriteReq MSHR miss cycles
> system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide 9894758788 # number of demand (read+write) MSHR miss cycles
> system.iocache.demand_mshr_miss_latency::total 9894758788 # number of demand (read+write) MSHR miss cycles
> system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide 9894758788 # number of overall MSHR miss cycles
> system.iocache.overall_mshr_miss_latency::total 9894758788 # number of overall MSHR miss cycles
419,426c419,426
< system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 117474.030952 # average ReadReq mshr miss latency
< system.iocache.ReadReq_avg_mshr_miss_latency::total 117474.030952 # average ReadReq mshr miss latency
< system.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 215176.749743 # average WriteReq mshr miss latency
< system.iocache.WriteReq_avg_mshr_miss_latency::total 215176.749743 # average WriteReq mshr miss latency
< system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 213451.134020 # average overall mshr miss latency
< system.iocache.demand_avg_mshr_miss_latency::total 213451.134020 # average overall mshr miss latency
< system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 213451.134020 # average overall mshr miss latency
< system.iocache.overall_avg_mshr_miss_latency::total 213451.134020 # average overall mshr miss latency
---
> system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 115804.648325 # average ReadReq mshr miss latency
> system.iocache.ReadReq_avg_mshr_miss_latency::total 115804.648325 # average ReadReq mshr miss latency
> system.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 209716.312115 # average WriteReq mshr miss latency
> system.iocache.WriteReq_avg_mshr_miss_latency::total 209716.312115 # average WriteReq mshr miss latency
> system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 208065.413155 # average overall mshr miss latency
> system.iocache.demand_avg_mshr_miss_latency::total 208065.413155 # average overall mshr miss latency
> system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 208065.413155 # average overall mshr miss latency
> system.iocache.overall_avg_mshr_miss_latency::total 208065.413155 # average overall mshr miss latency
440,442c440,442
< system.iobus.throughput 630784 # Throughput (bytes/s)
< system.iobus.trans_dist::ReadReq 230145 # Transaction distribution
< system.iobus.trans_dist::ReadResp 230145 # Transaction distribution
---
> system.iobus.throughput 630779 # Throughput (bytes/s)
> system.iobus.trans_dist::ReadReq 230141 # Transaction distribution
> system.iobus.trans_dist::ReadResp 230141 # Transaction distribution
466,467c466,467
< system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 95120 # Packet count per connected master and slave (bytes)
< system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total 95120 # Packet count per connected master and slave (bytes)
---
> system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 95112 # Packet count per connected master and slave (bytes)
> system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total 95112 # Packet count per connected master and slave (bytes)
470c470
< system.iobus.pkt_count::total 578760 # Packet count per connected master and slave (bytes)
---
> system.iobus.pkt_count::total 578752 # Packet count per connected master and slave (bytes)
490,491c490,491
< system.iobus.tot_pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 3027264 # Cumulative packet size per connected master and slave (bytes)
< system.iobus.tot_pkt_size_system.pc.south_bridge.ide.dma::total 3027264 # Cumulative packet size per connected master and slave (bytes)
---
> system.iobus.tot_pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 3027232 # Cumulative packet size per connected master and slave (bytes)
> system.iobus.tot_pkt_size_system.pc.south_bridge.ide.dma::total 3027232 # Cumulative packet size per connected master and slave (bytes)
494,496c494,496
< system.iobus.tot_pkt_size::total 3280332 # Cumulative packet size per connected master and slave (bytes)
< system.iobus.data_through_bus 3280332 # Total data (bytes)
< system.iobus.reqLayer0.occupancy 3953400 # Layer occupancy (ticks)
---
> system.iobus.tot_pkt_size::total 3280300 # Cumulative packet size per connected master and slave (bytes)
> system.iobus.data_through_bus 3280300 # Total data (bytes)
> system.iobus.reqLayer0.occupancy 3954900 # Layer occupancy (ticks)
532c532
< system.iobus.reqLayer18.occupancy 425604434 # Layer occupancy (ticks)
---
> system.iobus.reqLayer18.occupancy 424640038 # Layer occupancy (ticks)
538c538
< system.iobus.respLayer1.occupancy 53343500 # Layer occupancy (ticks)
---
> system.iobus.respLayer1.occupancy 53686750 # Layer occupancy (ticks)
544c544
< system.cpu.numCycles 10400804990 # number of cpu cycles simulated
---
> system.cpu.numCycles 10400792300 # number of cpu cycles simulated
547,549c547,549
< system.cpu.committedInsts 128294014 # Number of instructions committed
< system.cpu.committedOps 247318948 # Number of ops (including micro ops) committed
< system.cpu.num_int_alu_accesses 231911784 # Number of integer alu accesses
---
> system.cpu.committedInsts 128333376 # Number of instructions committed
> system.cpu.committedOps 247385531 # Number of ops (including micro ops) committed
> system.cpu.num_int_alu_accesses 231978349 # Number of integer alu accesses
551,553c551,553
< system.cpu.num_func_calls 2299833 # number of times a function call or return occured
< system.cpu.num_conditional_control_insts 23159249 # number of instructions that are conditional controls
< system.cpu.num_int_insts 231911784 # number of integer instructions
---
> system.cpu.num_func_calls 2299991 # number of times a function call or return occured
> system.cpu.num_conditional_control_insts 23168967 # number of instructions that are conditional controls
> system.cpu.num_int_insts 231978349 # number of integer instructions
555,556c555,556
< system.cpu.num_int_register_reads 434400113 # number of times the integer registers were read
< system.cpu.num_int_register_writes 197801183 # number of times the integer registers were written
---
> system.cpu.num_int_register_reads 434511356 # number of times the integer registers were read
> system.cpu.num_int_register_writes 197852349 # number of times the integer registers were written
559,568c559,603
< system.cpu.num_cc_register_reads 132752064 # number of times the CC registers were read
< system.cpu.num_cc_register_writes 95494911 # number of times the CC registers were written
< system.cpu.num_mem_refs 22235692 # number of memory refs
< system.cpu.num_load_insts 13875118 # Number of load instructions
< system.cpu.num_store_insts 8360574 # Number of store instructions
< system.cpu.num_idle_cycles 9794078774.998117 # Number of idle cycles
< system.cpu.num_busy_cycles 606726215.001883 # Number of busy cycles
< system.cpu.not_idle_fraction 0.058335 # Percentage of non-idle cycles
< system.cpu.idle_fraction 0.941665 # Percentage of idle cycles
< system.cpu.Branches 26297154 # Number of branches fetched
---
> system.cpu.num_cc_register_reads 132811982 # number of times the CC registers were read
> system.cpu.num_cc_register_writes 95533715 # number of times the CC registers were written
> system.cpu.num_mem_refs 22244872 # number of memory refs
> system.cpu.num_load_insts 13879055 # Number of load instructions
> system.cpu.num_store_insts 8365817 # Number of store instructions
> system.cpu.num_idle_cycles 9793794512.998117 # Number of idle cycles
> system.cpu.num_busy_cycles 606997787.001883 # Number of busy cycles
> system.cpu.not_idle_fraction 0.058361 # Percentage of non-idle cycles
> system.cpu.idle_fraction 0.941639 # Percentage of idle cycles
> system.cpu.Branches 26307123 # Number of branches fetched
> system.cpu.op_class::No_OpClass 174810 0.07% 0.07% # Class of executed instruction
> system.cpu.op_class::IntAlu 224704553 90.83% 90.90% # Class of executed instruction
> system.cpu.op_class::IntMult 139755 0.06% 90.96% # Class of executed instruction
> system.cpu.op_class::IntDiv 123089 0.05% 91.01% # Class of executed instruction
> system.cpu.op_class::FloatAdd 0 0.00% 91.01% # Class of executed instruction
> system.cpu.op_class::FloatCmp 0 0.00% 91.01% # Class of executed instruction
> system.cpu.op_class::FloatCvt 0 0.00% 91.01% # Class of executed instruction
> system.cpu.op_class::FloatMult 0 0.00% 91.01% # Class of executed instruction
> system.cpu.op_class::FloatDiv 0 0.00% 91.01% # Class of executed instruction
> system.cpu.op_class::FloatSqrt 0 0.00% 91.01% # Class of executed instruction
> system.cpu.op_class::SimdAdd 0 0.00% 91.01% # Class of executed instruction
> system.cpu.op_class::SimdAddAcc 0 0.00% 91.01% # Class of executed instruction
> system.cpu.op_class::SimdAlu 0 0.00% 91.01% # Class of executed instruction
> system.cpu.op_class::SimdCmp 0 0.00% 91.01% # Class of executed instruction
> system.cpu.op_class::SimdCvt 0 0.00% 91.01% # Class of executed instruction
> system.cpu.op_class::SimdMisc 0 0.00% 91.01% # Class of executed instruction
> system.cpu.op_class::SimdMult 0 0.00% 91.01% # Class of executed instruction
> system.cpu.op_class::SimdMultAcc 0 0.00% 91.01% # Class of executed instruction
> system.cpu.op_class::SimdShift 0 0.00% 91.01% # Class of executed instruction
> system.cpu.op_class::SimdShiftAcc 0 0.00% 91.01% # Class of executed instruction
> system.cpu.op_class::SimdSqrt 0 0.00% 91.01% # Class of executed instruction
> system.cpu.op_class::SimdFloatAdd 0 0.00% 91.01% # Class of executed instruction
> system.cpu.op_class::SimdFloatAlu 0 0.00% 91.01% # Class of executed instruction
> system.cpu.op_class::SimdFloatCmp 0 0.00% 91.01% # Class of executed instruction
> system.cpu.op_class::SimdFloatCvt 0 0.00% 91.01% # Class of executed instruction
> system.cpu.op_class::SimdFloatDiv 0 0.00% 91.01% # Class of executed instruction
> system.cpu.op_class::SimdFloatMisc 0 0.00% 91.01% # Class of executed instruction
> system.cpu.op_class::SimdFloatMult 0 0.00% 91.01% # Class of executed instruction
> system.cpu.op_class::SimdFloatMultAcc 0 0.00% 91.01% # Class of executed instruction
> system.cpu.op_class::SimdFloatSqrt 0 0.00% 91.01% # Class of executed instruction
> system.cpu.op_class::MemRead 13879055 5.61% 96.62% # Class of executed instruction
> system.cpu.op_class::MemWrite 8365817 3.38% 100.00% # Class of executed instruction
> system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
> system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
> system.cpu.op_class::total 247387079 # Class of executed instruction
571,579c606,614
< system.cpu.icache.tags.replacements 791422 # number of replacements
< system.cpu.icache.tags.tagsinuse 510.352385 # Cycle average of tags in use
< system.cpu.icache.tags.total_refs 144521518 # Total number of references to valid blocks.
< system.cpu.icache.tags.sampled_refs 791934 # Sample count of references to valid blocks.
< system.cpu.icache.tags.avg_refs 182.491872 # Average number of references to valid blocks.
< system.cpu.icache.tags.warmup_cycle 161455178250 # Cycle when the warmup percentage was hit.
< system.cpu.icache.tags.occ_blocks::cpu.inst 510.352385 # Average occupied blocks per requestor
< system.cpu.icache.tags.occ_percent::cpu.inst 0.996782 # Average percentage of cache occupancy
< system.cpu.icache.tags.occ_percent::total 0.996782 # Average percentage of cache occupancy
---
> system.cpu.icache.tags.replacements 791030 # number of replacements
> system.cpu.icache.tags.tagsinuse 510.352813 # Cycle average of tags in use
> system.cpu.icache.tags.total_refs 144579864 # Total number of references to valid blocks.
> system.cpu.icache.tags.sampled_refs 791542 # Sample count of references to valid blocks.
> system.cpu.icache.tags.avg_refs 182.655960 # Average number of references to valid blocks.
> system.cpu.icache.tags.warmup_cycle 161437750250 # Cycle when the warmup percentage was hit.
> system.cpu.icache.tags.occ_blocks::cpu.inst 510.352813 # Average occupied blocks per requestor
> system.cpu.icache.tags.occ_percent::cpu.inst 0.996783 # Average percentage of cache occupancy
> system.cpu.icache.tags.occ_percent::total 0.996783 # Average percentage of cache occupancy
581,584c616,619
< system.cpu.icache.tags.age_task_id_blocks_1024::0 58 # Occupied blocks per task id
< system.cpu.icache.tags.age_task_id_blocks_1024::1 145 # Occupied blocks per task id
< system.cpu.icache.tags.age_task_id_blocks_1024::2 303 # Occupied blocks per task id
< system.cpu.icache.tags.age_task_id_blocks_1024::3 6 # Occupied blocks per task id
---
> system.cpu.icache.tags.age_task_id_blocks_1024::0 51 # Occupied blocks per task id
> system.cpu.icache.tags.age_task_id_blocks_1024::1 154 # Occupied blocks per task id
> system.cpu.icache.tags.age_task_id_blocks_1024::2 298 # Occupied blocks per task id
> system.cpu.icache.tags.age_task_id_blocks_1024::3 9 # Occupied blocks per task id
586,623c621,658
< system.cpu.icache.tags.tag_accesses 146105400 # Number of tag accesses
< system.cpu.icache.tags.data_accesses 146105400 # Number of data accesses
< system.cpu.icache.ReadReq_hits::cpu.inst 144521518 # number of ReadReq hits
< system.cpu.icache.ReadReq_hits::total 144521518 # number of ReadReq hits
< system.cpu.icache.demand_hits::cpu.inst 144521518 # number of demand (read+write) hits
< system.cpu.icache.demand_hits::total 144521518 # number of demand (read+write) hits
< system.cpu.icache.overall_hits::cpu.inst 144521518 # number of overall hits
< system.cpu.icache.overall_hits::total 144521518 # number of overall hits
< system.cpu.icache.ReadReq_misses::cpu.inst 791941 # number of ReadReq misses
< system.cpu.icache.ReadReq_misses::total 791941 # number of ReadReq misses
< system.cpu.icache.demand_misses::cpu.inst 791941 # number of demand (read+write) misses
< system.cpu.icache.demand_misses::total 791941 # number of demand (read+write) misses
< system.cpu.icache.overall_misses::cpu.inst 791941 # number of overall misses
< system.cpu.icache.overall_misses::total 791941 # number of overall misses
< system.cpu.icache.ReadReq_miss_latency::cpu.inst 11119349759 # number of ReadReq miss cycles
< system.cpu.icache.ReadReq_miss_latency::total 11119349759 # number of ReadReq miss cycles
< system.cpu.icache.demand_miss_latency::cpu.inst 11119349759 # number of demand (read+write) miss cycles
< system.cpu.icache.demand_miss_latency::total 11119349759 # number of demand (read+write) miss cycles
< system.cpu.icache.overall_miss_latency::cpu.inst 11119349759 # number of overall miss cycles
< system.cpu.icache.overall_miss_latency::total 11119349759 # number of overall miss cycles
< system.cpu.icache.ReadReq_accesses::cpu.inst 145313459 # number of ReadReq accesses(hits+misses)
< system.cpu.icache.ReadReq_accesses::total 145313459 # number of ReadReq accesses(hits+misses)
< system.cpu.icache.demand_accesses::cpu.inst 145313459 # number of demand (read+write) accesses
< system.cpu.icache.demand_accesses::total 145313459 # number of demand (read+write) accesses
< system.cpu.icache.overall_accesses::cpu.inst 145313459 # number of overall (read+write) accesses
< system.cpu.icache.overall_accesses::total 145313459 # number of overall (read+write) accesses
< system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.005450 # miss rate for ReadReq accesses
< system.cpu.icache.ReadReq_miss_rate::total 0.005450 # miss rate for ReadReq accesses
< system.cpu.icache.demand_miss_rate::cpu.inst 0.005450 # miss rate for demand accesses
< system.cpu.icache.demand_miss_rate::total 0.005450 # miss rate for demand accesses
< system.cpu.icache.overall_miss_rate::cpu.inst 0.005450 # miss rate for overall accesses
< system.cpu.icache.overall_miss_rate::total 0.005450 # miss rate for overall accesses
< system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14040.628985 # average ReadReq miss latency
< system.cpu.icache.ReadReq_avg_miss_latency::total 14040.628985 # average ReadReq miss latency
< system.cpu.icache.demand_avg_miss_latency::cpu.inst 14040.628985 # average overall miss latency
< system.cpu.icache.demand_avg_miss_latency::total 14040.628985 # average overall miss latency
< system.cpu.icache.overall_avg_miss_latency::cpu.inst 14040.628985 # average overall miss latency
< system.cpu.icache.overall_avg_miss_latency::total 14040.628985 # average overall miss latency
---
> system.cpu.icache.tags.tag_accesses 146162962 # Number of tag accesses
> system.cpu.icache.tags.data_accesses 146162962 # Number of data accesses
> system.cpu.icache.ReadReq_hits::cpu.inst 144579864 # number of ReadReq hits
> system.cpu.icache.ReadReq_hits::total 144579864 # number of ReadReq hits
> system.cpu.icache.demand_hits::cpu.inst 144579864 # number of demand (read+write) hits
> system.cpu.icache.demand_hits::total 144579864 # number of demand (read+write) hits
> system.cpu.icache.overall_hits::cpu.inst 144579864 # number of overall hits
> system.cpu.icache.overall_hits::total 144579864 # number of overall hits
> system.cpu.icache.ReadReq_misses::cpu.inst 791549 # number of ReadReq misses
> system.cpu.icache.ReadReq_misses::total 791549 # number of ReadReq misses
> system.cpu.icache.demand_misses::cpu.inst 791549 # number of demand (read+write) misses
> system.cpu.icache.demand_misses::total 791549 # number of demand (read+write) misses
> system.cpu.icache.overall_misses::cpu.inst 791549 # number of overall misses
> system.cpu.icache.overall_misses::total 791549 # number of overall misses
> system.cpu.icache.ReadReq_miss_latency::cpu.inst 11108553755 # number of ReadReq miss cycles
> system.cpu.icache.ReadReq_miss_latency::total 11108553755 # number of ReadReq miss cycles
> system.cpu.icache.demand_miss_latency::cpu.inst 11108553755 # number of demand (read+write) miss cycles
> system.cpu.icache.demand_miss_latency::total 11108553755 # number of demand (read+write) miss cycles
> system.cpu.icache.overall_miss_latency::cpu.inst 11108553755 # number of overall miss cycles
> system.cpu.icache.overall_miss_latency::total 11108553755 # number of overall miss cycles
> system.cpu.icache.ReadReq_accesses::cpu.inst 145371413 # number of ReadReq accesses(hits+misses)
> system.cpu.icache.ReadReq_accesses::total 145371413 # number of ReadReq accesses(hits+misses)
> system.cpu.icache.demand_accesses::cpu.inst 145371413 # number of demand (read+write) accesses
> system.cpu.icache.demand_accesses::total 145371413 # number of demand (read+write) accesses
> system.cpu.icache.overall_accesses::cpu.inst 145371413 # number of overall (read+write) accesses
> system.cpu.icache.overall_accesses::total 145371413 # number of overall (read+write) accesses
> system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.005445 # miss rate for ReadReq accesses
> system.cpu.icache.ReadReq_miss_rate::total 0.005445 # miss rate for ReadReq accesses
> system.cpu.icache.demand_miss_rate::cpu.inst 0.005445 # miss rate for demand accesses
> system.cpu.icache.demand_miss_rate::total 0.005445 # miss rate for demand accesses
> system.cpu.icache.overall_miss_rate::cpu.inst 0.005445 # miss rate for overall accesses
> system.cpu.icache.overall_miss_rate::total 0.005445 # miss rate for overall accesses
> system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14033.943262 # average ReadReq miss latency
> system.cpu.icache.ReadReq_avg_miss_latency::total 14033.943262 # average ReadReq miss latency
> system.cpu.icache.demand_avg_miss_latency::cpu.inst 14033.943262 # average overall miss latency
> system.cpu.icache.demand_avg_miss_latency::total 14033.943262 # average overall miss latency
> system.cpu.icache.overall_avg_miss_latency::cpu.inst 14033.943262 # average overall miss latency
> system.cpu.icache.overall_avg_miss_latency::total 14033.943262 # average overall miss latency
632,655c667,690
< system.cpu.icache.ReadReq_mshr_misses::cpu.inst 791941 # number of ReadReq MSHR misses
< system.cpu.icache.ReadReq_mshr_misses::total 791941 # number of ReadReq MSHR misses
< system.cpu.icache.demand_mshr_misses::cpu.inst 791941 # number of demand (read+write) MSHR misses
< system.cpu.icache.demand_mshr_misses::total 791941 # number of demand (read+write) MSHR misses
< system.cpu.icache.overall_mshr_misses::cpu.inst 791941 # number of overall MSHR misses
< system.cpu.icache.overall_mshr_misses::total 791941 # number of overall MSHR misses
< system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 9530763241 # number of ReadReq MSHR miss cycles
< system.cpu.icache.ReadReq_mshr_miss_latency::total 9530763241 # number of ReadReq MSHR miss cycles
< system.cpu.icache.demand_mshr_miss_latency::cpu.inst 9530763241 # number of demand (read+write) MSHR miss cycles
< system.cpu.icache.demand_mshr_miss_latency::total 9530763241 # number of demand (read+write) MSHR miss cycles
< system.cpu.icache.overall_mshr_miss_latency::cpu.inst 9530763241 # number of overall MSHR miss cycles
< system.cpu.icache.overall_mshr_miss_latency::total 9530763241 # number of overall MSHR miss cycles
< system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.005450 # mshr miss rate for ReadReq accesses
< system.cpu.icache.ReadReq_mshr_miss_rate::total 0.005450 # mshr miss rate for ReadReq accesses
< system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.005450 # mshr miss rate for demand accesses
< system.cpu.icache.demand_mshr_miss_rate::total 0.005450 # mshr miss rate for demand accesses
< system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.005450 # mshr miss rate for overall accesses
< system.cpu.icache.overall_mshr_miss_rate::total 0.005450 # mshr miss rate for overall accesses
< system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12034.688494 # average ReadReq mshr miss latency
< system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12034.688494 # average ReadReq mshr miss latency
< system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12034.688494 # average overall mshr miss latency
< system.cpu.icache.demand_avg_mshr_miss_latency::total 12034.688494 # average overall mshr miss latency
< system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12034.688494 # average overall mshr miss latency
< system.cpu.icache.overall_avg_mshr_miss_latency::total 12034.688494 # average overall mshr miss latency
---
> system.cpu.icache.ReadReq_mshr_misses::cpu.inst 791549 # number of ReadReq MSHR misses
> system.cpu.icache.ReadReq_mshr_misses::total 791549 # number of ReadReq MSHR misses
> system.cpu.icache.demand_mshr_misses::cpu.inst 791549 # number of demand (read+write) MSHR misses
> system.cpu.icache.demand_mshr_misses::total 791549 # number of demand (read+write) MSHR misses
> system.cpu.icache.overall_mshr_misses::cpu.inst 791549 # number of overall MSHR misses
> system.cpu.icache.overall_mshr_misses::total 791549 # number of overall MSHR misses
> system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 9520697745 # number of ReadReq MSHR miss cycles
> system.cpu.icache.ReadReq_mshr_miss_latency::total 9520697745 # number of ReadReq MSHR miss cycles
> system.cpu.icache.demand_mshr_miss_latency::cpu.inst 9520697745 # number of demand (read+write) MSHR miss cycles
> system.cpu.icache.demand_mshr_miss_latency::total 9520697745 # number of demand (read+write) MSHR miss cycles
> system.cpu.icache.overall_mshr_miss_latency::cpu.inst 9520697745 # number of overall MSHR miss cycles
> system.cpu.icache.overall_mshr_miss_latency::total 9520697745 # number of overall MSHR miss cycles
> system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.005445 # mshr miss rate for ReadReq accesses
> system.cpu.icache.ReadReq_mshr_miss_rate::total 0.005445 # mshr miss rate for ReadReq accesses
> system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.005445 # mshr miss rate for demand accesses
> system.cpu.icache.demand_mshr_miss_rate::total 0.005445 # mshr miss rate for demand accesses
> system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.005445 # mshr miss rate for overall accesses
> system.cpu.icache.overall_mshr_miss_rate::total 0.005445 # mshr miss rate for overall accesses
> system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12027.932251 # average ReadReq mshr miss latency
> system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12027.932251 # average ReadReq mshr miss latency
> system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12027.932251 # average overall mshr miss latency
> system.cpu.icache.demand_avg_mshr_miss_latency::total 12027.932251 # average overall mshr miss latency
> system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12027.932251 # average overall mshr miss latency
> system.cpu.icache.overall_avg_mshr_miss_latency::total 12027.932251 # average overall mshr miss latency
657,666c692,701
< system.cpu.itb_walker_cache.tags.replacements 3448 # number of replacements
< system.cpu.itb_walker_cache.tags.tagsinuse 3.074851 # Cycle average of tags in use
< system.cpu.itb_walker_cache.tags.total_refs 7916 # Total number of references to valid blocks.
< system.cpu.itb_walker_cache.tags.sampled_refs 3460 # Sample count of references to valid blocks.
< system.cpu.itb_walker_cache.tags.avg_refs 2.287861 # Average number of references to valid blocks.
< system.cpu.itb_walker_cache.tags.warmup_cycle 5178780288000 # Cycle when the warmup percentage was hit.
< system.cpu.itb_walker_cache.tags.occ_blocks::cpu.itb.walker 3.074851 # Average occupied blocks per requestor
< system.cpu.itb_walker_cache.tags.occ_percent::cpu.itb.walker 0.192178 # Average percentage of cache occupancy
< system.cpu.itb_walker_cache.tags.occ_percent::total 0.192178 # Average percentage of cache occupancy
< system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1024 12 # Occupied blocks per task id
---
> system.cpu.itb_walker_cache.tags.replacements 3407 # number of replacements
> system.cpu.itb_walker_cache.tags.tagsinuse 3.079507 # Cycle average of tags in use
> system.cpu.itb_walker_cache.tags.total_refs 7935 # Total number of references to valid blocks.
> system.cpu.itb_walker_cache.tags.sampled_refs 3418 # Sample count of references to valid blocks.
> system.cpu.itb_walker_cache.tags.avg_refs 2.321533 # Average number of references to valid blocks.
> system.cpu.itb_walker_cache.tags.warmup_cycle 5169623666000 # Cycle when the warmup percentage was hit.
> system.cpu.itb_walker_cache.tags.occ_blocks::cpu.itb.walker 3.079507 # Average occupied blocks per requestor
> system.cpu.itb_walker_cache.tags.occ_percent::cpu.itb.walker 0.192469 # Average percentage of cache occupancy
> system.cpu.itb_walker_cache.tags.occ_percent::total 0.192469 # Average percentage of cache occupancy
> system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1024 11 # Occupied blocks per task id
668c703
< system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::1 3 # Occupied blocks per task id
---
> system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::1 2 # Occupied blocks per task id
671,675c706,710
< system.cpu.itb_walker_cache.tags.occ_task_id_percent::1024 0.750000 # Percentage of cache occupancy per task id
< system.cpu.itb_walker_cache.tags.tag_accesses 28763 # Number of tag accesses
< system.cpu.itb_walker_cache.tags.data_accesses 28763 # Number of data accesses
< system.cpu.itb_walker_cache.ReadReq_hits::cpu.itb.walker 7916 # number of ReadReq hits
< system.cpu.itb_walker_cache.ReadReq_hits::total 7916 # number of ReadReq hits
---
> system.cpu.itb_walker_cache.tags.occ_task_id_percent::1024 0.687500 # Percentage of cache occupancy per task id
> system.cpu.itb_walker_cache.tags.tag_accesses 28718 # Number of tag accesses
> system.cpu.itb_walker_cache.tags.data_accesses 28718 # Number of data accesses
> system.cpu.itb_walker_cache.ReadReq_hits::cpu.itb.walker 7937 # number of ReadReq hits
> system.cpu.itb_walker_cache.ReadReq_hits::total 7937 # number of ReadReq hits
678,695c713,730
< system.cpu.itb_walker_cache.demand_hits::cpu.itb.walker 7918 # number of demand (read+write) hits
< system.cpu.itb_walker_cache.demand_hits::total 7918 # number of demand (read+write) hits
< system.cpu.itb_walker_cache.overall_hits::cpu.itb.walker 7918 # number of overall hits
< system.cpu.itb_walker_cache.overall_hits::total 7918 # number of overall hits
< system.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker 4309 # number of ReadReq misses
< system.cpu.itb_walker_cache.ReadReq_misses::total 4309 # number of ReadReq misses
< system.cpu.itb_walker_cache.demand_misses::cpu.itb.walker 4309 # number of demand (read+write) misses
< system.cpu.itb_walker_cache.demand_misses::total 4309 # number of demand (read+write) misses
< system.cpu.itb_walker_cache.overall_misses::cpu.itb.walker 4309 # number of overall misses
< system.cpu.itb_walker_cache.overall_misses::total 4309 # number of overall misses
< system.cpu.itb_walker_cache.ReadReq_miss_latency::cpu.itb.walker 42842750 # number of ReadReq miss cycles
< system.cpu.itb_walker_cache.ReadReq_miss_latency::total 42842750 # number of ReadReq miss cycles
< system.cpu.itb_walker_cache.demand_miss_latency::cpu.itb.walker 42842750 # number of demand (read+write) miss cycles
< system.cpu.itb_walker_cache.demand_miss_latency::total 42842750 # number of demand (read+write) miss cycles
< system.cpu.itb_walker_cache.overall_miss_latency::cpu.itb.walker 42842750 # number of overall miss cycles
< system.cpu.itb_walker_cache.overall_miss_latency::total 42842750 # number of overall miss cycles
< system.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker 12225 # number of ReadReq accesses(hits+misses)
< system.cpu.itb_walker_cache.ReadReq_accesses::total 12225 # number of ReadReq accesses(hits+misses)
---
> system.cpu.itb_walker_cache.demand_hits::cpu.itb.walker 7939 # number of demand (read+write) hits
> system.cpu.itb_walker_cache.demand_hits::total 7939 # number of demand (read+write) hits
> system.cpu.itb_walker_cache.overall_hits::cpu.itb.walker 7939 # number of overall hits
> system.cpu.itb_walker_cache.overall_hits::total 7939 # number of overall hits
> system.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker 4280 # number of ReadReq misses
> system.cpu.itb_walker_cache.ReadReq_misses::total 4280 # number of ReadReq misses
> system.cpu.itb_walker_cache.demand_misses::cpu.itb.walker 4280 # number of demand (read+write) misses
> system.cpu.itb_walker_cache.demand_misses::total 4280 # number of demand (read+write) misses
> system.cpu.itb_walker_cache.overall_misses::cpu.itb.walker 4280 # number of overall misses
> system.cpu.itb_walker_cache.overall_misses::total 4280 # number of overall misses
> system.cpu.itb_walker_cache.ReadReq_miss_latency::cpu.itb.walker 42457500 # number of ReadReq miss cycles
> system.cpu.itb_walker_cache.ReadReq_miss_latency::total 42457500 # number of ReadReq miss cycles
> system.cpu.itb_walker_cache.demand_miss_latency::cpu.itb.walker 42457500 # number of demand (read+write) miss cycles
> system.cpu.itb_walker_cache.demand_miss_latency::total 42457500 # number of demand (read+write) miss cycles
> system.cpu.itb_walker_cache.overall_miss_latency::cpu.itb.walker 42457500 # number of overall miss cycles
> system.cpu.itb_walker_cache.overall_miss_latency::total 42457500 # number of overall miss cycles
> system.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker 12217 # number of ReadReq accesses(hits+misses)
> system.cpu.itb_walker_cache.ReadReq_accesses::total 12217 # number of ReadReq accesses(hits+misses)
698,713c733,748
< system.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker 12227 # number of demand (read+write) accesses
< system.cpu.itb_walker_cache.demand_accesses::total 12227 # number of demand (read+write) accesses
< system.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker 12227 # number of overall (read+write) accesses
< system.cpu.itb_walker_cache.overall_accesses::total 12227 # number of overall (read+write) accesses
< system.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker 0.352474 # miss rate for ReadReq accesses
< system.cpu.itb_walker_cache.ReadReq_miss_rate::total 0.352474 # miss rate for ReadReq accesses
< system.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker 0.352417 # miss rate for demand accesses
< system.cpu.itb_walker_cache.demand_miss_rate::total 0.352417 # miss rate for demand accesses
< system.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker 0.352417 # miss rate for overall accesses
< system.cpu.itb_walker_cache.overall_miss_rate::total 0.352417 # miss rate for overall accesses
< system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::cpu.itb.walker 9942.620097 # average ReadReq miss latency
< system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 9942.620097 # average ReadReq miss latency
< system.cpu.itb_walker_cache.demand_avg_miss_latency::cpu.itb.walker 9942.620097 # average overall miss latency
< system.cpu.itb_walker_cache.demand_avg_miss_latency::total 9942.620097 # average overall miss latency
< system.cpu.itb_walker_cache.overall_avg_miss_latency::cpu.itb.walker 9942.620097 # average overall miss latency
< system.cpu.itb_walker_cache.overall_avg_miss_latency::total 9942.620097 # average overall miss latency
---
> system.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker 12219 # number of demand (read+write) accesses
> system.cpu.itb_walker_cache.demand_accesses::total 12219 # number of demand (read+write) accesses
> system.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker 12219 # number of overall (read+write) accesses
> system.cpu.itb_walker_cache.overall_accesses::total 12219 # number of overall (read+write) accesses
> system.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker 0.350332 # miss rate for ReadReq accesses
> system.cpu.itb_walker_cache.ReadReq_miss_rate::total 0.350332 # miss rate for ReadReq accesses
> system.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker 0.350274 # miss rate for demand accesses
> system.cpu.itb_walker_cache.demand_miss_rate::total 0.350274 # miss rate for demand accesses
> system.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker 0.350274 # miss rate for overall accesses
> system.cpu.itb_walker_cache.overall_miss_rate::total 0.350274 # miss rate for overall accesses
> system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::cpu.itb.walker 9919.976636 # average ReadReq miss latency
> system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 9919.976636 # average ReadReq miss latency
> system.cpu.itb_walker_cache.demand_avg_miss_latency::cpu.itb.walker 9919.976636 # average overall miss latency
> system.cpu.itb_walker_cache.demand_avg_miss_latency::total 9919.976636 # average overall miss latency
> system.cpu.itb_walker_cache.overall_avg_miss_latency::cpu.itb.walker 9919.976636 # average overall miss latency
> system.cpu.itb_walker_cache.overall_avg_miss_latency::total 9919.976636 # average overall miss latency
722,747c757,782
< system.cpu.itb_walker_cache.writebacks::writebacks 776 # number of writebacks
< system.cpu.itb_walker_cache.writebacks::total 776 # number of writebacks
< system.cpu.itb_walker_cache.ReadReq_mshr_misses::cpu.itb.walker 4309 # number of ReadReq MSHR misses
< system.cpu.itb_walker_cache.ReadReq_mshr_misses::total 4309 # number of ReadReq MSHR misses
< system.cpu.itb_walker_cache.demand_mshr_misses::cpu.itb.walker 4309 # number of demand (read+write) MSHR misses
< system.cpu.itb_walker_cache.demand_mshr_misses::total 4309 # number of demand (read+write) MSHR misses
< system.cpu.itb_walker_cache.overall_mshr_misses::cpu.itb.walker 4309 # number of overall MSHR misses
< system.cpu.itb_walker_cache.overall_mshr_misses::total 4309 # number of overall MSHR misses
< system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::cpu.itb.walker 34223750 # number of ReadReq MSHR miss cycles
< system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total 34223750 # number of ReadReq MSHR miss cycles
< system.cpu.itb_walker_cache.demand_mshr_miss_latency::cpu.itb.walker 34223750 # number of demand (read+write) MSHR miss cycles
< system.cpu.itb_walker_cache.demand_mshr_miss_latency::total 34223750 # number of demand (read+write) MSHR miss cycles
< system.cpu.itb_walker_cache.overall_mshr_miss_latency::cpu.itb.walker 34223750 # number of overall MSHR miss cycles
< system.cpu.itb_walker_cache.overall_mshr_miss_latency::total 34223750 # number of overall MSHR miss cycles
< system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.352474 # mshr miss rate for ReadReq accesses
< system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total 0.352474 # mshr miss rate for ReadReq accesses
< system.cpu.itb_walker_cache.demand_mshr_miss_rate::cpu.itb.walker 0.352417 # mshr miss rate for demand accesses
< system.cpu.itb_walker_cache.demand_mshr_miss_rate::total 0.352417 # mshr miss rate for demand accesses
< system.cpu.itb_walker_cache.overall_mshr_miss_rate::cpu.itb.walker 0.352417 # mshr miss rate for overall accesses
< system.cpu.itb_walker_cache.overall_mshr_miss_rate::total 0.352417 # mshr miss rate for overall accesses
< system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 7942.388025 # average ReadReq mshr miss latency
< system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 7942.388025 # average ReadReq mshr miss latency
< system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::cpu.itb.walker 7942.388025 # average overall mshr miss latency
< system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 7942.388025 # average overall mshr miss latency
< system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::cpu.itb.walker 7942.388025 # average overall mshr miss latency
< system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 7942.388025 # average overall mshr miss latency
---
> system.cpu.itb_walker_cache.writebacks::writebacks 704 # number of writebacks
> system.cpu.itb_walker_cache.writebacks::total 704 # number of writebacks
> system.cpu.itb_walker_cache.ReadReq_mshr_misses::cpu.itb.walker 4280 # number of ReadReq MSHR misses
> system.cpu.itb_walker_cache.ReadReq_mshr_misses::total 4280 # number of ReadReq MSHR misses
> system.cpu.itb_walker_cache.demand_mshr_misses::cpu.itb.walker 4280 # number of demand (read+write) MSHR misses
> system.cpu.itb_walker_cache.demand_mshr_misses::total 4280 # number of demand (read+write) MSHR misses
> system.cpu.itb_walker_cache.overall_mshr_misses::cpu.itb.walker 4280 # number of overall MSHR misses
> system.cpu.itb_walker_cache.overall_mshr_misses::total 4280 # number of overall MSHR misses
> system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::cpu.itb.walker 33895500 # number of ReadReq MSHR miss cycles
> system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total 33895500 # number of ReadReq MSHR miss cycles
> system.cpu.itb_walker_cache.demand_mshr_miss_latency::cpu.itb.walker 33895500 # number of demand (read+write) MSHR miss cycles
> system.cpu.itb_walker_cache.demand_mshr_miss_latency::total 33895500 # number of demand (read+write) MSHR miss cycles
> system.cpu.itb_walker_cache.overall_mshr_miss_latency::cpu.itb.walker 33895500 # number of overall MSHR miss cycles
> system.cpu.itb_walker_cache.overall_mshr_miss_latency::total 33895500 # number of overall MSHR miss cycles
> system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.350332 # mshr miss rate for ReadReq accesses
> system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total 0.350332 # mshr miss rate for ReadReq accesses
> system.cpu.itb_walker_cache.demand_mshr_miss_rate::cpu.itb.walker 0.350274 # mshr miss rate for demand accesses
> system.cpu.itb_walker_cache.demand_mshr_miss_rate::total 0.350274 # mshr miss rate for demand accesses
> system.cpu.itb_walker_cache.overall_mshr_miss_rate::cpu.itb.walker 0.350274 # mshr miss rate for overall accesses
> system.cpu.itb_walker_cache.overall_mshr_miss_rate::total 0.350274 # mshr miss rate for overall accesses
> system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 7919.509346 # average ReadReq mshr miss latency
> system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 7919.509346 # average ReadReq mshr miss latency
> system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::cpu.itb.walker 7919.509346 # average overall mshr miss latency
> system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 7919.509346 # average overall mshr miss latency
> system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::cpu.itb.walker 7919.509346 # average overall mshr miss latency
> system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 7919.509346 # average overall mshr miss latency
749,757c784,792
< system.cpu.dtb_walker_cache.tags.replacements 8116 # number of replacements
< system.cpu.dtb_walker_cache.tags.tagsinuse 5.061830 # Cycle average of tags in use
< system.cpu.dtb_walker_cache.tags.total_refs 12619 # Total number of references to valid blocks.
< system.cpu.dtb_walker_cache.tags.sampled_refs 8130 # Sample count of references to valid blocks.
< system.cpu.dtb_walker_cache.tags.avg_refs 1.552153 # Average number of references to valid blocks.
< system.cpu.dtb_walker_cache.tags.warmup_cycle 5165732872000 # Cycle when the warmup percentage was hit.
< system.cpu.dtb_walker_cache.tags.occ_blocks::cpu.dtb.walker 5.061830 # Average occupied blocks per requestor
< system.cpu.dtb_walker_cache.tags.occ_percent::cpu.dtb.walker 0.316364 # Average percentage of cache occupancy
< system.cpu.dtb_walker_cache.tags.occ_percent::total 0.316364 # Average percentage of cache occupancy
---
> system.cpu.dtb_walker_cache.tags.replacements 7502 # number of replacements
> system.cpu.dtb_walker_cache.tags.tagsinuse 5.061351 # Cycle average of tags in use
> system.cpu.dtb_walker_cache.tags.total_refs 13282 # Total number of references to valid blocks.
> system.cpu.dtb_walker_cache.tags.sampled_refs 7516 # Sample count of references to valid blocks.
> system.cpu.dtb_walker_cache.tags.avg_refs 1.767163 # Average number of references to valid blocks.
> system.cpu.dtb_walker_cache.tags.warmup_cycle 5167976228000 # Cycle when the warmup percentage was hit.
> system.cpu.dtb_walker_cache.tags.occ_blocks::cpu.dtb.walker 5.061351 # Average occupied blocks per requestor
> system.cpu.dtb_walker_cache.tags.occ_percent::cpu.dtb.walker 0.316334 # Average percentage of cache occupancy
> system.cpu.dtb_walker_cache.tags.occ_percent::total 0.316334 # Average percentage of cache occupancy
760,761c795,796
< system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::1 6 # Occupied blocks per task id
< system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::2 5 # Occupied blocks per task id
---
> system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::1 7 # Occupied blocks per task id
> system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::2 4 # Occupied blocks per task id
764,801c799,836
< system.cpu.dtb_walker_cache.tags.tag_accesses 53134 # Number of tag accesses
< system.cpu.dtb_walker_cache.tags.data_accesses 53134 # Number of data accesses
< system.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker 12626 # number of ReadReq hits
< system.cpu.dtb_walker_cache.ReadReq_hits::total 12626 # number of ReadReq hits
< system.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker 12626 # number of demand (read+write) hits
< system.cpu.dtb_walker_cache.demand_hits::total 12626 # number of demand (read+write) hits
< system.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker 12626 # number of overall hits
< system.cpu.dtb_walker_cache.overall_hits::total 12626 # number of overall hits
< system.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker 9294 # number of ReadReq misses
< system.cpu.dtb_walker_cache.ReadReq_misses::total 9294 # number of ReadReq misses
< system.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker 9294 # number of demand (read+write) misses
< system.cpu.dtb_walker_cache.demand_misses::total 9294 # number of demand (read+write) misses
< system.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker 9294 # number of overall misses
< system.cpu.dtb_walker_cache.overall_misses::total 9294 # number of overall misses
< system.cpu.dtb_walker_cache.ReadReq_miss_latency::cpu.dtb.walker 98603000 # number of ReadReq miss cycles
< system.cpu.dtb_walker_cache.ReadReq_miss_latency::total 98603000 # number of ReadReq miss cycles
< system.cpu.dtb_walker_cache.demand_miss_latency::cpu.dtb.walker 98603000 # number of demand (read+write) miss cycles
< system.cpu.dtb_walker_cache.demand_miss_latency::total 98603000 # number of demand (read+write) miss cycles
< system.cpu.dtb_walker_cache.overall_miss_latency::cpu.dtb.walker 98603000 # number of overall miss cycles
< system.cpu.dtb_walker_cache.overall_miss_latency::total 98603000 # number of overall miss cycles
< system.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker 21920 # number of ReadReq accesses(hits+misses)
< system.cpu.dtb_walker_cache.ReadReq_accesses::total 21920 # number of ReadReq accesses(hits+misses)
< system.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker 21920 # number of demand (read+write) accesses
< system.cpu.dtb_walker_cache.demand_accesses::total 21920 # number of demand (read+write) accesses
< system.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker 21920 # number of overall (read+write) accesses
< system.cpu.dtb_walker_cache.overall_accesses::total 21920 # number of overall (read+write) accesses
< system.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker 0.423996 # miss rate for ReadReq accesses
< system.cpu.dtb_walker_cache.ReadReq_miss_rate::total 0.423996 # miss rate for ReadReq accesses
< system.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker 0.423996 # miss rate for demand accesses
< system.cpu.dtb_walker_cache.demand_miss_rate::total 0.423996 # miss rate for demand accesses
< system.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker 0.423996 # miss rate for overall accesses
< system.cpu.dtb_walker_cache.overall_miss_rate::total 0.423996 # miss rate for overall accesses
< system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::cpu.dtb.walker 10609.317839 # average ReadReq miss latency
< system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 10609.317839 # average ReadReq miss latency
< system.cpu.dtb_walker_cache.demand_avg_miss_latency::cpu.dtb.walker 10609.317839 # average overall miss latency
< system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 10609.317839 # average overall miss latency
< system.cpu.dtb_walker_cache.overall_avg_miss_latency::cpu.dtb.walker 10609.317839 # average overall miss latency
< system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 10609.317839 # average overall miss latency
---
> system.cpu.dtb_walker_cache.tags.tag_accesses 52668 # Number of tag accesses
> system.cpu.dtb_walker_cache.tags.data_accesses 52668 # Number of data accesses
> system.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker 13284 # number of ReadReq hits
> system.cpu.dtb_walker_cache.ReadReq_hits::total 13284 # number of ReadReq hits
> system.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker 13284 # number of demand (read+write) hits
> system.cpu.dtb_walker_cache.demand_hits::total 13284 # number of demand (read+write) hits
> system.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker 13284 # number of overall hits
> system.cpu.dtb_walker_cache.overall_hits::total 13284 # number of overall hits
> system.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker 8700 # number of ReadReq misses
> system.cpu.dtb_walker_cache.ReadReq_misses::total 8700 # number of ReadReq misses
> system.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker 8700 # number of demand (read+write) misses
> system.cpu.dtb_walker_cache.demand_misses::total 8700 # number of demand (read+write) misses
> system.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker 8700 # number of overall misses
> system.cpu.dtb_walker_cache.overall_misses::total 8700 # number of overall misses
> system.cpu.dtb_walker_cache.ReadReq_miss_latency::cpu.dtb.walker 92345000 # number of ReadReq miss cycles
> system.cpu.dtb_walker_cache.ReadReq_miss_latency::total 92345000 # number of ReadReq miss cycles
> system.cpu.dtb_walker_cache.demand_miss_latency::cpu.dtb.walker 92345000 # number of demand (read+write) miss cycles
> system.cpu.dtb_walker_cache.demand_miss_latency::total 92345000 # number of demand (read+write) miss cycles
> system.cpu.dtb_walker_cache.overall_miss_latency::cpu.dtb.walker 92345000 # number of overall miss cycles
> system.cpu.dtb_walker_cache.overall_miss_latency::total 92345000 # number of overall miss cycles
> system.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker 21984 # number of ReadReq accesses(hits+misses)
> system.cpu.dtb_walker_cache.ReadReq_accesses::total 21984 # number of ReadReq accesses(hits+misses)
> system.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker 21984 # number of demand (read+write) accesses
> system.cpu.dtb_walker_cache.demand_accesses::total 21984 # number of demand (read+write) accesses
> system.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker 21984 # number of overall (read+write) accesses
> system.cpu.dtb_walker_cache.overall_accesses::total 21984 # number of overall (read+write) accesses
> system.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker 0.395742 # miss rate for ReadReq accesses
> system.cpu.dtb_walker_cache.ReadReq_miss_rate::total 0.395742 # miss rate for ReadReq accesses
> system.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker 0.395742 # miss rate for demand accesses
> system.cpu.dtb_walker_cache.demand_miss_rate::total 0.395742 # miss rate for demand accesses
> system.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker 0.395742 # miss rate for overall accesses
> system.cpu.dtb_walker_cache.overall_miss_rate::total 0.395742 # miss rate for overall accesses
> system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::cpu.dtb.walker 10614.367816 # average ReadReq miss latency
> system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 10614.367816 # average ReadReq miss latency
> system.cpu.dtb_walker_cache.demand_avg_miss_latency::cpu.dtb.walker 10614.367816 # average overall miss latency
> system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 10614.367816 # average overall miss latency
> system.cpu.dtb_walker_cache.overall_avg_miss_latency::cpu.dtb.walker 10614.367816 # average overall miss latency
> system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 10614.367816 # average overall miss latency
810,835c845,870
< system.cpu.dtb_walker_cache.writebacks::writebacks 3085 # number of writebacks
< system.cpu.dtb_walker_cache.writebacks::total 3085 # number of writebacks
< system.cpu.dtb_walker_cache.ReadReq_mshr_misses::cpu.dtb.walker 9294 # number of ReadReq MSHR misses
< system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total 9294 # number of ReadReq MSHR misses
< system.cpu.dtb_walker_cache.demand_mshr_misses::cpu.dtb.walker 9294 # number of demand (read+write) MSHR misses
< system.cpu.dtb_walker_cache.demand_mshr_misses::total 9294 # number of demand (read+write) MSHR misses
< system.cpu.dtb_walker_cache.overall_mshr_misses::cpu.dtb.walker 9294 # number of overall MSHR misses
< system.cpu.dtb_walker_cache.overall_mshr_misses::total 9294 # number of overall MSHR misses
< system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 80015000 # number of ReadReq MSHR miss cycles
< system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total 80015000 # number of ReadReq MSHR miss cycles
< system.cpu.dtb_walker_cache.demand_mshr_miss_latency::cpu.dtb.walker 80015000 # number of demand (read+write) MSHR miss cycles
< system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total 80015000 # number of demand (read+write) MSHR miss cycles
< system.cpu.dtb_walker_cache.overall_mshr_miss_latency::cpu.dtb.walker 80015000 # number of overall MSHR miss cycles
< system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total 80015000 # number of overall MSHR miss cycles
< system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.423996 # mshr miss rate for ReadReq accesses
< system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total 0.423996 # mshr miss rate for ReadReq accesses
< system.cpu.dtb_walker_cache.demand_mshr_miss_rate::cpu.dtb.walker 0.423996 # mshr miss rate for demand accesses
< system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total 0.423996 # mshr miss rate for demand accesses
< system.cpu.dtb_walker_cache.overall_mshr_miss_rate::cpu.dtb.walker 0.423996 # mshr miss rate for overall accesses
< system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total 0.423996 # mshr miss rate for overall accesses
< system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 8609.317839 # average ReadReq mshr miss latency
< system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 8609.317839 # average ReadReq mshr miss latency
< system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 8609.317839 # average overall mshr miss latency
< system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 8609.317839 # average overall mshr miss latency
< system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 8609.317839 # average overall mshr miss latency
< system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 8609.317839 # average overall mshr miss latency
---
> system.cpu.dtb_walker_cache.writebacks::writebacks 3054 # number of writebacks
> system.cpu.dtb_walker_cache.writebacks::total 3054 # number of writebacks
> system.cpu.dtb_walker_cache.ReadReq_mshr_misses::cpu.dtb.walker 8700 # number of ReadReq MSHR misses
> system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total 8700 # number of ReadReq MSHR misses
> system.cpu.dtb_walker_cache.demand_mshr_misses::cpu.dtb.walker 8700 # number of demand (read+write) MSHR misses
> system.cpu.dtb_walker_cache.demand_mshr_misses::total 8700 # number of demand (read+write) MSHR misses
> system.cpu.dtb_walker_cache.overall_mshr_misses::cpu.dtb.walker 8700 # number of overall MSHR misses
> system.cpu.dtb_walker_cache.overall_mshr_misses::total 8700 # number of overall MSHR misses
> system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 74944500 # number of ReadReq MSHR miss cycles
> system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total 74944500 # number of ReadReq MSHR miss cycles
> system.cpu.dtb_walker_cache.demand_mshr_miss_latency::cpu.dtb.walker 74944500 # number of demand (read+write) MSHR miss cycles
> system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total 74944500 # number of demand (read+write) MSHR miss cycles
> system.cpu.dtb_walker_cache.overall_mshr_miss_latency::cpu.dtb.walker 74944500 # number of overall MSHR miss cycles
> system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total 74944500 # number of overall MSHR miss cycles
> system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.395742 # mshr miss rate for ReadReq accesses
> system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total 0.395742 # mshr miss rate for ReadReq accesses
> system.cpu.dtb_walker_cache.demand_mshr_miss_rate::cpu.dtb.walker 0.395742 # mshr miss rate for demand accesses
> system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total 0.395742 # mshr miss rate for demand accesses
> system.cpu.dtb_walker_cache.overall_mshr_miss_rate::cpu.dtb.walker 0.395742 # mshr miss rate for overall accesses
> system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total 0.395742 # mshr miss rate for overall accesses
> system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 8614.310345 # average ReadReq mshr miss latency
> system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 8614.310345 # average ReadReq mshr miss latency
> system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 8614.310345 # average overall mshr miss latency
> system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 8614.310345 # average overall mshr miss latency
> system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 8614.310345 # average overall mshr miss latency
> system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 8614.310345 # average overall mshr miss latency
837,845c872,880
< system.cpu.dcache.tags.replacements 1620672 # number of replacements
< system.cpu.dcache.tags.tagsinuse 511.997242 # Cycle average of tags in use
< system.cpu.dcache.tags.total_refs 20026945 # Total number of references to valid blocks.
< system.cpu.dcache.tags.sampled_refs 1621184 # Sample count of references to valid blocks.
< system.cpu.dcache.tags.avg_refs 12.353283 # Average number of references to valid blocks.
< system.cpu.dcache.tags.warmup_cycle 51279250 # Cycle when the warmup percentage was hit.
< system.cpu.dcache.tags.occ_blocks::cpu.data 511.997242 # Average occupied blocks per requestor
< system.cpu.dcache.tags.occ_percent::cpu.data 0.999995 # Average percentage of cache occupancy
< system.cpu.dcache.tags.occ_percent::total 0.999995 # Average percentage of cache occupancy
---
> system.cpu.dcache.tags.replacements 1620643 # number of replacements
> system.cpu.dcache.tags.tagsinuse 511.997078 # Cycle average of tags in use
> system.cpu.dcache.tags.total_refs 20036158 # Total number of references to valid blocks.
> system.cpu.dcache.tags.sampled_refs 1621155 # Sample count of references to valid blocks.
> system.cpu.dcache.tags.avg_refs 12.359187 # Average number of references to valid blocks.
> system.cpu.dcache.tags.warmup_cycle 51171250 # Cycle when the warmup percentage was hit.
> system.cpu.dcache.tags.occ_blocks::cpu.data 511.997078 # Average occupied blocks per requestor
> system.cpu.dcache.tags.occ_percent::cpu.data 0.999994 # Average percentage of cache occupancy
> system.cpu.dcache.tags.occ_percent::total 0.999994 # Average percentage of cache occupancy
847,849c882,884
< system.cpu.dcache.tags.age_task_id_blocks_1024::0 102 # Occupied blocks per task id
< system.cpu.dcache.tags.age_task_id_blocks_1024::1 307 # Occupied blocks per task id
< system.cpu.dcache.tags.age_task_id_blocks_1024::2 102 # Occupied blocks per task id
---
> system.cpu.dcache.tags.age_task_id_blocks_1024::0 101 # Occupied blocks per task id
> system.cpu.dcache.tags.age_task_id_blocks_1024::1 329 # Occupied blocks per task id
> system.cpu.dcache.tags.age_task_id_blocks_1024::2 81 # Occupied blocks per task id
852,901c887,936
< system.cpu.dcache.tags.tag_accesses 88213750 # Number of tag accesses
< system.cpu.dcache.tags.data_accesses 88213750 # Number of data accesses
< system.cpu.dcache.ReadReq_hits::cpu.data 11989262 # number of ReadReq hits
< system.cpu.dcache.ReadReq_hits::total 11989262 # number of ReadReq hits
< system.cpu.dcache.WriteReq_hits::cpu.data 8035472 # number of WriteReq hits
< system.cpu.dcache.WriteReq_hits::total 8035472 # number of WriteReq hits
< system.cpu.dcache.demand_hits::cpu.data 20024734 # number of demand (read+write) hits
< system.cpu.dcache.demand_hits::total 20024734 # number of demand (read+write) hits
< system.cpu.dcache.overall_hits::cpu.data 20024734 # number of overall hits
< system.cpu.dcache.overall_hits::total 20024734 # number of overall hits
< system.cpu.dcache.ReadReq_misses::cpu.data 1308613 # number of ReadReq misses
< system.cpu.dcache.ReadReq_misses::total 1308613 # number of ReadReq misses
< system.cpu.dcache.WriteReq_misses::cpu.data 314792 # number of WriteReq misses
< system.cpu.dcache.WriteReq_misses::total 314792 # number of WriteReq misses
< system.cpu.dcache.demand_misses::cpu.data 1623405 # number of demand (read+write) misses
< system.cpu.dcache.demand_misses::total 1623405 # number of demand (read+write) misses
< system.cpu.dcache.overall_misses::cpu.data 1623405 # number of overall misses
< system.cpu.dcache.overall_misses::total 1623405 # number of overall misses
< system.cpu.dcache.ReadReq_miss_latency::cpu.data 18824282553 # number of ReadReq miss cycles
< system.cpu.dcache.ReadReq_miss_latency::total 18824282553 # number of ReadReq miss cycles
< system.cpu.dcache.WriteReq_miss_latency::cpu.data 10745506942 # number of WriteReq miss cycles
< system.cpu.dcache.WriteReq_miss_latency::total 10745506942 # number of WriteReq miss cycles
< system.cpu.dcache.demand_miss_latency::cpu.data 29569789495 # number of demand (read+write) miss cycles
< system.cpu.dcache.demand_miss_latency::total 29569789495 # number of demand (read+write) miss cycles
< system.cpu.dcache.overall_miss_latency::cpu.data 29569789495 # number of overall miss cycles
< system.cpu.dcache.overall_miss_latency::total 29569789495 # number of overall miss cycles
< system.cpu.dcache.ReadReq_accesses::cpu.data 13297875 # number of ReadReq accesses(hits+misses)
< system.cpu.dcache.ReadReq_accesses::total 13297875 # number of ReadReq accesses(hits+misses)
< system.cpu.dcache.WriteReq_accesses::cpu.data 8350264 # number of WriteReq accesses(hits+misses)
< system.cpu.dcache.WriteReq_accesses::total 8350264 # number of WriteReq accesses(hits+misses)
< system.cpu.dcache.demand_accesses::cpu.data 21648139 # number of demand (read+write) accesses
< system.cpu.dcache.demand_accesses::total 21648139 # number of demand (read+write) accesses
< system.cpu.dcache.overall_accesses::cpu.data 21648139 # number of overall (read+write) accesses
< system.cpu.dcache.overall_accesses::total 21648139 # number of overall (read+write) accesses
< system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.098408 # miss rate for ReadReq accesses
< system.cpu.dcache.ReadReq_miss_rate::total 0.098408 # miss rate for ReadReq accesses
< system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.037698 # miss rate for WriteReq accesses
< system.cpu.dcache.WriteReq_miss_rate::total 0.037698 # miss rate for WriteReq accesses
< system.cpu.dcache.demand_miss_rate::cpu.data 0.074991 # miss rate for demand accesses
< system.cpu.dcache.demand_miss_rate::total 0.074991 # miss rate for demand accesses
< system.cpu.dcache.overall_miss_rate::cpu.data 0.074991 # miss rate for overall accesses
< system.cpu.dcache.overall_miss_rate::total 0.074991 # miss rate for overall accesses
< system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14384.911775 # average ReadReq miss latency
< system.cpu.dcache.ReadReq_avg_miss_latency::total 14384.911775 # average ReadReq miss latency
< system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 34135.260559 # average WriteReq miss latency
< system.cpu.dcache.WriteReq_avg_miss_latency::total 34135.260559 # average WriteReq miss latency
< system.cpu.dcache.demand_avg_miss_latency::cpu.data 18214.671936 # average overall miss latency
< system.cpu.dcache.demand_avg_miss_latency::total 18214.671936 # average overall miss latency
< system.cpu.dcache.overall_avg_miss_latency::cpu.data 18214.671936 # average overall miss latency
< system.cpu.dcache.overall_avg_miss_latency::total 18214.671936 # average overall miss latency
---
> system.cpu.dcache.tags.tag_accesses 88250512 # Number of tag accesses
> system.cpu.dcache.tags.data_accesses 88250512 # Number of data accesses
> system.cpu.dcache.ReadReq_hits::cpu.data 11993410 # number of ReadReq hits
> system.cpu.dcache.ReadReq_hits::total 11993410 # number of ReadReq hits
> system.cpu.dcache.WriteReq_hits::cpu.data 8040535 # number of WriteReq hits
> system.cpu.dcache.WriteReq_hits::total 8040535 # number of WriteReq hits
> system.cpu.dcache.demand_hits::cpu.data 20033945 # number of demand (read+write) hits
> system.cpu.dcache.demand_hits::total 20033945 # number of demand (read+write) hits
> system.cpu.dcache.overall_hits::cpu.data 20033945 # number of overall hits
> system.cpu.dcache.overall_hits::total 20033945 # number of overall hits
> system.cpu.dcache.ReadReq_misses::cpu.data 1308416 # number of ReadReq misses
> system.cpu.dcache.ReadReq_misses::total 1308416 # number of ReadReq misses
> system.cpu.dcache.WriteReq_misses::cpu.data 314973 # number of WriteReq misses
> system.cpu.dcache.WriteReq_misses::total 314973 # number of WriteReq misses
> system.cpu.dcache.demand_misses::cpu.data 1623389 # number of demand (read+write) misses
> system.cpu.dcache.demand_misses::total 1623389 # number of demand (read+write) misses
> system.cpu.dcache.overall_misses::cpu.data 1623389 # number of overall misses
> system.cpu.dcache.overall_misses::total 1623389 # number of overall misses
> system.cpu.dcache.ReadReq_miss_latency::cpu.data 18840132304 # number of ReadReq miss cycles
> system.cpu.dcache.ReadReq_miss_latency::total 18840132304 # number of ReadReq miss cycles
> system.cpu.dcache.WriteReq_miss_latency::cpu.data 10814294936 # number of WriteReq miss cycles
> system.cpu.dcache.WriteReq_miss_latency::total 10814294936 # number of WriteReq miss cycles
> system.cpu.dcache.demand_miss_latency::cpu.data 29654427240 # number of demand (read+write) miss cycles
> system.cpu.dcache.demand_miss_latency::total 29654427240 # number of demand (read+write) miss cycles
> system.cpu.dcache.overall_miss_latency::cpu.data 29654427240 # number of overall miss cycles
> system.cpu.dcache.overall_miss_latency::total 29654427240 # number of overall miss cycles
> system.cpu.dcache.ReadReq_accesses::cpu.data 13301826 # number of ReadReq accesses(hits+misses)
> system.cpu.dcache.ReadReq_accesses::total 13301826 # number of ReadReq accesses(hits+misses)
> system.cpu.dcache.WriteReq_accesses::cpu.data 8355508 # number of WriteReq accesses(hits+misses)
> system.cpu.dcache.WriteReq_accesses::total 8355508 # number of WriteReq accesses(hits+misses)
> system.cpu.dcache.demand_accesses::cpu.data 21657334 # number of demand (read+write) accesses
> system.cpu.dcache.demand_accesses::total 21657334 # number of demand (read+write) accesses
> system.cpu.dcache.overall_accesses::cpu.data 21657334 # number of overall (read+write) accesses
> system.cpu.dcache.overall_accesses::total 21657334 # number of overall (read+write) accesses
> system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.098364 # miss rate for ReadReq accesses
> system.cpu.dcache.ReadReq_miss_rate::total 0.098364 # miss rate for ReadReq accesses
> system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.037696 # miss rate for WriteReq accesses
> system.cpu.dcache.WriteReq_miss_rate::total 0.037696 # miss rate for WriteReq accesses
> system.cpu.dcache.demand_miss_rate::cpu.data 0.074958 # miss rate for demand accesses
> system.cpu.dcache.demand_miss_rate::total 0.074958 # miss rate for demand accesses
> system.cpu.dcache.overall_miss_rate::cpu.data 0.074958 # miss rate for overall accesses
> system.cpu.dcache.overall_miss_rate::total 0.074958 # miss rate for overall accesses
> system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14399.191315 # average ReadReq miss latency
> system.cpu.dcache.ReadReq_avg_miss_latency::total 14399.191315 # average ReadReq miss latency
> system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 34334.037952 # average WriteReq miss latency
> system.cpu.dcache.WriteReq_avg_miss_latency::total 34334.037952 # average WriteReq miss latency
> system.cpu.dcache.demand_avg_miss_latency::cpu.data 18266.987912 # average overall miss latency
> system.cpu.dcache.demand_avg_miss_latency::total 18266.987912 # average overall miss latency
> system.cpu.dcache.overall_avg_miss_latency::cpu.data 18266.987912 # average overall miss latency
> system.cpu.dcache.overall_avg_miss_latency::total 18266.987912 # average overall miss latency
910,927c945,962
< system.cpu.dcache.writebacks::writebacks 1537729 # number of writebacks
< system.cpu.dcache.writebacks::total 1537729 # number of writebacks
< system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1308613 # number of ReadReq MSHR misses
< system.cpu.dcache.ReadReq_mshr_misses::total 1308613 # number of ReadReq MSHR misses
< system.cpu.dcache.WriteReq_mshr_misses::cpu.data 314792 # number of WriteReq MSHR misses
< system.cpu.dcache.WriteReq_mshr_misses::total 314792 # number of WriteReq MSHR misses
< system.cpu.dcache.demand_mshr_misses::cpu.data 1623405 # number of demand (read+write) MSHR misses
< system.cpu.dcache.demand_mshr_misses::total 1623405 # number of demand (read+write) MSHR misses
< system.cpu.dcache.overall_mshr_misses::cpu.data 1623405 # number of overall MSHR misses
< system.cpu.dcache.overall_mshr_misses::total 1623405 # number of overall MSHR misses
< system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 16198393447 # number of ReadReq MSHR miss cycles
< system.cpu.dcache.ReadReq_mshr_miss_latency::total 16198393447 # number of ReadReq MSHR miss cycles
< system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 10064156058 # number of WriteReq MSHR miss cycles
< system.cpu.dcache.WriteReq_mshr_miss_latency::total 10064156058 # number of WriteReq MSHR miss cycles
< system.cpu.dcache.demand_mshr_miss_latency::cpu.data 26262549505 # number of demand (read+write) MSHR miss cycles
< system.cpu.dcache.demand_mshr_miss_latency::total 26262549505 # number of demand (read+write) MSHR miss cycles
< system.cpu.dcache.overall_mshr_miss_latency::cpu.data 26262549505 # number of overall MSHR miss cycles
< system.cpu.dcache.overall_mshr_miss_latency::total 26262549505 # number of overall MSHR miss cycles
---
> system.cpu.dcache.writebacks::writebacks 1537613 # number of writebacks
> system.cpu.dcache.writebacks::total 1537613 # number of writebacks
> system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1308416 # number of ReadReq MSHR misses
> system.cpu.dcache.ReadReq_mshr_misses::total 1308416 # number of ReadReq MSHR misses
> system.cpu.dcache.WriteReq_mshr_misses::cpu.data 314973 # number of WriteReq MSHR misses
> system.cpu.dcache.WriteReq_mshr_misses::total 314973 # number of WriteReq MSHR misses
> system.cpu.dcache.demand_mshr_misses::cpu.data 1623389 # number of demand (read+write) MSHR misses
> system.cpu.dcache.demand_mshr_misses::total 1623389 # number of demand (read+write) MSHR misses
> system.cpu.dcache.overall_mshr_misses::cpu.data 1623389 # number of overall MSHR misses
> system.cpu.dcache.overall_mshr_misses::total 1623389 # number of overall MSHR misses
> system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 16214330696 # number of ReadReq MSHR miss cycles
> system.cpu.dcache.ReadReq_mshr_miss_latency::total 16214330696 # number of ReadReq MSHR miss cycles
> system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 10132215064 # number of WriteReq MSHR miss cycles
> system.cpu.dcache.WriteReq_mshr_miss_latency::total 10132215064 # number of WriteReq MSHR miss cycles
> system.cpu.dcache.demand_mshr_miss_latency::cpu.data 26346545760 # number of demand (read+write) MSHR miss cycles
> system.cpu.dcache.demand_mshr_miss_latency::total 26346545760 # number of demand (read+write) MSHR miss cycles
> system.cpu.dcache.overall_mshr_miss_latency::cpu.data 26346545760 # number of overall MSHR miss cycles
> system.cpu.dcache.overall_mshr_miss_latency::total 26346545760 # number of overall MSHR miss cycles
930,949c965,984
< system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 2537739500 # number of WriteReq MSHR uncacheable cycles
< system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 2537739500 # number of WriteReq MSHR uncacheable cycles
< system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 96752412000 # number of overall MSHR uncacheable cycles
< system.cpu.dcache.overall_mshr_uncacheable_latency::total 96752412000 # number of overall MSHR uncacheable cycles
< system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.098408 # mshr miss rate for ReadReq accesses
< system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.098408 # mshr miss rate for ReadReq accesses
< system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.037698 # mshr miss rate for WriteReq accesses
< system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.037698 # mshr miss rate for WriteReq accesses
< system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.074991 # mshr miss rate for demand accesses
< system.cpu.dcache.demand_mshr_miss_rate::total 0.074991 # mshr miss rate for demand accesses
< system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.074991 # mshr miss rate for overall accesses
< system.cpu.dcache.overall_mshr_miss_rate::total 0.074991 # mshr miss rate for overall accesses
< system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12378.291708 # average ReadReq mshr miss latency
< system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12378.291708 # average ReadReq mshr miss latency
< system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 31970.812657 # average WriteReq mshr miss latency
< system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31970.812657 # average WriteReq mshr miss latency
< system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 16177.447713 # average overall mshr miss latency
< system.cpu.dcache.demand_avg_mshr_miss_latency::total 16177.447713 # average overall mshr miss latency
< system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 16177.447713 # average overall mshr miss latency
< system.cpu.dcache.overall_avg_mshr_miss_latency::total 16177.447713 # average overall mshr miss latency
---
> system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 2537738000 # number of WriteReq MSHR uncacheable cycles
> system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 2537738000 # number of WriteReq MSHR uncacheable cycles
> system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 96752410500 # number of overall MSHR uncacheable cycles
> system.cpu.dcache.overall_mshr_uncacheable_latency::total 96752410500 # number of overall MSHR uncacheable cycles
> system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.098364 # mshr miss rate for ReadReq accesses
> system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.098364 # mshr miss rate for ReadReq accesses
> system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.037696 # mshr miss rate for WriteReq accesses
> system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.037696 # mshr miss rate for WriteReq accesses
> system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.074958 # mshr miss rate for demand accesses
> system.cpu.dcache.demand_mshr_miss_rate::total 0.074958 # mshr miss rate for demand accesses
> system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.074958 # mshr miss rate for overall accesses
> system.cpu.dcache.overall_mshr_miss_rate::total 0.074958 # mshr miss rate for overall accesses
> system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12392.335997 # average ReadReq mshr miss latency
> system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12392.335997 # average ReadReq mshr miss latency
> system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32168.519410 # average WriteReq mshr miss latency
> system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32168.519410 # average WriteReq mshr miss latency
> system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 16229.348456 # average overall mshr miss latency
> system.cpu.dcache.demand_avg_mshr_miss_latency::total 16229.348456 # average overall mshr miss latency
> system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 16229.348456 # average overall mshr miss latency
> system.cpu.dcache.overall_avg_mshr_miss_latency::total 16229.348456 # average overall mshr miss latency
957,959c992,994
< system.cpu.toL2Bus.throughput 49161645 # Throughput (bytes/s)
< system.cpu.toL2Bus.trans_dist::ReadReq 2696443 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::ReadResp 2695917 # Transaction distribution
---
> system.cpu.toL2Bus.throughput 49146383 # Throughput (bytes/s)
> system.cpu.toL2Bus.trans_dist::ReadReq 2695227 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::ReadResp 2694701 # Transaction distribution
962,979c997,1014
< system.cpu.toL2Bus.trans_dist::Writeback 1541590 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::UpgradeReq 2211 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::UpgradeResp 2211 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::ReadExReq 359301 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::ReadExResp 312590 # Transaction distribution
< system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1583869 # Packet count per connected master and slave (bytes)
< system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 5973994 # Packet count per connected master and slave (bytes)
< system.cpu.toL2Bus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 7897 # Packet count per connected master and slave (bytes)
< system.cpu.toL2Bus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 19197 # Packet count per connected master and slave (bytes)
< system.cpu.toL2Bus.pkt_count::total 7584957 # Packet count per connected master and slave (bytes)
< system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 50683392 # Cumulative packet size per connected master and slave (bytes)
< system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 203806901 # Cumulative packet size per connected master and slave (bytes)
< system.cpu.toL2Bus.tot_pkt_size_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 229632 # Cumulative packet size per connected master and slave (bytes)
< system.cpu.toL2Bus.tot_pkt_size_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 633792 # Cumulative packet size per connected master and slave (bytes)
< system.cpu.toL2Bus.tot_pkt_size::total 255353717 # Cumulative packet size per connected master and slave (bytes)
< system.cpu.toL2Bus.data_through_bus 255333045 # Total data (bytes)
< system.cpu.toL2Bus.snoop_data_through_bus 327296 # Total snoop data (bytes)
< system.cpu.toL2Bus.reqLayer0.occupancy 3831359500 # Layer occupancy (ticks)
---
> system.cpu.toL2Bus.trans_dist::Writeback 1541371 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::UpgradeReq 2213 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::UpgradeResp 2213 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::ReadExReq 359480 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::ReadExResp 312780 # Transaction distribution
> system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1583085 # Packet count per connected master and slave (bytes)
> system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 5973901 # Packet count per connected master and slave (bytes)
> system.cpu.toL2Bus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 7764 # Packet count per connected master and slave (bytes)
> system.cpu.toL2Bus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 18139 # Packet count per connected master and slave (bytes)
> system.cpu.toL2Bus.pkt_count::total 7582889 # Packet count per connected master and slave (bytes)
> system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 50658304 # Cumulative packet size per connected master and slave (bytes)
> system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 203802165 # Cumulative packet size per connected master and slave (bytes)
> system.cpu.toL2Bus.tot_pkt_size_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 222976 # Cumulative packet size per connected master and slave (bytes)
> system.cpu.toL2Bus.tot_pkt_size_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 604096 # Cumulative packet size per connected master and slave (bytes)
> system.cpu.toL2Bus.tot_pkt_size::total 255287541 # Cumulative packet size per connected master and slave (bytes)
> system.cpu.toL2Bus.data_through_bus 255266421 # Total data (bytes)
> system.cpu.toL2Bus.snoop_data_through_bus 314240 # Total snoop data (bytes)
> system.cpu.toL2Bus.reqLayer0.occupancy 3830515500 # Layer occupancy (ticks)
981c1016
< system.cpu.toL2Bus.snoopLayer0.occupancy 484500 # Layer occupancy (ticks)
---
> system.cpu.toL2Bus.snoopLayer0.occupancy 495000 # Layer occupancy (ticks)
983c1018
< system.cpu.toL2Bus.respLayer0.occupancy 1190263759 # Layer occupancy (ticks)
---
> system.cpu.toL2Bus.respLayer0.occupancy 1189702505 # Layer occupancy (ticks)
985c1020
< system.cpu.toL2Bus.respLayer1.occupancy 3051445995 # Layer occupancy (ticks)
---
> system.cpu.toL2Bus.respLayer1.occupancy 3051756740 # Layer occupancy (ticks)
987c1022
< system.cpu.toL2Bus.respLayer2.occupancy 6464000 # Layer occupancy (ticks)
---
> system.cpu.toL2Bus.respLayer2.occupancy 6421000 # Layer occupancy (ticks)
989c1024
< system.cpu.toL2Bus.respLayer3.occupancy 13941000 # Layer occupancy (ticks)
---
> system.cpu.toL2Bus.respLayer3.occupancy 13050250 # Layer occupancy (ticks)
991,995c1026,1030
< system.cpu.l2cache.tags.replacements 86417 # number of replacements
< system.cpu.l2cache.tags.tagsinuse 64729.830083 # Cycle average of tags in use
< system.cpu.l2cache.tags.total_refs 3490254 # Total number of references to valid blocks.
< system.cpu.l2cache.tags.sampled_refs 151212 # Sample count of references to valid blocks.
< system.cpu.l2cache.tags.avg_refs 23.081859 # Average number of references to valid blocks.
---
> system.cpu.l2cache.tags.replacements 86651 # number of replacements
> system.cpu.l2cache.tags.tagsinuse 64733.611120 # Cycle average of tags in use
> system.cpu.l2cache.tags.total_refs 3487942 # Total number of references to valid blocks.
> system.cpu.l2cache.tags.sampled_refs 151340 # Sample count of references to valid blocks.
> system.cpu.l2cache.tags.avg_refs 23.047060 # Average number of references to valid blocks.
997,1002c1032,1037
< system.cpu.l2cache.tags.occ_blocks::writebacks 50287.594494 # Average occupied blocks per requestor
< system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 0.027550 # Average occupied blocks per requestor
< system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 0.141486 # Average occupied blocks per requestor
< system.cpu.l2cache.tags.occ_blocks::cpu.inst 3384.035479 # Average occupied blocks per requestor
< system.cpu.l2cache.tags.occ_blocks::cpu.data 11058.031076 # Average occupied blocks per requestor
< system.cpu.l2cache.tags.occ_percent::writebacks 0.767328 # Average percentage of cache occupancy
---
> system.cpu.l2cache.tags.occ_blocks::writebacks 50209.763854 # Average occupied blocks per requestor
> system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 0.027833 # Average occupied blocks per requestor
> system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 0.141473 # Average occupied blocks per requestor
> system.cpu.l2cache.tags.occ_blocks::cpu.inst 3434.458363 # Average occupied blocks per requestor
> system.cpu.l2cache.tags.occ_blocks::cpu.data 11089.219598 # Average occupied blocks per requestor
> system.cpu.l2cache.tags.occ_percent::writebacks 0.766140 # Average percentage of cache occupancy
1005,1037c1040,1072
< system.cpu.l2cache.tags.occ_percent::cpu.inst 0.051636 # Average percentage of cache occupancy
< system.cpu.l2cache.tags.occ_percent::cpu.data 0.168732 # Average percentage of cache occupancy
< system.cpu.l2cache.tags.occ_percent::total 0.987699 # Average percentage of cache occupancy
< system.cpu.l2cache.tags.occ_task_id_blocks::1024 64795 # Occupied blocks per task id
< system.cpu.l2cache.tags.age_task_id_blocks_1024::0 57 # Occupied blocks per task id
< system.cpu.l2cache.tags.age_task_id_blocks_1024::1 115 # Occupied blocks per task id
< system.cpu.l2cache.tags.age_task_id_blocks_1024::2 2818 # Occupied blocks per task id
< system.cpu.l2cache.tags.age_task_id_blocks_1024::3 4824 # Occupied blocks per task id
< system.cpu.l2cache.tags.age_task_id_blocks_1024::4 56981 # Occupied blocks per task id
< system.cpu.l2cache.tags.occ_task_id_percent::1024 0.988693 # Percentage of cache occupancy per task id
< system.cpu.l2cache.tags.tag_accesses 32189031 # Number of tag accesses
< system.cpu.l2cache.tags.data_accesses 32189031 # Number of data accesses
< system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 6817 # number of ReadReq hits
< system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 2807 # number of ReadReq hits
< system.cpu.l2cache.ReadReq_hits::cpu.inst 779009 # number of ReadReq hits
< system.cpu.l2cache.ReadReq_hits::cpu.data 1279777 # number of ReadReq hits
< system.cpu.l2cache.ReadReq_hits::total 2068410 # number of ReadReq hits
< system.cpu.l2cache.Writeback_hits::writebacks 1541590 # number of Writeback hits
< system.cpu.l2cache.Writeback_hits::total 1541590 # number of Writeback hits
< system.cpu.l2cache.UpgradeReq_hits::cpu.data 307 # number of UpgradeReq hits
< system.cpu.l2cache.UpgradeReq_hits::total 307 # number of UpgradeReq hits
< system.cpu.l2cache.ReadExReq_hits::cpu.data 199552 # number of ReadExReq hits
< system.cpu.l2cache.ReadExReq_hits::total 199552 # number of ReadExReq hits
< system.cpu.l2cache.demand_hits::cpu.dtb.walker 6817 # number of demand (read+write) hits
< system.cpu.l2cache.demand_hits::cpu.itb.walker 2807 # number of demand (read+write) hits
< system.cpu.l2cache.demand_hits::cpu.inst 779009 # number of demand (read+write) hits
< system.cpu.l2cache.demand_hits::cpu.data 1479329 # number of demand (read+write) hits
< system.cpu.l2cache.demand_hits::total 2267962 # number of demand (read+write) hits
< system.cpu.l2cache.overall_hits::cpu.dtb.walker 6817 # number of overall hits
< system.cpu.l2cache.overall_hits::cpu.itb.walker 2807 # number of overall hits
< system.cpu.l2cache.overall_hits::cpu.inst 779009 # number of overall hits
< system.cpu.l2cache.overall_hits::cpu.data 1479329 # number of overall hits
< system.cpu.l2cache.overall_hits::total 2267962 # number of overall hits
---
> system.cpu.l2cache.tags.occ_percent::cpu.inst 0.052406 # Average percentage of cache occupancy
> system.cpu.l2cache.tags.occ_percent::cpu.data 0.169208 # Average percentage of cache occupancy
> system.cpu.l2cache.tags.occ_percent::total 0.987757 # Average percentage of cache occupancy
> system.cpu.l2cache.tags.occ_task_id_blocks::1024 64689 # Occupied blocks per task id
> system.cpu.l2cache.tags.age_task_id_blocks_1024::0 26 # Occupied blocks per task id
> system.cpu.l2cache.tags.age_task_id_blocks_1024::1 100 # Occupied blocks per task id
> system.cpu.l2cache.tags.age_task_id_blocks_1024::2 2880 # Occupied blocks per task id
> system.cpu.l2cache.tags.age_task_id_blocks_1024::3 4787 # Occupied blocks per task id
> system.cpu.l2cache.tags.age_task_id_blocks_1024::4 56896 # Occupied blocks per task id
> system.cpu.l2cache.tags.occ_task_id_percent::1024 0.987076 # Percentage of cache occupancy per task id
> system.cpu.l2cache.tags.tag_accesses 32180689 # Number of tag accesses
> system.cpu.l2cache.tags.data_accesses 32180689 # Number of data accesses
> system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 6384 # number of ReadReq hits
> system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 2775 # number of ReadReq hits
> system.cpu.l2cache.ReadReq_hits::cpu.inst 778641 # number of ReadReq hits
> system.cpu.l2cache.ReadReq_hits::cpu.data 1279470 # number of ReadReq hits
> system.cpu.l2cache.ReadReq_hits::total 2067270 # number of ReadReq hits
> system.cpu.l2cache.Writeback_hits::writebacks 1541371 # number of Writeback hits
> system.cpu.l2cache.Writeback_hits::total 1541371 # number of Writeback hits
> system.cpu.l2cache.UpgradeReq_hits::cpu.data 305 # number of UpgradeReq hits
> system.cpu.l2cache.UpgradeReq_hits::total 305 # number of UpgradeReq hits
> system.cpu.l2cache.ReadExReq_hits::cpu.data 199944 # number of ReadExReq hits
> system.cpu.l2cache.ReadExReq_hits::total 199944 # number of ReadExReq hits
> system.cpu.l2cache.demand_hits::cpu.dtb.walker 6384 # number of demand (read+write) hits
> system.cpu.l2cache.demand_hits::cpu.itb.walker 2775 # number of demand (read+write) hits
> system.cpu.l2cache.demand_hits::cpu.inst 778641 # number of demand (read+write) hits
> system.cpu.l2cache.demand_hits::cpu.data 1479414 # number of demand (read+write) hits
> system.cpu.l2cache.demand_hits::total 2267214 # number of demand (read+write) hits
> system.cpu.l2cache.overall_hits::cpu.dtb.walker 6384 # number of overall hits
> system.cpu.l2cache.overall_hits::cpu.itb.walker 2775 # number of overall hits
> system.cpu.l2cache.overall_hits::cpu.inst 778641 # number of overall hits
> system.cpu.l2cache.overall_hits::cpu.data 1479414 # number of overall hits
> system.cpu.l2cache.overall_hits::total 2267214 # number of overall hits
1040,1046c1075,1081
< system.cpu.l2cache.ReadReq_misses::cpu.inst 12919 # number of ReadReq misses
< system.cpu.l2cache.ReadReq_misses::cpu.data 28035 # number of ReadReq misses
< system.cpu.l2cache.ReadReq_misses::total 40960 # number of ReadReq misses
< system.cpu.l2cache.UpgradeReq_misses::cpu.data 1395 # number of UpgradeReq misses
< system.cpu.l2cache.UpgradeReq_misses::total 1395 # number of UpgradeReq misses
< system.cpu.l2cache.ReadExReq_misses::cpu.data 113025 # number of ReadExReq misses
< system.cpu.l2cache.ReadExReq_misses::total 113025 # number of ReadExReq misses
---
> system.cpu.l2cache.ReadReq_misses::cpu.inst 12895 # number of ReadReq misses
> system.cpu.l2cache.ReadReq_misses::cpu.data 28198 # number of ReadReq misses
> system.cpu.l2cache.ReadReq_misses::total 41099 # number of ReadReq misses
> system.cpu.l2cache.UpgradeReq_misses::cpu.data 1394 # number of UpgradeReq misses
> system.cpu.l2cache.UpgradeReq_misses::total 1394 # number of UpgradeReq misses
> system.cpu.l2cache.ReadExReq_misses::cpu.data 112812 # number of ReadExReq misses
> system.cpu.l2cache.ReadExReq_misses::total 112812 # number of ReadExReq misses
1049,1051c1084,1086
< system.cpu.l2cache.demand_misses::cpu.inst 12919 # number of demand (read+write) misses
< system.cpu.l2cache.demand_misses::cpu.data 141060 # number of demand (read+write) misses
< system.cpu.l2cache.demand_misses::total 153985 # number of demand (read+write) misses
---
> system.cpu.l2cache.demand_misses::cpu.inst 12895 # number of demand (read+write) misses
> system.cpu.l2cache.demand_misses::cpu.data 141010 # number of demand (read+write) misses
> system.cpu.l2cache.demand_misses::total 153911 # number of demand (read+write) misses
1054,1134c1089,1169
< system.cpu.l2cache.overall_misses::cpu.inst 12919 # number of overall misses
< system.cpu.l2cache.overall_misses::cpu.data 141060 # number of overall misses
< system.cpu.l2cache.overall_misses::total 153985 # number of overall misses
< system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 75000 # number of ReadReq miss cycles
< system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 347500 # number of ReadReq miss cycles
< system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 948719241 # number of ReadReq miss cycles
< system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2091207947 # number of ReadReq miss cycles
< system.cpu.l2cache.ReadReq_miss_latency::total 3040349688 # number of ReadReq miss cycles
< system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 16786842 # number of UpgradeReq miss cycles
< system.cpu.l2cache.UpgradeReq_miss_latency::total 16786842 # number of UpgradeReq miss cycles
< system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 7717314435 # number of ReadExReq miss cycles
< system.cpu.l2cache.ReadExReq_miss_latency::total 7717314435 # number of ReadExReq miss cycles
< system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 75000 # number of demand (read+write) miss cycles
< system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 347500 # number of demand (read+write) miss cycles
< system.cpu.l2cache.demand_miss_latency::cpu.inst 948719241 # number of demand (read+write) miss cycles
< system.cpu.l2cache.demand_miss_latency::cpu.data 9808522382 # number of demand (read+write) miss cycles
< system.cpu.l2cache.demand_miss_latency::total 10757664123 # number of demand (read+write) miss cycles
< system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 75000 # number of overall miss cycles
< system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 347500 # number of overall miss cycles
< system.cpu.l2cache.overall_miss_latency::cpu.inst 948719241 # number of overall miss cycles
< system.cpu.l2cache.overall_miss_latency::cpu.data 9808522382 # number of overall miss cycles
< system.cpu.l2cache.overall_miss_latency::total 10757664123 # number of overall miss cycles
< system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 6818 # number of ReadReq accesses(hits+misses)
< system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 2812 # number of ReadReq accesses(hits+misses)
< system.cpu.l2cache.ReadReq_accesses::cpu.inst 791928 # number of ReadReq accesses(hits+misses)
< system.cpu.l2cache.ReadReq_accesses::cpu.data 1307812 # number of ReadReq accesses(hits+misses)
< system.cpu.l2cache.ReadReq_accesses::total 2109370 # number of ReadReq accesses(hits+misses)
< system.cpu.l2cache.Writeback_accesses::writebacks 1541590 # number of Writeback accesses(hits+misses)
< system.cpu.l2cache.Writeback_accesses::total 1541590 # number of Writeback accesses(hits+misses)
< system.cpu.l2cache.UpgradeReq_accesses::cpu.data 1702 # number of UpgradeReq accesses(hits+misses)
< system.cpu.l2cache.UpgradeReq_accesses::total 1702 # number of UpgradeReq accesses(hits+misses)
< system.cpu.l2cache.ReadExReq_accesses::cpu.data 312577 # number of ReadExReq accesses(hits+misses)
< system.cpu.l2cache.ReadExReq_accesses::total 312577 # number of ReadExReq accesses(hits+misses)
< system.cpu.l2cache.demand_accesses::cpu.dtb.walker 6818 # number of demand (read+write) accesses
< system.cpu.l2cache.demand_accesses::cpu.itb.walker 2812 # number of demand (read+write) accesses
< system.cpu.l2cache.demand_accesses::cpu.inst 791928 # number of demand (read+write) accesses
< system.cpu.l2cache.demand_accesses::cpu.data 1620389 # number of demand (read+write) accesses
< system.cpu.l2cache.demand_accesses::total 2421947 # number of demand (read+write) accesses
< system.cpu.l2cache.overall_accesses::cpu.dtb.walker 6818 # number of overall (read+write) accesses
< system.cpu.l2cache.overall_accesses::cpu.itb.walker 2812 # number of overall (read+write) accesses
< system.cpu.l2cache.overall_accesses::cpu.inst 791928 # number of overall (read+write) accesses
< system.cpu.l2cache.overall_accesses::cpu.data 1620389 # number of overall (read+write) accesses
< system.cpu.l2cache.overall_accesses::total 2421947 # number of overall (read+write) accesses
< system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000147 # miss rate for ReadReq accesses
< system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.001778 # miss rate for ReadReq accesses
< system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.016313 # miss rate for ReadReq accesses
< system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.021437 # miss rate for ReadReq accesses
< system.cpu.l2cache.ReadReq_miss_rate::total 0.019418 # miss rate for ReadReq accesses
< system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.819624 # miss rate for UpgradeReq accesses
< system.cpu.l2cache.UpgradeReq_miss_rate::total 0.819624 # miss rate for UpgradeReq accesses
< system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.361591 # miss rate for ReadExReq accesses
< system.cpu.l2cache.ReadExReq_miss_rate::total 0.361591 # miss rate for ReadExReq accesses
< system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000147 # miss rate for demand accesses
< system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.001778 # miss rate for demand accesses
< system.cpu.l2cache.demand_miss_rate::cpu.inst 0.016313 # miss rate for demand accesses
< system.cpu.l2cache.demand_miss_rate::cpu.data 0.087053 # miss rate for demand accesses
< system.cpu.l2cache.demand_miss_rate::total 0.063579 # miss rate for demand accesses
< system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000147 # miss rate for overall accesses
< system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.001778 # miss rate for overall accesses
< system.cpu.l2cache.overall_miss_rate::cpu.inst 0.016313 # miss rate for overall accesses
< system.cpu.l2cache.overall_miss_rate::cpu.data 0.087053 # miss rate for overall accesses
< system.cpu.l2cache.overall_miss_rate::total 0.063579 # miss rate for overall accesses
< system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 75000 # average ReadReq miss latency
< system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 69500 # average ReadReq miss latency
< system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 73435.965709 # average ReadReq miss latency
< system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 74592.757161 # average ReadReq miss latency
< system.cpu.l2cache.ReadReq_avg_miss_latency::total 74227.287305 # average ReadReq miss latency
< system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 12033.578495 # average UpgradeReq miss latency
< system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 12033.578495 # average UpgradeReq miss latency
< system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 68279.711878 # average ReadExReq miss latency
< system.cpu.l2cache.ReadExReq_avg_miss_latency::total 68279.711878 # average ReadExReq miss latency
< system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 75000 # average overall miss latency
< system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 69500 # average overall miss latency
< system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 73435.965709 # average overall miss latency
< system.cpu.l2cache.demand_avg_miss_latency::cpu.data 69534.399419 # average overall miss latency
< system.cpu.l2cache.demand_avg_miss_latency::total 69861.766555 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 75000 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 69500 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 73435.965709 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::cpu.data 69534.399419 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::total 69861.766555 # average overall miss latency
---
> system.cpu.l2cache.overall_misses::cpu.inst 12895 # number of overall misses
> system.cpu.l2cache.overall_misses::cpu.data 141010 # number of overall misses
> system.cpu.l2cache.overall_misses::total 153911 # number of overall misses
> system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 89250 # number of ReadReq miss cycles
> system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 365000 # number of ReadReq miss cycles
> system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 942725495 # number of ReadReq miss cycles
> system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2110465196 # number of ReadReq miss cycles
> system.cpu.l2cache.ReadReq_miss_latency::total 3053644941 # number of ReadReq miss cycles
> system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 16120870 # number of UpgradeReq miss cycles
> system.cpu.l2cache.UpgradeReq_miss_latency::total 16120870 # number of UpgradeReq miss cycles
> system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 7781341940 # number of ReadExReq miss cycles
> system.cpu.l2cache.ReadExReq_miss_latency::total 7781341940 # number of ReadExReq miss cycles
> system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 89250 # number of demand (read+write) miss cycles
> system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 365000 # number of demand (read+write) miss cycles
> system.cpu.l2cache.demand_miss_latency::cpu.inst 942725495 # number of demand (read+write) miss cycles
> system.cpu.l2cache.demand_miss_latency::cpu.data 9891807136 # number of demand (read+write) miss cycles
> system.cpu.l2cache.demand_miss_latency::total 10834986881 # number of demand (read+write) miss cycles
> system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 89250 # number of overall miss cycles
> system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 365000 # number of overall miss cycles
> system.cpu.l2cache.overall_miss_latency::cpu.inst 942725495 # number of overall miss cycles
> system.cpu.l2cache.overall_miss_latency::cpu.data 9891807136 # number of overall miss cycles
> system.cpu.l2cache.overall_miss_latency::total 10834986881 # number of overall miss cycles
> system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 6385 # number of ReadReq accesses(hits+misses)
> system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 2780 # number of ReadReq accesses(hits+misses)
> system.cpu.l2cache.ReadReq_accesses::cpu.inst 791536 # number of ReadReq accesses(hits+misses)
> system.cpu.l2cache.ReadReq_accesses::cpu.data 1307668 # number of ReadReq accesses(hits+misses)
> system.cpu.l2cache.ReadReq_accesses::total 2108369 # number of ReadReq accesses(hits+misses)
> system.cpu.l2cache.Writeback_accesses::writebacks 1541371 # number of Writeback accesses(hits+misses)
> system.cpu.l2cache.Writeback_accesses::total 1541371 # number of Writeback accesses(hits+misses)
> system.cpu.l2cache.UpgradeReq_accesses::cpu.data 1699 # number of UpgradeReq accesses(hits+misses)
> system.cpu.l2cache.UpgradeReq_accesses::total 1699 # number of UpgradeReq accesses(hits+misses)
> system.cpu.l2cache.ReadExReq_accesses::cpu.data 312756 # number of ReadExReq accesses(hits+misses)
> system.cpu.l2cache.ReadExReq_accesses::total 312756 # number of ReadExReq accesses(hits+misses)
> system.cpu.l2cache.demand_accesses::cpu.dtb.walker 6385 # number of demand (read+write) accesses
> system.cpu.l2cache.demand_accesses::cpu.itb.walker 2780 # number of demand (read+write) accesses
> system.cpu.l2cache.demand_accesses::cpu.inst 791536 # number of demand (read+write) accesses
> system.cpu.l2cache.demand_accesses::cpu.data 1620424 # number of demand (read+write) accesses
> system.cpu.l2cache.demand_accesses::total 2421125 # number of demand (read+write) accesses
> system.cpu.l2cache.overall_accesses::cpu.dtb.walker 6385 # number of overall (read+write) accesses
> system.cpu.l2cache.overall_accesses::cpu.itb.walker 2780 # number of overall (read+write) accesses
> system.cpu.l2cache.overall_accesses::cpu.inst 791536 # number of overall (read+write) accesses
> system.cpu.l2cache.overall_accesses::cpu.data 1620424 # number of overall (read+write) accesses
> system.cpu.l2cache.overall_accesses::total 2421125 # number of overall (read+write) accesses
> system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000157 # miss rate for ReadReq accesses
> system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.001799 # miss rate for ReadReq accesses
> system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.016291 # miss rate for ReadReq accesses
> system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.021564 # miss rate for ReadReq accesses
> system.cpu.l2cache.ReadReq_miss_rate::total 0.019493 # miss rate for ReadReq accesses
> system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.820483 # miss rate for UpgradeReq accesses
> system.cpu.l2cache.UpgradeReq_miss_rate::total 0.820483 # miss rate for UpgradeReq accesses
> system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.360703 # miss rate for ReadExReq accesses
> system.cpu.l2cache.ReadExReq_miss_rate::total 0.360703 # miss rate for ReadExReq accesses
> system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000157 # miss rate for demand accesses
> system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.001799 # miss rate for demand accesses
> system.cpu.l2cache.demand_miss_rate::cpu.inst 0.016291 # miss rate for demand accesses
> system.cpu.l2cache.demand_miss_rate::cpu.data 0.087020 # miss rate for demand accesses
> system.cpu.l2cache.demand_miss_rate::total 0.063570 # miss rate for demand accesses
> system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000157 # miss rate for overall accesses
> system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.001799 # miss rate for overall accesses
> system.cpu.l2cache.overall_miss_rate::cpu.inst 0.016291 # miss rate for overall accesses
> system.cpu.l2cache.overall_miss_rate::cpu.data 0.087020 # miss rate for overall accesses
> system.cpu.l2cache.overall_miss_rate::total 0.063570 # miss rate for overall accesses
> system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 89250 # average ReadReq miss latency
> system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 73000 # average ReadReq miss latency
> system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 73107.832105 # average ReadReq miss latency
> system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 74844.499468 # average ReadReq miss latency
> system.cpu.l2cache.ReadReq_avg_miss_latency::total 74299.738217 # average ReadReq miss latency
> system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 11564.469154 # average UpgradeReq miss latency
> system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 11564.469154 # average UpgradeReq miss latency
> system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 68976.189944 # average ReadExReq miss latency
> system.cpu.l2cache.ReadExReq_avg_miss_latency::total 68976.189944 # average ReadExReq miss latency
> system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 89250 # average overall miss latency
> system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 73000 # average overall miss latency
> system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 73107.832105 # average overall miss latency
> system.cpu.l2cache.demand_avg_miss_latency::cpu.data 70149.685384 # average overall miss latency
> system.cpu.l2cache.demand_avg_miss_latency::total 70397.742078 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 89250 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 73000 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 73107.832105 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::cpu.data 70149.685384 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::total 70397.742078 # average overall miss latency
1143,1144c1178,1179
< system.cpu.l2cache.writebacks::writebacks 79802 # number of writebacks
< system.cpu.l2cache.writebacks::total 79802 # number of writebacks
---
> system.cpu.l2cache.writebacks::writebacks 79998 # number of writebacks
> system.cpu.l2cache.writebacks::total 79998 # number of writebacks
1147,1153c1182,1188
< system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 12919 # number of ReadReq MSHR misses
< system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 28035 # number of ReadReq MSHR misses
< system.cpu.l2cache.ReadReq_mshr_misses::total 40960 # number of ReadReq MSHR misses
< system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 1395 # number of UpgradeReq MSHR misses
< system.cpu.l2cache.UpgradeReq_mshr_misses::total 1395 # number of UpgradeReq MSHR misses
< system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 113025 # number of ReadExReq MSHR misses
< system.cpu.l2cache.ReadExReq_mshr_misses::total 113025 # number of ReadExReq MSHR misses
---
> system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 12895 # number of ReadReq MSHR misses
> system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 28198 # number of ReadReq MSHR misses
> system.cpu.l2cache.ReadReq_mshr_misses::total 41099 # number of ReadReq MSHR misses
> system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 1394 # number of UpgradeReq MSHR misses
> system.cpu.l2cache.UpgradeReq_mshr_misses::total 1394 # number of UpgradeReq MSHR misses
> system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 112812 # number of ReadExReq MSHR misses
> system.cpu.l2cache.ReadExReq_mshr_misses::total 112812 # number of ReadExReq MSHR misses
1156,1158c1191,1193
< system.cpu.l2cache.demand_mshr_misses::cpu.inst 12919 # number of demand (read+write) MSHR misses
< system.cpu.l2cache.demand_mshr_misses::cpu.data 141060 # number of demand (read+write) MSHR misses
< system.cpu.l2cache.demand_mshr_misses::total 153985 # number of demand (read+write) MSHR misses
---
> system.cpu.l2cache.demand_mshr_misses::cpu.inst 12895 # number of demand (read+write) MSHR misses
> system.cpu.l2cache.demand_mshr_misses::cpu.data 141010 # number of demand (read+write) MSHR misses
> system.cpu.l2cache.demand_mshr_misses::total 153911 # number of demand (read+write) MSHR misses
1161,1182c1196,1217
< system.cpu.l2cache.overall_mshr_misses::cpu.inst 12919 # number of overall MSHR misses
< system.cpu.l2cache.overall_mshr_misses::cpu.data 141060 # number of overall MSHR misses
< system.cpu.l2cache.overall_mshr_misses::total 153985 # number of overall MSHR misses
< system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 62500 # number of ReadReq MSHR miss cycles
< system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 285000 # number of ReadReq MSHR miss cycles
< system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 786875759 # number of ReadReq MSHR miss cycles
< system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 1740299053 # number of ReadReq MSHR miss cycles
< system.cpu.l2cache.ReadReq_mshr_miss_latency::total 2527522312 # number of ReadReq MSHR miss cycles
< system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 14883877 # number of UpgradeReq MSHR miss cycles
< system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 14883877 # number of UpgradeReq MSHR miss cycles
< system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 6303896565 # number of ReadExReq MSHR miss cycles
< system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 6303896565 # number of ReadExReq MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 62500 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 285000 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 786875759 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8044195618 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::total 8831418877 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 62500 # number of overall MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 285000 # number of overall MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 786875759 # number of overall MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8044195618 # number of overall MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::total 8831418877 # number of overall MSHR miss cycles
---
> system.cpu.l2cache.overall_mshr_misses::cpu.inst 12895 # number of overall MSHR misses
> system.cpu.l2cache.overall_mshr_misses::cpu.data 141010 # number of overall MSHR misses
> system.cpu.l2cache.overall_mshr_misses::total 153911 # number of overall MSHR misses
> system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 76250 # number of ReadReq MSHR miss cycles
> system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 301500 # number of ReadReq MSHR miss cycles
> system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 781175005 # number of ReadReq MSHR miss cycles
> system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 1757280304 # number of ReadReq MSHR miss cycles
> system.cpu.l2cache.ReadReq_mshr_miss_latency::total 2538833059 # number of ReadReq MSHR miss cycles
> system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 14868876 # number of UpgradeReq MSHR miss cycles
> system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 14868876 # number of UpgradeReq MSHR miss cycles
> system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 6370597060 # number of ReadExReq MSHR miss cycles
> system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 6370597060 # number of ReadExReq MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 76250 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 301500 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 781175005 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8127877364 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::total 8909430119 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 76250 # number of overall MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 301500 # number of overall MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 781175005 # number of overall MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8127877364 # number of overall MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::total 8909430119 # number of overall MSHR miss cycles
1185,1226c1220,1261
< system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 2371074000 # number of WriteReq MSHR uncacheable cycles
< system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 2371074000 # number of WriteReq MSHR uncacheable cycles
< system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 89026943000 # number of overall MSHR uncacheable cycles
< system.cpu.l2cache.overall_mshr_uncacheable_latency::total 89026943000 # number of overall MSHR uncacheable cycles
< system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000147 # mshr miss rate for ReadReq accesses
< system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.001778 # mshr miss rate for ReadReq accesses
< system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.016313 # mshr miss rate for ReadReq accesses
< system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.021437 # mshr miss rate for ReadReq accesses
< system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.019418 # mshr miss rate for ReadReq accesses
< system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.819624 # mshr miss rate for UpgradeReq accesses
< system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.819624 # mshr miss rate for UpgradeReq accesses
< system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.361591 # mshr miss rate for ReadExReq accesses
< system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.361591 # mshr miss rate for ReadExReq accesses
< system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000147 # mshr miss rate for demand accesses
< system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.001778 # mshr miss rate for demand accesses
< system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.016313 # mshr miss rate for demand accesses
< system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.087053 # mshr miss rate for demand accesses
< system.cpu.l2cache.demand_mshr_miss_rate::total 0.063579 # mshr miss rate for demand accesses
< system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000147 # mshr miss rate for overall accesses
< system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.001778 # mshr miss rate for overall accesses
< system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.016313 # mshr miss rate for overall accesses
< system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.087053 # mshr miss rate for overall accesses
< system.cpu.l2cache.overall_mshr_miss_rate::total 0.063579 # mshr miss rate for overall accesses
< system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 62500 # average ReadReq mshr miss latency
< system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 57000 # average ReadReq mshr miss latency
< system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 60908.410790 # average ReadReq mshr miss latency
< system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 62075.942679 # average ReadReq mshr miss latency
< system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 61707.087695 # average ReadReq mshr miss latency
< system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10669.445878 # average UpgradeReq mshr miss latency
< system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10669.445878 # average UpgradeReq mshr miss latency
< system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 55774.355806 # average ReadExReq mshr miss latency
< system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 55774.355806 # average ReadExReq mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 62500 # average overall mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 57000 # average overall mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 60908.410790 # average overall mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 57026.766043 # average overall mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::total 57352.462103 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 62500 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 57000 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 60908.410790 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 57026.766043 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::total 57352.462103 # average overall mshr miss latency
---
> system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 2371075000 # number of WriteReq MSHR uncacheable cycles
> system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 2371075000 # number of WriteReq MSHR uncacheable cycles
> system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 89026944000 # number of overall MSHR uncacheable cycles
> system.cpu.l2cache.overall_mshr_uncacheable_latency::total 89026944000 # number of overall MSHR uncacheable cycles
> system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000157 # mshr miss rate for ReadReq accesses
> system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.001799 # mshr miss rate for ReadReq accesses
> system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.016291 # mshr miss rate for ReadReq accesses
> system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.021564 # mshr miss rate for ReadReq accesses
> system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.019493 # mshr miss rate for ReadReq accesses
> system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.820483 # mshr miss rate for UpgradeReq accesses
> system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.820483 # mshr miss rate for UpgradeReq accesses
> system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.360703 # mshr miss rate for ReadExReq accesses
> system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.360703 # mshr miss rate for ReadExReq accesses
> system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000157 # mshr miss rate for demand accesses
> system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.001799 # mshr miss rate for demand accesses
> system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.016291 # mshr miss rate for demand accesses
> system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.087020 # mshr miss rate for demand accesses
> system.cpu.l2cache.demand_mshr_miss_rate::total 0.063570 # mshr miss rate for demand accesses
> system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000157 # mshr miss rate for overall accesses
> system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.001799 # mshr miss rate for overall accesses
> system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.016291 # mshr miss rate for overall accesses
> system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.087020 # mshr miss rate for overall accesses
> system.cpu.l2cache.overall_mshr_miss_rate::total 0.063570 # mshr miss rate for overall accesses
> system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 76250 # average ReadReq mshr miss latency
> system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 60300 # average ReadReq mshr miss latency
> system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 60579.682435 # average ReadReq mshr miss latency
> system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 62319.324207 # average ReadReq mshr miss latency
> system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 61773.596900 # average ReadReq mshr miss latency
> system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10666.338594 # average UpgradeReq mshr miss latency
> system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10666.338594 # average UpgradeReq mshr miss latency
> system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 56470.916746 # average ReadExReq mshr miss latency
> system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 56470.916746 # average ReadExReq mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 76250 # average overall mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 60300 # average overall mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 60579.682435 # average overall mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 57640.432338 # average overall mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::total 57886.896447 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 76250 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 60300 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 60579.682435 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 57640.432338 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::total 57886.896447 # average overall mshr miss latency