| stats.txt (10352:5f1f92bf76ee) | stats.txt (10409:8c80b91944c5) |
|---|---|
| 1 2---------- Begin Simulation Statistics ---------- | 1 2---------- Begin Simulation Statistics ---------- |
| 3sim_seconds 1.962815 # Number of seconds simulated 4sim_ticks 1962815218500 # Number of ticks simulated 5final_tick 1962815218500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) | 3sim_seconds 1.961827 # Number of seconds simulated 4sim_ticks 1961826628500 # Number of ticks simulated 5final_tick 1961826628500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) |
| 6sim_freq 1000000000000 # Frequency of simulated ticks | 6sim_freq 1000000000000 # Frequency of simulated ticks |
| 7host_inst_rate 1506000 # Simulator instruction rate (inst/s) 8host_op_rate 1505999 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 49787604582 # Simulator tick rate (ticks/s) 10host_mem_usage 317424 # Number of bytes of host memory used 11host_seconds 39.42 # Real time elapsed on the host 12sim_insts 59372159 # Number of instructions simulated 13sim_ops 59372159 # Number of ops (including micro ops) simulated | 7host_inst_rate 1388652 # Simulator instruction rate (inst/s) 8host_op_rate 1388652 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 44739465331 # Simulator tick rate (ticks/s) 10host_mem_usage 370560 # Number of bytes of host memory used 11host_seconds 43.85 # Real time elapsed on the host 12sim_insts 60892387 # Number of instructions simulated 13sim_ops 60892387 # Number of ops (including micro ops) simulated |
| 14system.voltage_domain.voltage 1 # Voltage in Volts 15system.clk_domain.clock 1000 # Clock period in ticks | 14system.voltage_domain.voltage 1 # Voltage in Volts 15system.clk_domain.clock 1000 # Clock period in ticks |
| 16system.physmem.bytes_read::cpu0.inst 724992 # Number of bytes read from this memory 17system.physmem.bytes_read::cpu0.data 24166912 # Number of bytes read from this memory | 16system.physmem.bytes_read::cpu0.inst 833152 # Number of bytes read from this memory 17system.physmem.bytes_read::cpu0.data 24900864 # Number of bytes read from this memory |
| 18system.physmem.bytes_read::tsunami.ide 960 # Number of bytes read from this memory | 18system.physmem.bytes_read::tsunami.ide 960 # Number of bytes read from this memory |
| 19system.physmem.bytes_read::cpu1.inst 138560 # Number of bytes read from this memory 20system.physmem.bytes_read::cpu1.data 1080576 # Number of bytes read from this memory 21system.physmem.bytes_read::total 26112000 # Number of bytes read from this memory 22system.physmem.bytes_inst_read::cpu0.inst 724992 # Number of instructions bytes read from this memory 23system.physmem.bytes_inst_read::cpu1.inst 138560 # Number of instructions bytes read from this memory 24system.physmem.bytes_inst_read::total 863552 # Number of instructions bytes read from this memory 25system.physmem.bytes_written::writebacks 5090112 # Number of bytes written to this memory | 19system.physmem.bytes_read::cpu1.inst 31872 # Number of bytes read from this memory 20system.physmem.bytes_read::cpu1.data 336832 # Number of bytes read from this memory 21system.physmem.bytes_read::total 26103680 # Number of bytes read from this memory 22system.physmem.bytes_inst_read::cpu0.inst 833152 # Number of instructions bytes read from this memory 23system.physmem.bytes_inst_read::cpu1.inst 31872 # Number of instructions bytes read from this memory 24system.physmem.bytes_inst_read::total 865024 # Number of instructions bytes read from this memory 25system.physmem.bytes_written::writebacks 5078656 # Number of bytes written to this memory |
| 26system.physmem.bytes_written::tsunami.ide 2659328 # Number of bytes written to this memory | 26system.physmem.bytes_written::tsunami.ide 2659328 # Number of bytes written to this memory |
| 27system.physmem.bytes_written::total 7749440 # Number of bytes written to this memory 28system.physmem.num_reads::cpu0.inst 11328 # Number of read requests responded to by this memory 29system.physmem.num_reads::cpu0.data 377608 # Number of read requests responded to by this memory | 27system.physmem.bytes_written::total 7737984 # Number of bytes written to this memory 28system.physmem.num_reads::cpu0.inst 13018 # Number of read requests responded to by this memory 29system.physmem.num_reads::cpu0.data 389076 # Number of read requests responded to by this memory |
| 30system.physmem.num_reads::tsunami.ide 15 # Number of read requests responded to by this memory | 30system.physmem.num_reads::tsunami.ide 15 # Number of read requests responded to by this memory |
| 31system.physmem.num_reads::cpu1.inst 2165 # Number of read requests responded to by this memory 32system.physmem.num_reads::cpu1.data 16884 # Number of read requests responded to by this memory 33system.physmem.num_reads::total 408000 # Number of read requests responded to by this memory 34system.physmem.num_writes::writebacks 79533 # Number of write requests responded to by this memory | 31system.physmem.num_reads::cpu1.inst 498 # Number of read requests responded to by this memory 32system.physmem.num_reads::cpu1.data 5263 # Number of read requests responded to by this memory 33system.physmem.num_reads::total 407870 # Number of read requests responded to by this memory 34system.physmem.num_writes::writebacks 79354 # Number of write requests responded to by this memory |
| 35system.physmem.num_writes::tsunami.ide 41552 # Number of write requests responded to by this memory | 35system.physmem.num_writes::tsunami.ide 41552 # Number of write requests responded to by this memory |
| 36system.physmem.num_writes::total 121085 # Number of write requests responded to by this memory 37system.physmem.bw_read::cpu0.inst 369363 # Total read bandwidth from this memory (bytes/s) 38system.physmem.bw_read::cpu0.data 12312372 # Total read bandwidth from this memory (bytes/s) | 36system.physmem.num_writes::total 120906 # Number of write requests responded to by this memory 37system.physmem.bw_read::cpu0.inst 424682 # Total read bandwidth from this memory (bytes/s) 38system.physmem.bw_read::cpu0.data 12692693 # Total read bandwidth from this memory (bytes/s) |
| 39system.physmem.bw_read::tsunami.ide 489 # Total read bandwidth from this memory (bytes/s) | 39system.physmem.bw_read::tsunami.ide 489 # Total read bandwidth from this memory (bytes/s) |
| 40system.physmem.bw_read::cpu1.inst 70592 # Total read bandwidth from this memory (bytes/s) 41system.physmem.bw_read::cpu1.data 550524 # Total read bandwidth from this memory (bytes/s) 42system.physmem.bw_read::total 13303341 # Total read bandwidth from this memory (bytes/s) 43system.physmem.bw_inst_read::cpu0.inst 369363 # Instruction read bandwidth from this memory (bytes/s) 44system.physmem.bw_inst_read::cpu1.inst 70592 # Instruction read bandwidth from this memory (bytes/s) 45system.physmem.bw_inst_read::total 439956 # Instruction read bandwidth from this memory (bytes/s) 46system.physmem.bw_write::writebacks 2593271 # Write bandwidth from this memory (bytes/s) 47system.physmem.bw_write::tsunami.ide 1354854 # Write bandwidth from this memory (bytes/s) 48system.physmem.bw_write::total 3948125 # Write bandwidth from this memory (bytes/s) 49system.physmem.bw_total::writebacks 2593271 # Total bandwidth to/from this memory (bytes/s) 50system.physmem.bw_total::cpu0.inst 369363 # Total bandwidth to/from this memory (bytes/s) 51system.physmem.bw_total::cpu0.data 12312372 # Total bandwidth to/from this memory (bytes/s) 52system.physmem.bw_total::tsunami.ide 1355343 # Total bandwidth to/from this memory (bytes/s) 53system.physmem.bw_total::cpu1.inst 70592 # Total bandwidth to/from this memory (bytes/s) 54system.physmem.bw_total::cpu1.data 550524 # Total bandwidth to/from this memory (bytes/s) 55system.physmem.bw_total::total 17251466 # Total bandwidth to/from this memory (bytes/s) 56system.physmem.readReqs 408000 # Number of read requests accepted 57system.physmem.writeReqs 121085 # Number of write requests accepted 58system.physmem.readBursts 408000 # Number of DRAM read bursts, including those serviced by the write queue 59system.physmem.writeBursts 121085 # Number of DRAM write bursts, including those merged in the write queue 60system.physmem.bytesReadDRAM 26099968 # Total number of bytes read from DRAM 61system.physmem.bytesReadWrQ 12032 # Total number of bytes read from write queue 62system.physmem.bytesWritten 7747840 # Total number of bytes written to DRAM 63system.physmem.bytesReadSys 26112000 # Total read bytes from the system interface side 64system.physmem.bytesWrittenSys 7749440 # Total written bytes from the system interface side 65system.physmem.servicedByWrQ 188 # Number of DRAM read bursts serviced by the write queue | 40system.physmem.bw_read::cpu1.inst 16246 # Total read bandwidth from this memory (bytes/s) 41system.physmem.bw_read::cpu1.data 171693 # Total read bandwidth from this memory (bytes/s) 42system.physmem.bw_read::total 13305804 # Total read bandwidth from this memory (bytes/s) 43system.physmem.bw_inst_read::cpu0.inst 424682 # Instruction read bandwidth from this memory (bytes/s) 44system.physmem.bw_inst_read::cpu1.inst 16246 # Instruction read bandwidth from this memory (bytes/s) 45system.physmem.bw_inst_read::total 440928 # Instruction read bandwidth from this memory (bytes/s) 46system.physmem.bw_write::writebacks 2588738 # Write bandwidth from this memory (bytes/s) 47system.physmem.bw_write::tsunami.ide 1355537 # Write bandwidth from this memory (bytes/s) 48system.physmem.bw_write::total 3944275 # Write bandwidth from this memory (bytes/s) 49system.physmem.bw_total::writebacks 2588738 # Total bandwidth to/from this memory (bytes/s) 50system.physmem.bw_total::cpu0.inst 424682 # Total bandwidth to/from this memory (bytes/s) 51system.physmem.bw_total::cpu0.data 12692693 # Total bandwidth to/from this memory (bytes/s) 52system.physmem.bw_total::tsunami.ide 1356026 # Total bandwidth to/from this memory (bytes/s) 53system.physmem.bw_total::cpu1.inst 16246 # Total bandwidth to/from this memory (bytes/s) 54system.physmem.bw_total::cpu1.data 171693 # Total bandwidth to/from this memory (bytes/s) 55system.physmem.bw_total::total 17250079 # Total bandwidth to/from this memory (bytes/s) 56system.physmem.readReqs 407870 # Number of read requests accepted 57system.physmem.writeReqs 120906 # Number of write requests accepted 58system.physmem.readBursts 407870 # Number of DRAM read bursts, including those serviced by the write queue 59system.physmem.writeBursts 120906 # Number of DRAM write bursts, including those merged in the write queue 60system.physmem.bytesReadDRAM 26092032 # Total number of bytes read from DRAM 61system.physmem.bytesReadWrQ 11648 # Total number of bytes read from write queue 62system.physmem.bytesWritten 7736064 # Total number of bytes written to DRAM 63system.physmem.bytesReadSys 26103680 # Total read bytes from the system interface side 64system.physmem.bytesWrittenSys 7737984 # Total written bytes from the system interface side 65system.physmem.servicedByWrQ 182 # Number of DRAM read bursts serviced by the write queue |
| 66system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one | 66system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one |
| 67system.physmem.neitherReadNorWriteReqs 3360 # Number of requests that are neither read nor write 68system.physmem.perBankRdBursts::0 25223 # Per bank write bursts 69system.physmem.perBankRdBursts::1 25569 # Per bank write bursts 70system.physmem.perBankRdBursts::2 25254 # Per bank write bursts 71system.physmem.perBankRdBursts::3 25702 # Per bank write bursts 72system.physmem.perBankRdBursts::4 25695 # Per bank write bursts 73system.physmem.perBankRdBursts::5 25237 # Per bank write bursts 74system.physmem.perBankRdBursts::6 25154 # Per bank write bursts 75system.physmem.perBankRdBursts::7 25289 # Per bank write bursts 76system.physmem.perBankRdBursts::8 25197 # Per bank write bursts 77system.physmem.perBankRdBursts::9 25673 # Per bank write bursts 78system.physmem.perBankRdBursts::10 25761 # Per bank write bursts 79system.physmem.perBankRdBursts::11 25821 # Per bank write bursts 80system.physmem.perBankRdBursts::12 25887 # Per bank write bursts 81system.physmem.perBankRdBursts::13 25811 # Per bank write bursts 82system.physmem.perBankRdBursts::14 25568 # Per bank write bursts 83system.physmem.perBankRdBursts::15 24971 # Per bank write bursts 84system.physmem.perBankWrBursts::0 7862 # Per bank write bursts 85system.physmem.perBankWrBursts::1 7635 # Per bank write bursts 86system.physmem.perBankWrBursts::2 7481 # Per bank write bursts 87system.physmem.perBankWrBursts::3 8078 # Per bank write bursts 88system.physmem.perBankWrBursts::4 7635 # Per bank write bursts 89system.physmem.perBankWrBursts::5 7244 # Per bank write bursts 90system.physmem.perBankWrBursts::6 7160 # Per bank write bursts 91system.physmem.perBankWrBursts::7 6937 # Per bank write bursts 92system.physmem.perBankWrBursts::8 6882 # Per bank write bursts 93system.physmem.perBankWrBursts::9 7297 # Per bank write bursts 94system.physmem.perBankWrBursts::10 7429 # Per bank write bursts 95system.physmem.perBankWrBursts::11 7398 # Per bank write bursts 96system.physmem.perBankWrBursts::12 8124 # Per bank write bursts 97system.physmem.perBankWrBursts::13 8265 # Per bank write bursts 98system.physmem.perBankWrBursts::14 8169 # Per bank write bursts 99system.physmem.perBankWrBursts::15 7464 # Per bank write bursts | 67system.physmem.neitherReadNorWriteReqs 6995 # Number of requests that are neither read nor write 68system.physmem.perBankRdBursts::0 25277 # Per bank write bursts 69system.physmem.perBankRdBursts::1 25718 # Per bank write bursts 70system.physmem.perBankRdBursts::2 25598 # Per bank write bursts 71system.physmem.perBankRdBursts::3 25075 # Per bank write bursts 72system.physmem.perBankRdBursts::4 25186 # Per bank write bursts 73system.physmem.perBankRdBursts::5 25258 # Per bank write bursts 74system.physmem.perBankRdBursts::6 25824 # Per bank write bursts 75system.physmem.perBankRdBursts::7 25548 # Per bank write bursts 76system.physmem.perBankRdBursts::8 25573 # Per bank write bursts 77system.physmem.perBankRdBursts::9 25196 # Per bank write bursts 78system.physmem.perBankRdBursts::10 25177 # Per bank write bursts 79system.physmem.perBankRdBursts::11 25610 # Per bank write bursts 80system.physmem.perBankRdBursts::12 25669 # Per bank write bursts 81system.physmem.perBankRdBursts::13 25717 # Per bank write bursts 82system.physmem.perBankRdBursts::14 26016 # Per bank write bursts 83system.physmem.perBankRdBursts::15 25246 # Per bank write bursts 84system.physmem.perBankWrBursts::0 7929 # Per bank write bursts 85system.physmem.perBankWrBursts::1 7788 # Per bank write bursts 86system.physmem.perBankWrBursts::2 7545 # Per bank write bursts 87system.physmem.perBankWrBursts::3 7026 # Per bank write bursts 88system.physmem.perBankWrBursts::4 7134 # Per bank write bursts 89system.physmem.perBankWrBursts::5 7133 # Per bank write bursts 90system.physmem.perBankWrBursts::6 7657 # Per bank write bursts 91system.physmem.perBankWrBursts::7 7252 # Per bank write bursts 92system.physmem.perBankWrBursts::8 7395 # Per bank write bursts 93system.physmem.perBankWrBursts::9 7084 # Per bank write bursts 94system.physmem.perBankWrBursts::10 7119 # Per bank write bursts 95system.physmem.perBankWrBursts::11 7401 # Per bank write bursts 96system.physmem.perBankWrBursts::12 7832 # Per bank write bursts 97system.physmem.perBankWrBursts::13 8315 # Per bank write bursts 98system.physmem.perBankWrBursts::14 8567 # Per bank write bursts 99system.physmem.perBankWrBursts::15 7699 # Per bank write bursts |
| 100system.physmem.numRdRetry 0 # Number of times read queue was full causing retry | 100system.physmem.numRdRetry 0 # Number of times read queue was full causing retry |
| 101system.physmem.numWrRetry 6 # Number of times write queue was full causing retry 102system.physmem.totGap 1962808109000 # Total gap between requests | 101system.physmem.numWrRetry 8 # Number of times write queue was full causing retry 102system.physmem.totGap 1961819616500 # Total gap between requests |
| 103system.physmem.readPktSize::0 0 # Read request sizes (log2) 104system.physmem.readPktSize::1 0 # Read request sizes (log2) 105system.physmem.readPktSize::2 0 # Read request sizes (log2) 106system.physmem.readPktSize::3 0 # Read request sizes (log2) 107system.physmem.readPktSize::4 0 # Read request sizes (log2) 108system.physmem.readPktSize::5 0 # Read request sizes (log2) | 103system.physmem.readPktSize::0 0 # Read request sizes (log2) 104system.physmem.readPktSize::1 0 # Read request sizes (log2) 105system.physmem.readPktSize::2 0 # Read request sizes (log2) 106system.physmem.readPktSize::3 0 # Read request sizes (log2) 107system.physmem.readPktSize::4 0 # Read request sizes (log2) 108system.physmem.readPktSize::5 0 # Read request sizes (log2) |
| 109system.physmem.readPktSize::6 408000 # Read request sizes (log2) | 109system.physmem.readPktSize::6 407870 # Read request sizes (log2) |
| 110system.physmem.writePktSize::0 0 # Write request sizes (log2) 111system.physmem.writePktSize::1 0 # Write request sizes (log2) 112system.physmem.writePktSize::2 0 # Write request sizes (log2) 113system.physmem.writePktSize::3 0 # Write request sizes (log2) 114system.physmem.writePktSize::4 0 # Write request sizes (log2) 115system.physmem.writePktSize::5 0 # Write request sizes (log2) | 110system.physmem.writePktSize::0 0 # Write request sizes (log2) 111system.physmem.writePktSize::1 0 # Write request sizes (log2) 112system.physmem.writePktSize::2 0 # Write request sizes (log2) 113system.physmem.writePktSize::3 0 # Write request sizes (log2) 114system.physmem.writePktSize::4 0 # Write request sizes (log2) 115system.physmem.writePktSize::5 0 # Write request sizes (log2) |
| 116system.physmem.writePktSize::6 121085 # Write request sizes (log2) 117system.physmem.rdQLenPdf::0 407738 # What read queue length does an incoming req see 118system.physmem.rdQLenPdf::1 61 # What read queue length does an incoming req see | 116system.physmem.writePktSize::6 120906 # Write request sizes (log2) 117system.physmem.rdQLenPdf::0 407616 # What read queue length does an incoming req see 118system.physmem.rdQLenPdf::1 59 # What read queue length does an incoming req see |
| 119system.physmem.rdQLenPdf::2 1 # What read queue length does an incoming req see 120system.physmem.rdQLenPdf::3 1 # What read queue length does an incoming req see 121system.physmem.rdQLenPdf::4 1 # What read queue length does an incoming req see 122system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see 123system.physmem.rdQLenPdf::6 1 # What read queue length does an incoming req see 124system.physmem.rdQLenPdf::7 1 # What read queue length does an incoming req see 125system.physmem.rdQLenPdf::8 1 # What read queue length does an incoming req see 126system.physmem.rdQLenPdf::9 1 # What read queue length does an incoming req see --- 29 unchanged lines hidden (view full) --- 156system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see 157system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see 158system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see 159system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see 160system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see 161system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see 162system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see 163system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see | 119system.physmem.rdQLenPdf::2 1 # What read queue length does an incoming req see 120system.physmem.rdQLenPdf::3 1 # What read queue length does an incoming req see 121system.physmem.rdQLenPdf::4 1 # What read queue length does an incoming req see 122system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see 123system.physmem.rdQLenPdf::6 1 # What read queue length does an incoming req see 124system.physmem.rdQLenPdf::7 1 # What read queue length does an incoming req see 125system.physmem.rdQLenPdf::8 1 # What read queue length does an incoming req see 126system.physmem.rdQLenPdf::9 1 # What read queue length does an incoming req see --- 29 unchanged lines hidden (view full) --- 156system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see 157system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see 158system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see 159system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see 160system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see 161system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see 162system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see 163system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see |
| 164system.physmem.wrQLenPdf::15 1952 # What write queue length does an incoming req see 165system.physmem.wrQLenPdf::16 2710 # What write queue length does an incoming req see 166system.physmem.wrQLenPdf::17 5918 # What write queue length does an incoming req see 167system.physmem.wrQLenPdf::18 6075 # What write queue length does an incoming req see 168system.physmem.wrQLenPdf::19 6272 # What write queue length does an incoming req see 169system.physmem.wrQLenPdf::20 7040 # What write queue length does an incoming req see 170system.physmem.wrQLenPdf::21 7344 # What write queue length does an incoming req see 171system.physmem.wrQLenPdf::22 8568 # What write queue length does an incoming req see 172system.physmem.wrQLenPdf::23 8896 # What write queue length does an incoming req see 173system.physmem.wrQLenPdf::24 8887 # What write queue length does an incoming req see 174system.physmem.wrQLenPdf::25 8584 # What write queue length does an incoming req see 175system.physmem.wrQLenPdf::26 8726 # What write queue length does an incoming req see 176system.physmem.wrQLenPdf::27 7185 # What write queue length does an incoming req see 177system.physmem.wrQLenPdf::28 6736 # What write queue length does an incoming req see 178system.physmem.wrQLenPdf::29 5915 # What write queue length does an incoming req see 179system.physmem.wrQLenPdf::30 5652 # What write queue length does an incoming req see 180system.physmem.wrQLenPdf::31 5640 # What write queue length does an incoming req see 181system.physmem.wrQLenPdf::32 5632 # What write queue length does an incoming req see 182system.physmem.wrQLenPdf::33 187 # What write queue length does an incoming req see 183system.physmem.wrQLenPdf::34 197 # What write queue length does an incoming req see 184system.physmem.wrQLenPdf::35 178 # What write queue length does an incoming req see 185system.physmem.wrQLenPdf::36 165 # What write queue length does an incoming req see 186system.physmem.wrQLenPdf::37 172 # What write queue length does an incoming req see 187system.physmem.wrQLenPdf::38 158 # What write queue length does an incoming req see 188system.physmem.wrQLenPdf::39 142 # What write queue length does an incoming req see 189system.physmem.wrQLenPdf::40 141 # What write queue length does an incoming req see 190system.physmem.wrQLenPdf::41 165 # What write queue length does an incoming req see 191system.physmem.wrQLenPdf::42 134 # What write queue length does an incoming req see 192system.physmem.wrQLenPdf::43 142 # What write queue length does an incoming req see 193system.physmem.wrQLenPdf::44 144 # What write queue length does an incoming req see 194system.physmem.wrQLenPdf::45 139 # What write queue length does an incoming req see 195system.physmem.wrQLenPdf::46 119 # What write queue length does an incoming req see 196system.physmem.wrQLenPdf::47 110 # What write queue length does an incoming req see 197system.physmem.wrQLenPdf::48 95 # What write queue length does an incoming req see 198system.physmem.wrQLenPdf::49 83 # What write queue length does an incoming req see 199system.physmem.wrQLenPdf::50 69 # What write queue length does an incoming req see 200system.physmem.wrQLenPdf::51 74 # What write queue length does an incoming req see 201system.physmem.wrQLenPdf::52 75 # What write queue length does an incoming req see 202system.physmem.wrQLenPdf::53 86 # What write queue length does an incoming req see 203system.physmem.wrQLenPdf::54 94 # What write queue length does an incoming req see 204system.physmem.wrQLenPdf::55 88 # What write queue length does an incoming req see 205system.physmem.wrQLenPdf::56 80 # What write queue length does an incoming req see 206system.physmem.wrQLenPdf::57 80 # What write queue length does an incoming req see 207system.physmem.wrQLenPdf::58 69 # What write queue length does an incoming req see 208system.physmem.wrQLenPdf::59 55 # What write queue length does an incoming req see 209system.physmem.wrQLenPdf::60 43 # What write queue length does an incoming req see 210system.physmem.wrQLenPdf::61 25 # What write queue length does an incoming req see 211system.physmem.wrQLenPdf::62 16 # What write queue length does an incoming req see 212system.physmem.wrQLenPdf::63 13 # What write queue length does an incoming req see 213system.physmem.bytesPerActivate::samples 66023 # Bytes accessed per row activation 214system.physmem.bytesPerActivate::mean 512.666919 # Bytes accessed per row activation 215system.physmem.bytesPerActivate::gmean 309.343673 # Bytes accessed per row activation 216system.physmem.bytesPerActivate::stdev 413.043592 # Bytes accessed per row activation 217system.physmem.bytesPerActivate::0-127 15664 23.73% 23.73% # Bytes accessed per row activation 218system.physmem.bytesPerActivate::128-255 11865 17.97% 41.70% # Bytes accessed per row activation 219system.physmem.bytesPerActivate::256-383 5137 7.78% 49.48% # Bytes accessed per row activation 220system.physmem.bytesPerActivate::384-511 3080 4.67% 54.14% # Bytes accessed per row activation 221system.physmem.bytesPerActivate::512-639 3330 5.04% 59.19% # Bytes accessed per row activation 222system.physmem.bytesPerActivate::640-767 1778 2.69% 61.88% # Bytes accessed per row activation 223system.physmem.bytesPerActivate::768-895 1463 2.22% 64.09% # Bytes accessed per row activation 224system.physmem.bytesPerActivate::896-1023 1306 1.98% 66.07% # Bytes accessed per row activation 225system.physmem.bytesPerActivate::1024-1151 22400 33.93% 100.00% # Bytes accessed per row activation 226system.physmem.bytesPerActivate::total 66023 # Bytes accessed per row activation 227system.physmem.rdPerTurnAround::samples 5447 # Reads before turning the bus around for writes 228system.physmem.rdPerTurnAround::mean 74.865981 # Reads before turning the bus around for writes 229system.physmem.rdPerTurnAround::stdev 2190.069327 # Reads before turning the bus around for writes 230system.physmem.rdPerTurnAround::0-4095 5442 99.91% 99.91% # Reads before turning the bus around for writes | 164system.physmem.wrQLenPdf::15 1871 # What write queue length does an incoming req see 165system.physmem.wrQLenPdf::16 2613 # What write queue length does an incoming req see 166system.physmem.wrQLenPdf::17 5895 # What write queue length does an incoming req see 167system.physmem.wrQLenPdf::18 6008 # What write queue length does an incoming req see 168system.physmem.wrQLenPdf::19 6212 # What write queue length does an incoming req see 169system.physmem.wrQLenPdf::20 6964 # What write queue length does an incoming req see 170system.physmem.wrQLenPdf::21 7304 # What write queue length does an incoming req see 171system.physmem.wrQLenPdf::22 8598 # What write queue length does an incoming req see 172system.physmem.wrQLenPdf::23 8970 # What write queue length does an incoming req see 173system.physmem.wrQLenPdf::24 8975 # What write queue length does an incoming req see 174system.physmem.wrQLenPdf::25 8647 # What write queue length does an incoming req see 175system.physmem.wrQLenPdf::26 8791 # What write queue length does an incoming req see 176system.physmem.wrQLenPdf::27 7250 # What write queue length does an incoming req see 177system.physmem.wrQLenPdf::28 6804 # What write queue length does an incoming req see 178system.physmem.wrQLenPdf::29 5901 # What write queue length does an incoming req see 179system.physmem.wrQLenPdf::30 5642 # What write queue length does an incoming req see 180system.physmem.wrQLenPdf::31 5617 # What write queue length does an incoming req see 181system.physmem.wrQLenPdf::32 5600 # What write queue length does an incoming req see 182system.physmem.wrQLenPdf::33 164 # What write queue length does an incoming req see 183system.physmem.wrQLenPdf::34 148 # What write queue length does an incoming req see 184system.physmem.wrQLenPdf::35 141 # What write queue length does an incoming req see 185system.physmem.wrQLenPdf::36 133 # What write queue length does an incoming req see 186system.physmem.wrQLenPdf::37 144 # What write queue length does an incoming req see 187system.physmem.wrQLenPdf::38 133 # What write queue length does an incoming req see 188system.physmem.wrQLenPdf::39 128 # What write queue length does an incoming req see 189system.physmem.wrQLenPdf::40 124 # What write queue length does an incoming req see 190system.physmem.wrQLenPdf::41 143 # What write queue length does an incoming req see 191system.physmem.wrQLenPdf::42 126 # What write queue length does an incoming req see 192system.physmem.wrQLenPdf::43 134 # What write queue length does an incoming req see 193system.physmem.wrQLenPdf::44 147 # What write queue length does an incoming req see 194system.physmem.wrQLenPdf::45 159 # What write queue length does an incoming req see 195system.physmem.wrQLenPdf::46 149 # What write queue length does an incoming req see 196system.physmem.wrQLenPdf::47 135 # What write queue length does an incoming req see 197system.physmem.wrQLenPdf::48 128 # What write queue length does an incoming req see 198system.physmem.wrQLenPdf::49 109 # What write queue length does an incoming req see 199system.physmem.wrQLenPdf::50 81 # What write queue length does an incoming req see 200system.physmem.wrQLenPdf::51 75 # What write queue length does an incoming req see 201system.physmem.wrQLenPdf::52 67 # What write queue length does an incoming req see 202system.physmem.wrQLenPdf::53 68 # What write queue length does an incoming req see 203system.physmem.wrQLenPdf::54 82 # What write queue length does an incoming req see 204system.physmem.wrQLenPdf::55 86 # What write queue length does an incoming req see 205system.physmem.wrQLenPdf::56 84 # What write queue length does an incoming req see 206system.physmem.wrQLenPdf::57 90 # What write queue length does an incoming req see 207system.physmem.wrQLenPdf::58 71 # What write queue length does an incoming req see 208system.physmem.wrQLenPdf::59 61 # What write queue length does an incoming req see 209system.physmem.wrQLenPdf::60 52 # What write queue length does an incoming req see 210system.physmem.wrQLenPdf::61 31 # What write queue length does an incoming req see 211system.physmem.wrQLenPdf::62 17 # What write queue length does an incoming req see 212system.physmem.wrQLenPdf::63 19 # What write queue length does an incoming req see 213system.physmem.bytesPerActivate::samples 66427 # Bytes accessed per row activation 214system.physmem.bytesPerActivate::mean 509.252202 # Bytes accessed per row activation 215system.physmem.bytesPerActivate::gmean 306.095148 # Bytes accessed per row activation 216system.physmem.bytesPerActivate::stdev 413.238328 # Bytes accessed per row activation 217system.physmem.bytesPerActivate::0-127 15972 24.04% 24.04% # Bytes accessed per row activation 218system.physmem.bytesPerActivate::128-255 12116 18.24% 42.28% # Bytes accessed per row activation 219system.physmem.bytesPerActivate::256-383 5140 7.74% 50.02% # Bytes accessed per row activation 220system.physmem.bytesPerActivate::384-511 2994 4.51% 54.53% # Bytes accessed per row activation 221system.physmem.bytesPerActivate::512-639 3304 4.97% 59.50% # Bytes accessed per row activation 222system.physmem.bytesPerActivate::640-767 1746 2.63% 62.13% # Bytes accessed per row activation 223system.physmem.bytesPerActivate::768-895 1491 2.24% 64.38% # Bytes accessed per row activation 224system.physmem.bytesPerActivate::896-1023 1317 1.98% 66.36% # Bytes accessed per row activation 225system.physmem.bytesPerActivate::1024-1151 22347 33.64% 100.00% # Bytes accessed per row activation 226system.physmem.bytesPerActivate::total 66427 # Bytes accessed per row activation 227system.physmem.rdPerTurnAround::samples 5433 # Reads before turning the bus around for writes 228system.physmem.rdPerTurnAround::mean 75.036996 # Reads before turning the bus around for writes 229system.physmem.rdPerTurnAround::stdev 2192.886898 # Reads before turning the bus around for writes 230system.physmem.rdPerTurnAround::0-4095 5428 99.91% 99.91% # Reads before turning the bus around for writes |
| 231system.physmem.rdPerTurnAround::4096-8191 1 0.02% 99.93% # Reads before turning the bus around for writes 232system.physmem.rdPerTurnAround::40960-45055 1 0.02% 99.94% # Reads before turning the bus around for writes 233system.physmem.rdPerTurnAround::57344-61439 1 0.02% 99.96% # Reads before turning the bus around for writes 234system.physmem.rdPerTurnAround::73728-77823 1 0.02% 99.98% # Reads before turning the bus around for writes 235system.physmem.rdPerTurnAround::122880-126975 1 0.02% 100.00% # Reads before turning the bus around for writes | 231system.physmem.rdPerTurnAround::4096-8191 1 0.02% 99.93% # Reads before turning the bus around for writes 232system.physmem.rdPerTurnAround::40960-45055 1 0.02% 99.94% # Reads before turning the bus around for writes 233system.physmem.rdPerTurnAround::57344-61439 1 0.02% 99.96% # Reads before turning the bus around for writes 234system.physmem.rdPerTurnAround::73728-77823 1 0.02% 99.98% # Reads before turning the bus around for writes 235system.physmem.rdPerTurnAround::122880-126975 1 0.02% 100.00% # Reads before turning the bus around for writes |
| 236system.physmem.rdPerTurnAround::total 5447 # Reads before turning the bus around for writes 237system.physmem.wrPerTurnAround::samples 5447 # Writes before turning the bus around for reads 238system.physmem.wrPerTurnAround::mean 22.225078 # Writes before turning the bus around for reads 239system.physmem.wrPerTurnAround::gmean 19.080270 # Writes before turning the bus around for reads 240system.physmem.wrPerTurnAround::stdev 19.855094 # Writes before turning the bus around for reads 241system.physmem.wrPerTurnAround::16-19 4780 87.75% 87.75% # Writes before turning the bus around for reads 242system.physmem.wrPerTurnAround::20-23 19 0.35% 88.10% # Writes before turning the bus around for reads 243system.physmem.wrPerTurnAround::24-27 16 0.29% 88.40% # Writes before turning the bus around for reads 244system.physmem.wrPerTurnAround::28-31 235 4.31% 92.71% # Writes before turning the bus around for reads 245system.physmem.wrPerTurnAround::32-35 38 0.70% 93.41% # Writes before turning the bus around for reads 246system.physmem.wrPerTurnAround::36-39 9 0.17% 93.57% # Writes before turning the bus around for reads 247system.physmem.wrPerTurnAround::40-43 13 0.24% 93.81% # Writes before turning the bus around for reads 248system.physmem.wrPerTurnAround::44-47 10 0.18% 94.00% # Writes before turning the bus around for reads 249system.physmem.wrPerTurnAround::48-51 23 0.42% 94.42% # Writes before turning the bus around for reads 250system.physmem.wrPerTurnAround::52-55 3 0.06% 94.47% # Writes before turning the bus around for reads 251system.physmem.wrPerTurnAround::56-59 2 0.04% 94.51% # Writes before turning the bus around for reads 252system.physmem.wrPerTurnAround::60-63 1 0.02% 94.53% # Writes before turning the bus around for reads 253system.physmem.wrPerTurnAround::64-67 7 0.13% 94.66% # Writes before turning the bus around for reads 254system.physmem.wrPerTurnAround::68-71 5 0.09% 94.75% # Writes before turning the bus around for reads 255system.physmem.wrPerTurnAround::72-75 4 0.07% 94.82% # Writes before turning the bus around for reads 256system.physmem.wrPerTurnAround::80-83 29 0.53% 95.36% # Writes before turning the bus around for reads 257system.physmem.wrPerTurnAround::84-87 14 0.26% 95.61% # Writes before turning the bus around for reads 258system.physmem.wrPerTurnAround::88-91 6 0.11% 95.72% # Writes before turning the bus around for reads 259system.physmem.wrPerTurnAround::92-95 6 0.11% 95.83% # Writes before turning the bus around for reads 260system.physmem.wrPerTurnAround::96-99 182 3.34% 99.17% # Writes before turning the bus around for reads 261system.physmem.wrPerTurnAround::100-103 1 0.02% 99.19% # Writes before turning the bus around for reads 262system.physmem.wrPerTurnAround::108-111 2 0.04% 99.23% # Writes before turning the bus around for reads 263system.physmem.wrPerTurnAround::112-115 2 0.04% 99.27% # Writes before turning the bus around for reads 264system.physmem.wrPerTurnAround::120-123 1 0.02% 99.28% # Writes before turning the bus around for reads 265system.physmem.wrPerTurnAround::124-127 1 0.02% 99.30% # Writes before turning the bus around for reads 266system.physmem.wrPerTurnAround::128-131 10 0.18% 99.49% # Writes before turning the bus around for reads 267system.physmem.wrPerTurnAround::132-135 2 0.04% 99.52% # Writes before turning the bus around for reads 268system.physmem.wrPerTurnAround::136-139 5 0.09% 99.61% # Writes before turning the bus around for reads 269system.physmem.wrPerTurnAround::140-143 5 0.09% 99.71% # Writes before turning the bus around for reads 270system.physmem.wrPerTurnAround::144-147 8 0.15% 99.85% # Writes before turning the bus around for reads 271system.physmem.wrPerTurnAround::148-151 1 0.02% 99.87% # Writes before turning the bus around for reads 272system.physmem.wrPerTurnAround::152-155 1 0.02% 99.89% # Writes before turning the bus around for reads 273system.physmem.wrPerTurnAround::160-163 2 0.04% 99.93% # Writes before turning the bus around for reads 274system.physmem.wrPerTurnAround::180-183 1 0.02% 99.94% # Writes before turning the bus around for reads 275system.physmem.wrPerTurnAround::208-211 1 0.02% 99.96% # Writes before turning the bus around for reads | 236system.physmem.rdPerTurnAround::total 5433 # Reads before turning the bus around for writes 237system.physmem.wrPerTurnAround::samples 5433 # Writes before turning the bus around for reads 238system.physmem.wrPerTurnAround::mean 22.248482 # Writes before turning the bus around for reads 239system.physmem.wrPerTurnAround::gmean 19.059784 # Writes before turning the bus around for reads 240system.physmem.wrPerTurnAround::stdev 19.984616 # Writes before turning the bus around for reads 241system.physmem.wrPerTurnAround::16-19 4773 87.85% 87.85% # Writes before turning the bus around for reads 242system.physmem.wrPerTurnAround::20-23 17 0.31% 88.16% # Writes before turning the bus around for reads 243system.physmem.wrPerTurnAround::24-27 17 0.31% 88.48% # Writes before turning the bus around for reads 244system.physmem.wrPerTurnAround::28-31 237 4.36% 92.84% # Writes before turning the bus around for reads 245system.physmem.wrPerTurnAround::32-35 33 0.61% 93.45% # Writes before turning the bus around for reads 246system.physmem.wrPerTurnAround::36-39 9 0.17% 93.61% # Writes before turning the bus around for reads 247system.physmem.wrPerTurnAround::40-43 6 0.11% 93.72% # Writes before turning the bus around for reads 248system.physmem.wrPerTurnAround::44-47 9 0.17% 93.89% # Writes before turning the bus around for reads 249system.physmem.wrPerTurnAround::48-51 24 0.44% 94.33% # Writes before turning the bus around for reads 250system.physmem.wrPerTurnAround::52-55 1 0.02% 94.35% # Writes before turning the bus around for reads 251system.physmem.wrPerTurnAround::64-67 10 0.18% 94.53% # Writes before turning the bus around for reads 252system.physmem.wrPerTurnAround::68-71 6 0.11% 94.64% # Writes before turning the bus around for reads 253system.physmem.wrPerTurnAround::72-75 3 0.06% 94.70% # Writes before turning the bus around for reads 254system.physmem.wrPerTurnAround::76-79 4 0.07% 94.77% # Writes before turning the bus around for reads 255system.physmem.wrPerTurnAround::80-83 32 0.59% 95.36% # Writes before turning the bus around for reads 256system.physmem.wrPerTurnAround::84-87 11 0.20% 95.56% # Writes before turning the bus around for reads 257system.physmem.wrPerTurnAround::88-91 3 0.06% 95.62% # Writes before turning the bus around for reads 258system.physmem.wrPerTurnAround::92-95 9 0.17% 95.79% # Writes before turning the bus around for reads 259system.physmem.wrPerTurnAround::96-99 180 3.31% 99.10% # Writes before turning the bus around for reads 260system.physmem.wrPerTurnAround::100-103 4 0.07% 99.17% # Writes before turning the bus around for reads 261system.physmem.wrPerTurnAround::108-111 1 0.02% 99.19% # Writes before turning the bus around for reads 262system.physmem.wrPerTurnAround::112-115 3 0.06% 99.25% # Writes before turning the bus around for reads 263system.physmem.wrPerTurnAround::120-123 1 0.02% 99.26% # Writes before turning the bus around for reads 264system.physmem.wrPerTurnAround::124-127 4 0.07% 99.34% # Writes before turning the bus around for reads 265system.physmem.wrPerTurnAround::128-131 4 0.07% 99.41% # Writes before turning the bus around for reads 266system.physmem.wrPerTurnAround::136-139 5 0.09% 99.50% # Writes before turning the bus around for reads 267system.physmem.wrPerTurnAround::140-143 7 0.13% 99.63% # Writes before turning the bus around for reads 268system.physmem.wrPerTurnAround::144-147 13 0.24% 99.87% # Writes before turning the bus around for reads 269system.physmem.wrPerTurnAround::152-155 2 0.04% 99.91% # Writes before turning the bus around for reads 270system.physmem.wrPerTurnAround::156-159 1 0.02% 99.93% # Writes before turning the bus around for reads 271system.physmem.wrPerTurnAround::160-163 1 0.02% 99.94% # Writes before turning the bus around for reads 272system.physmem.wrPerTurnAround::164-167 1 0.02% 99.96% # Writes before turning the bus around for reads |
| 276system.physmem.wrPerTurnAround::224-227 2 0.04% 100.00% # Writes before turning the bus around for reads | 273system.physmem.wrPerTurnAround::224-227 2 0.04% 100.00% # Writes before turning the bus around for reads |
| 277system.physmem.wrPerTurnAround::total 5447 # Writes before turning the bus around for reads 278system.physmem.totQLat 2167934250 # Total ticks spent queuing 279system.physmem.totMemAccLat 9814409250 # Total ticks spent from burst creation until serviced by the DRAM 280system.physmem.totBusLat 2039060000 # Total ticks spent in databus transfers 281system.physmem.avgQLat 5316.01 # Average queueing delay per DRAM burst | 274system.physmem.wrPerTurnAround::total 5433 # Writes before turning the bus around for reads 275system.physmem.totQLat 2198653000 # Total ticks spent queuing 276system.physmem.totMemAccLat 9842803000 # Total ticks spent from burst creation until serviced by the DRAM 277system.physmem.totBusLat 2038440000 # Total ticks spent in databus transfers 278system.physmem.avgQLat 5392.98 # Average queueing delay per DRAM burst |
| 282system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst | 279system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst |
| 283system.physmem.avgMemAccLat 24066.01 # Average memory access latency per DRAM burst | 280system.physmem.avgMemAccLat 24142.98 # Average memory access latency per DRAM burst |
| 284system.physmem.avgRdBW 13.30 # Average DRAM read bandwidth in MiByte/s | 281system.physmem.avgRdBW 13.30 # Average DRAM read bandwidth in MiByte/s |
| 285system.physmem.avgWrBW 3.95 # Average achieved write bandwidth in MiByte/s 286system.physmem.avgRdBWSys 13.30 # Average system read bandwidth in MiByte/s 287system.physmem.avgWrBWSys 3.95 # Average system write bandwidth in MiByte/s | 282system.physmem.avgWrBW 3.94 # Average achieved write bandwidth in MiByte/s 283system.physmem.avgRdBWSys 13.31 # Average system read bandwidth in MiByte/s 284system.physmem.avgWrBWSys 3.94 # Average system write bandwidth in MiByte/s |
| 288system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 289system.physmem.busUtil 0.13 # Data bus utilization in percentage 290system.physmem.busUtilRead 0.10 # Data bus utilization in percentage for reads 291system.physmem.busUtilWrite 0.03 # Data bus utilization in percentage for writes 292system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing | 285system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 286system.physmem.busUtil 0.13 # Data bus utilization in percentage 287system.physmem.busUtilRead 0.10 # Data bus utilization in percentage for reads 288system.physmem.busUtilWrite 0.03 # Data bus utilization in percentage for writes 289system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing |
| 293system.physmem.avgWrQLen 25.06 # Average write queue length when enqueuing 294system.physmem.readRowHits 365758 # Number of row buffer hits during reads 295system.physmem.writeRowHits 97091 # Number of row buffer hits during writes 296system.physmem.readRowHitRate 89.69 # Row buffer hit rate for reads 297system.physmem.writeRowHitRate 80.18 # Row buffer hit rate for writes 298system.physmem.avgGap 3709816.21 # Average gap between requests 299system.physmem.pageHitRate 87.51 # Row buffer hit rate, read and write combined 300system.physmem.memoryStateTime::IDLE 1840831671000 # Time in different power states 301system.physmem.memoryStateTime::REF 65542620000 # Time in different power states | 290system.physmem.avgWrQLen 26.12 # Average write queue length when enqueuing 291system.physmem.readRowHits 365377 # Number of row buffer hits during reads 292system.physmem.writeRowHits 96760 # Number of row buffer hits during writes 293system.physmem.readRowHitRate 89.62 # Row buffer hit rate for reads 294system.physmem.writeRowHitRate 80.03 # Row buffer hit rate for writes 295system.physmem.avgGap 3710114.71 # Average gap between requests 296system.physmem.pageHitRate 87.43 # Row buffer hit rate, read and write combined 297system.physmem.memoryStateTime::IDLE 1840052567250 # Time in different power states 298system.physmem.memoryStateTime::REF 65509600000 # Time in different power states |
| 302system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states | 299system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states |
| 303system.physmem.memoryStateTime::ACT 56438386500 # Time in different power states | 300system.physmem.memoryStateTime::ACT 56261656500 # Time in different power states |
| 304system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states | 301system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states |
| 305system.membus.throughput 17291736 # Throughput (bytes/s) 306system.membus.trans_dist::ReadReq 292660 # Transaction distribution 307system.membus.trans_dist::ReadResp 292660 # Transaction distribution 308system.membus.trans_dist::WriteReq 12414 # Transaction distribution 309system.membus.trans_dist::WriteResp 12414 # Transaction distribution 310system.membus.trans_dist::Writeback 79533 # Transaction distribution | 302system.membus.trans_dist::ReadReq 292757 # Transaction distribution 303system.membus.trans_dist::ReadResp 292757 # Transaction distribution 304system.membus.trans_dist::WriteReq 14067 # Transaction distribution 305system.membus.trans_dist::WriteResp 14067 # Transaction distribution 306system.membus.trans_dist::Writeback 79354 # Transaction distribution |
| 311system.membus.trans_dist::WriteInvalidateReq 41552 # Transaction distribution 312system.membus.trans_dist::WriteInvalidateResp 41552 # Transaction distribution | 307system.membus.trans_dist::WriteInvalidateReq 41552 # Transaction distribution 308system.membus.trans_dist::WriteInvalidateResp 41552 # Transaction distribution |
| 313system.membus.trans_dist::UpgradeReq 4556 # Transaction distribution 314system.membus.trans_dist::SCUpgradeReq 1019 # Transaction distribution 315system.membus.trans_dist::UpgradeResp 3360 # Transaction distribution 316system.membus.trans_dist::ReadExReq 122803 # Transaction distribution 317system.membus.trans_dist::ReadExResp 122701 # Transaction distribution 318system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 39228 # Packet count per connected master and slave (bytes) 319system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 904540 # Packet count per connected master and slave (bytes) 320system.membus.pkt_count_system.l2c.mem_side::total 943768 # Packet count per connected master and slave (bytes) 321system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 83295 # Packet count per connected master and slave (bytes) 322system.membus.pkt_count_system.iocache.mem_side::total 83295 # Packet count per connected master and slave (bytes) 323system.membus.pkt_count::total 1027063 # Packet count per connected master and slave (bytes) 324system.membus.tot_pkt_size_system.l2c.mem_side::system.bridge.slave 68738 # Cumulative packet size per connected master and slave (bytes) 325system.membus.tot_pkt_size_system.l2c.mem_side::system.physmem.port 31201152 # Cumulative packet size per connected master and slave (bytes) 326system.membus.tot_pkt_size_system.l2c.mem_side::total 31269890 # Cumulative packet size per connected master and slave (bytes) 327system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 2660288 # Cumulative packet size per connected master and slave (bytes) 328system.membus.tot_pkt_size_system.iocache.mem_side::total 2660288 # Cumulative packet size per connected master and slave (bytes) 329system.membus.tot_pkt_size::total 33930178 # Cumulative packet size per connected master and slave (bytes) 330system.membus.data_through_bus 33930178 # Total data (bytes) 331system.membus.snoop_data_through_bus 10304 # Total snoop data (bytes) 332system.membus.reqLayer0.occupancy 39224500 # Layer occupancy (ticks) | 309system.membus.trans_dist::UpgradeReq 16159 # Transaction distribution 310system.membus.trans_dist::SCUpgradeReq 11272 # Transaction distribution 311system.membus.trans_dist::UpgradeResp 6995 # Transaction distribution 312system.membus.trans_dist::ReadExReq 123294 # Transaction distribution 313system.membus.trans_dist::ReadExResp 122471 # Transaction distribution 314system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 42532 # Packet count per connected master and slave (bytes) 315system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 930313 # Packet count per connected master and slave (bytes) 316system.membus.pkt_count_system.l2c.mem_side::total 972845 # Packet count per connected master and slave (bytes) 317system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 83293 # Packet count per connected master and slave (bytes) 318system.membus.pkt_count_system.iocache.mem_side::total 83293 # Packet count per connected master and slave (bytes) 319system.membus.pkt_count::total 1056138 # Packet count per connected master and slave (bytes) 320system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 81954 # Cumulative packet size per connected master and slave (bytes) 321system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 31181376 # Cumulative packet size per connected master and slave (bytes) 322system.membus.pkt_size_system.l2c.mem_side::total 31263330 # Cumulative packet size per connected master and slave (bytes) 323system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 2660288 # Cumulative packet size per connected master and slave (bytes) 324system.membus.pkt_size_system.iocache.mem_side::total 2660288 # Cumulative packet size per connected master and slave (bytes) 325system.membus.pkt_size::total 33923618 # Cumulative packet size per connected master and slave (bytes) 326system.membus.snoops 21418 # Total snoops (count) 327system.membus.snoop_fanout::samples 557197 # Request fanout histogram 328system.membus.snoop_fanout::mean 1 # Request fanout histogram 329system.membus.snoop_fanout::stdev 0 # Request fanout histogram 330system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 331system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 332system.membus.snoop_fanout::1 557197 100.00% 100.00% # Request fanout histogram 333system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 334system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 335system.membus.snoop_fanout::min_value 1 # Request fanout histogram 336system.membus.snoop_fanout::max_value 1 # Request fanout histogram 337system.membus.snoop_fanout::total 557197 # Request fanout histogram 338system.membus.reqLayer0.occupancy 40794500 # Layer occupancy (ticks) |
| 333system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) | 339system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) |
| 334system.membus.reqLayer1.occupancy 1533573250 # Layer occupancy (ticks) | 340system.membus.reqLayer1.occupancy 1536995500 # Layer occupancy (ticks) |
| 335system.membus.reqLayer1.utilization 0.1 # Layer utilization (%) | 341system.membus.reqLayer1.utilization 0.1 # Layer utilization (%) |
| 336system.membus.respLayer1.occupancy 3826483141 # Layer occupancy (ticks) | 342system.membus.respLayer1.occupancy 3833296255 # Layer occupancy (ticks) |
| 337system.membus.respLayer1.utilization 0.2 # Layer utilization (%) | 343system.membus.respLayer1.utilization 0.2 # Layer utilization (%) |
| 338system.membus.respLayer2.occupancy 43139750 # Layer occupancy (ticks) | 344system.membus.respLayer2.occupancy 43122000 # Layer occupancy (ticks) |
| 339system.membus.respLayer2.utilization 0.0 # Layer utilization (%) 340system.cpu_clk_domain.clock 500 # Clock period in ticks | 345system.membus.respLayer2.utilization 0.0 # Layer utilization (%) 346system.cpu_clk_domain.clock 500 # Clock period in ticks |
| 341system.l2c.tags.replacements 342222 # number of replacements 342system.l2c.tags.tagsinuse 65256.426750 # Cycle average of tags in use 343system.l2c.tags.total_refs 2542307 # Total number of references to valid blocks. 344system.l2c.tags.sampled_refs 407368 # Sample count of references to valid blocks. 345system.l2c.tags.avg_refs 6.240812 # Average number of references to valid blocks. 346system.l2c.tags.warmup_cycle 8652281750 # Cycle when the warmup percentage was hit. 347system.l2c.tags.occ_blocks::writebacks 55518.260732 # Average occupied blocks per requestor 348system.l2c.tags.occ_blocks::cpu0.inst 3744.767678 # Average occupied blocks per requestor 349system.l2c.tags.occ_blocks::cpu0.data 4299.632317 # Average occupied blocks per requestor 350system.l2c.tags.occ_blocks::cpu1.inst 1171.746225 # Average occupied blocks per requestor 351system.l2c.tags.occ_blocks::cpu1.data 522.019798 # Average occupied blocks per requestor 352system.l2c.tags.occ_percent::writebacks 0.847141 # Average percentage of cache occupancy 353system.l2c.tags.occ_percent::cpu0.inst 0.057141 # Average percentage of cache occupancy 354system.l2c.tags.occ_percent::cpu0.data 0.065607 # Average percentage of cache occupancy 355system.l2c.tags.occ_percent::cpu1.inst 0.017879 # Average percentage of cache occupancy 356system.l2c.tags.occ_percent::cpu1.data 0.007965 # Average percentage of cache occupancy 357system.l2c.tags.occ_percent::total 0.995734 # Average percentage of cache occupancy 358system.l2c.tags.occ_task_id_blocks::1024 65146 # Occupied blocks per task id 359system.l2c.tags.age_task_id_blocks_1024::0 118 # Occupied blocks per task id 360system.l2c.tags.age_task_id_blocks_1024::1 748 # Occupied blocks per task id 361system.l2c.tags.age_task_id_blocks_1024::2 5288 # Occupied blocks per task id 362system.l2c.tags.age_task_id_blocks_1024::3 7253 # Occupied blocks per task id 363system.l2c.tags.age_task_id_blocks_1024::4 51739 # Occupied blocks per task id 364system.l2c.tags.occ_task_id_percent::1024 0.994049 # Percentage of cache occupancy per task id 365system.l2c.tags.tag_accesses 26946350 # Number of tag accesses 366system.l2c.tags.data_accesses 26946350 # Number of data accesses 367system.l2c.ReadReq_hits::cpu0.inst 527823 # number of ReadReq hits 368system.l2c.ReadReq_hits::cpu0.data 377901 # number of ReadReq hits 369system.l2c.ReadReq_hits::cpu1.inst 461413 # number of ReadReq hits 370system.l2c.ReadReq_hits::cpu1.data 449863 # number of ReadReq hits 371system.l2c.ReadReq_hits::total 1817000 # number of ReadReq hits 372system.l2c.Writeback_hits::writebacks 850078 # number of Writeback hits 373system.l2c.Writeback_hits::total 850078 # number of Writeback hits 374system.l2c.UpgradeReq_hits::cpu0.data 135 # number of UpgradeReq hits 375system.l2c.UpgradeReq_hits::cpu1.data 70 # number of UpgradeReq hits 376system.l2c.UpgradeReq_hits::total 205 # number of UpgradeReq hits 377system.l2c.SCUpgradeReq_hits::cpu0.data 25 # number of SCUpgradeReq hits 378system.l2c.SCUpgradeReq_hits::cpu1.data 21 # number of SCUpgradeReq hits 379system.l2c.SCUpgradeReq_hits::total 46 # number of SCUpgradeReq hits 380system.l2c.ReadExReq_hits::cpu0.data 113452 # number of ReadExReq hits 381system.l2c.ReadExReq_hits::cpu1.data 85004 # number of ReadExReq hits 382system.l2c.ReadExReq_hits::total 198456 # number of ReadExReq hits 383system.l2c.demand_hits::cpu0.inst 527823 # number of demand (read+write) hits 384system.l2c.demand_hits::cpu0.data 491353 # number of demand (read+write) hits 385system.l2c.demand_hits::cpu1.inst 461413 # number of demand (read+write) hits 386system.l2c.demand_hits::cpu1.data 534867 # number of demand (read+write) hits 387system.l2c.demand_hits::total 2015456 # number of demand (read+write) hits 388system.l2c.overall_hits::cpu0.inst 527823 # number of overall hits 389system.l2c.overall_hits::cpu0.data 491353 # number of overall hits 390system.l2c.overall_hits::cpu1.inst 461413 # number of overall hits 391system.l2c.overall_hits::cpu1.data 534867 # number of overall hits 392system.l2c.overall_hits::total 2015456 # number of overall hits 393system.l2c.ReadReq_misses::cpu0.inst 11331 # number of ReadReq misses 394system.l2c.ReadReq_misses::cpu0.data 270739 # number of ReadReq misses 395system.l2c.ReadReq_misses::cpu1.inst 2173 # number of ReadReq misses 396system.l2c.ReadReq_misses::cpu1.data 1052 # number of ReadReq misses 397system.l2c.ReadReq_misses::total 285295 # number of ReadReq misses 398system.l2c.UpgradeReq_misses::cpu0.data 2603 # number of UpgradeReq misses 399system.l2c.UpgradeReq_misses::cpu1.data 469 # number of UpgradeReq misses 400system.l2c.UpgradeReq_misses::total 3072 # number of UpgradeReq misses 401system.l2c.SCUpgradeReq_misses::cpu0.data 62 # number of SCUpgradeReq misses 402system.l2c.SCUpgradeReq_misses::cpu1.data 80 # number of SCUpgradeReq misses 403system.l2c.SCUpgradeReq_misses::total 142 # number of SCUpgradeReq misses 404system.l2c.ReadExReq_misses::cpu0.data 107000 # number of ReadExReq misses 405system.l2c.ReadExReq_misses::cpu1.data 15847 # number of ReadExReq misses 406system.l2c.ReadExReq_misses::total 122847 # number of ReadExReq misses 407system.l2c.demand_misses::cpu0.inst 11331 # number of demand (read+write) misses 408system.l2c.demand_misses::cpu0.data 377739 # number of demand (read+write) misses 409system.l2c.demand_misses::cpu1.inst 2173 # number of demand (read+write) misses 410system.l2c.demand_misses::cpu1.data 16899 # number of demand (read+write) misses 411system.l2c.demand_misses::total 408142 # number of demand (read+write) misses 412system.l2c.overall_misses::cpu0.inst 11331 # number of overall misses 413system.l2c.overall_misses::cpu0.data 377739 # number of overall misses 414system.l2c.overall_misses::cpu1.inst 2173 # number of overall misses 415system.l2c.overall_misses::cpu1.data 16899 # number of overall misses 416system.l2c.overall_misses::total 408142 # number of overall misses 417system.l2c.ReadReq_miss_latency::cpu0.inst 827161250 # number of ReadReq miss cycles 418system.l2c.ReadReq_miss_latency::cpu0.data 17596749000 # number of ReadReq miss cycles 419system.l2c.ReadReq_miss_latency::cpu1.inst 162190250 # number of ReadReq miss cycles 420system.l2c.ReadReq_miss_latency::cpu1.data 79449000 # number of ReadReq miss cycles 421system.l2c.ReadReq_miss_latency::total 18665549500 # number of ReadReq miss cycles 422system.l2c.UpgradeReq_miss_latency::cpu0.data 700470 # number of UpgradeReq miss cycles 423system.l2c.UpgradeReq_miss_latency::cpu1.data 348985 # number of UpgradeReq miss cycles 424system.l2c.UpgradeReq_miss_latency::total 1049455 # number of UpgradeReq miss cycles 425system.l2c.SCUpgradeReq_miss_latency::cpu0.data 162993 # number of SCUpgradeReq miss cycles 426system.l2c.SCUpgradeReq_miss_latency::cpu1.data 93496 # number of SCUpgradeReq miss cycles 427system.l2c.SCUpgradeReq_miss_latency::total 256489 # number of SCUpgradeReq miss cycles 428system.l2c.ReadExReq_miss_latency::cpu0.data 7343632619 # number of ReadExReq miss cycles 429system.l2c.ReadExReq_miss_latency::cpu1.data 1157201235 # number of ReadExReq miss cycles 430system.l2c.ReadExReq_miss_latency::total 8500833854 # number of ReadExReq miss cycles 431system.l2c.demand_miss_latency::cpu0.inst 827161250 # number of demand (read+write) miss cycles 432system.l2c.demand_miss_latency::cpu0.data 24940381619 # number of demand (read+write) miss cycles 433system.l2c.demand_miss_latency::cpu1.inst 162190250 # number of demand (read+write) miss cycles 434system.l2c.demand_miss_latency::cpu1.data 1236650235 # number of demand (read+write) miss cycles 435system.l2c.demand_miss_latency::total 27166383354 # number of demand (read+write) miss cycles 436system.l2c.overall_miss_latency::cpu0.inst 827161250 # number of overall miss cycles 437system.l2c.overall_miss_latency::cpu0.data 24940381619 # number of overall miss cycles 438system.l2c.overall_miss_latency::cpu1.inst 162190250 # number of overall miss cycles 439system.l2c.overall_miss_latency::cpu1.data 1236650235 # number of overall miss cycles 440system.l2c.overall_miss_latency::total 27166383354 # number of overall miss cycles 441system.l2c.ReadReq_accesses::cpu0.inst 539154 # number of ReadReq accesses(hits+misses) 442system.l2c.ReadReq_accesses::cpu0.data 648640 # number of ReadReq accesses(hits+misses) 443system.l2c.ReadReq_accesses::cpu1.inst 463586 # number of ReadReq accesses(hits+misses) 444system.l2c.ReadReq_accesses::cpu1.data 450915 # number of ReadReq accesses(hits+misses) 445system.l2c.ReadReq_accesses::total 2102295 # number of ReadReq accesses(hits+misses) 446system.l2c.Writeback_accesses::writebacks 850078 # number of Writeback accesses(hits+misses) 447system.l2c.Writeback_accesses::total 850078 # number of Writeback accesses(hits+misses) 448system.l2c.UpgradeReq_accesses::cpu0.data 2738 # number of UpgradeReq accesses(hits+misses) 449system.l2c.UpgradeReq_accesses::cpu1.data 539 # number of UpgradeReq accesses(hits+misses) 450system.l2c.UpgradeReq_accesses::total 3277 # number of UpgradeReq accesses(hits+misses) 451system.l2c.SCUpgradeReq_accesses::cpu0.data 87 # number of SCUpgradeReq accesses(hits+misses) 452system.l2c.SCUpgradeReq_accesses::cpu1.data 101 # number of SCUpgradeReq accesses(hits+misses) 453system.l2c.SCUpgradeReq_accesses::total 188 # number of SCUpgradeReq accesses(hits+misses) 454system.l2c.ReadExReq_accesses::cpu0.data 220452 # number of ReadExReq accesses(hits+misses) 455system.l2c.ReadExReq_accesses::cpu1.data 100851 # number of ReadExReq accesses(hits+misses) 456system.l2c.ReadExReq_accesses::total 321303 # number of ReadExReq accesses(hits+misses) 457system.l2c.demand_accesses::cpu0.inst 539154 # number of demand (read+write) accesses 458system.l2c.demand_accesses::cpu0.data 869092 # number of demand (read+write) accesses 459system.l2c.demand_accesses::cpu1.inst 463586 # number of demand (read+write) accesses 460system.l2c.demand_accesses::cpu1.data 551766 # number of demand (read+write) accesses 461system.l2c.demand_accesses::total 2423598 # number of demand (read+write) accesses 462system.l2c.overall_accesses::cpu0.inst 539154 # number of overall (read+write) accesses 463system.l2c.overall_accesses::cpu0.data 869092 # number of overall (read+write) accesses 464system.l2c.overall_accesses::cpu1.inst 463586 # number of overall (read+write) accesses 465system.l2c.overall_accesses::cpu1.data 551766 # number of overall (read+write) accesses 466system.l2c.overall_accesses::total 2423598 # number of overall (read+write) accesses 467system.l2c.ReadReq_miss_rate::cpu0.inst 0.021016 # miss rate for ReadReq accesses 468system.l2c.ReadReq_miss_rate::cpu0.data 0.417395 # miss rate for ReadReq accesses 469system.l2c.ReadReq_miss_rate::cpu1.inst 0.004687 # miss rate for ReadReq accesses 470system.l2c.ReadReq_miss_rate::cpu1.data 0.002333 # miss rate for ReadReq accesses 471system.l2c.ReadReq_miss_rate::total 0.135706 # miss rate for ReadReq accesses 472system.l2c.UpgradeReq_miss_rate::cpu0.data 0.950694 # miss rate for UpgradeReq accesses 473system.l2c.UpgradeReq_miss_rate::cpu1.data 0.870130 # miss rate for UpgradeReq accesses 474system.l2c.UpgradeReq_miss_rate::total 0.937443 # miss rate for UpgradeReq accesses 475system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.712644 # miss rate for SCUpgradeReq accesses 476system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.792079 # miss rate for SCUpgradeReq accesses 477system.l2c.SCUpgradeReq_miss_rate::total 0.755319 # miss rate for SCUpgradeReq accesses 478system.l2c.ReadExReq_miss_rate::cpu0.data 0.485366 # miss rate for ReadExReq accesses 479system.l2c.ReadExReq_miss_rate::cpu1.data 0.157133 # miss rate for ReadExReq accesses 480system.l2c.ReadExReq_miss_rate::total 0.382340 # miss rate for ReadExReq accesses 481system.l2c.demand_miss_rate::cpu0.inst 0.021016 # miss rate for demand accesses 482system.l2c.demand_miss_rate::cpu0.data 0.434636 # miss rate for demand accesses 483system.l2c.demand_miss_rate::cpu1.inst 0.004687 # miss rate for demand accesses 484system.l2c.demand_miss_rate::cpu1.data 0.030627 # miss rate for demand accesses 485system.l2c.demand_miss_rate::total 0.168403 # miss rate for demand accesses 486system.l2c.overall_miss_rate::cpu0.inst 0.021016 # miss rate for overall accesses 487system.l2c.overall_miss_rate::cpu0.data 0.434636 # miss rate for overall accesses 488system.l2c.overall_miss_rate::cpu1.inst 0.004687 # miss rate for overall accesses 489system.l2c.overall_miss_rate::cpu1.data 0.030627 # miss rate for overall accesses 490system.l2c.overall_miss_rate::total 0.168403 # miss rate for overall accesses 491system.l2c.ReadReq_avg_miss_latency::cpu0.inst 72999.845556 # average ReadReq miss latency 492system.l2c.ReadReq_avg_miss_latency::cpu0.data 64995.250038 # average ReadReq miss latency 493system.l2c.ReadReq_avg_miss_latency::cpu1.inst 74638.863323 # average ReadReq miss latency 494system.l2c.ReadReq_avg_miss_latency::cpu1.data 75521.863118 # average ReadReq miss latency 495system.l2c.ReadReq_avg_miss_latency::total 65425.435076 # average ReadReq miss latency 496system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 269.101037 # average UpgradeReq miss latency 497system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 744.104478 # average UpgradeReq miss latency 498system.l2c.UpgradeReq_avg_miss_latency::total 341.619466 # average UpgradeReq miss latency 499system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 2628.919355 # average SCUpgradeReq miss latency 500system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 1168.700000 # average SCUpgradeReq miss latency 501system.l2c.SCUpgradeReq_avg_miss_latency::total 1806.260563 # average SCUpgradeReq miss latency 502system.l2c.ReadExReq_avg_miss_latency::cpu0.data 68632.080551 # average ReadExReq miss latency 503system.l2c.ReadExReq_avg_miss_latency::cpu1.data 73023.363097 # average ReadExReq miss latency 504system.l2c.ReadExReq_avg_miss_latency::total 69198.546599 # average ReadExReq miss latency 505system.l2c.demand_avg_miss_latency::cpu0.inst 72999.845556 # average overall miss latency 506system.l2c.demand_avg_miss_latency::cpu0.data 66025.434543 # average overall miss latency 507system.l2c.demand_avg_miss_latency::cpu1.inst 74638.863323 # average overall miss latency 508system.l2c.demand_avg_miss_latency::cpu1.data 73178.900231 # average overall miss latency 509system.l2c.demand_avg_miss_latency::total 66561.107051 # average overall miss latency 510system.l2c.overall_avg_miss_latency::cpu0.inst 72999.845556 # average overall miss latency 511system.l2c.overall_avg_miss_latency::cpu0.data 66025.434543 # average overall miss latency 512system.l2c.overall_avg_miss_latency::cpu1.inst 74638.863323 # average overall miss latency 513system.l2c.overall_avg_miss_latency::cpu1.data 73178.900231 # average overall miss latency 514system.l2c.overall_avg_miss_latency::total 66561.107051 # average overall miss latency | 347system.l2c.tags.replacements 342092 # number of replacements 348system.l2c.tags.tagsinuse 65220.775537 # Cycle average of tags in use 349system.l2c.tags.total_refs 2444844 # Total number of references to valid blocks. 350system.l2c.tags.sampled_refs 407280 # Sample count of references to valid blocks. 351system.l2c.tags.avg_refs 6.002858 # Average number of references to valid blocks. 352system.l2c.tags.warmup_cycle 8652068750 # Cycle when the warmup percentage was hit. 353system.l2c.tags.occ_blocks::writebacks 55275.158075 # Average occupied blocks per requestor 354system.l2c.tags.occ_blocks::cpu0.inst 4808.073812 # Average occupied blocks per requestor 355system.l2c.tags.occ_blocks::cpu0.data 4934.415131 # Average occupied blocks per requestor 356system.l2c.tags.occ_blocks::cpu1.inst 159.916198 # Average occupied blocks per requestor 357system.l2c.tags.occ_blocks::cpu1.data 43.212322 # Average occupied blocks per requestor 358system.l2c.tags.occ_percent::writebacks 0.843432 # Average percentage of cache occupancy 359system.l2c.tags.occ_percent::cpu0.inst 0.073365 # Average percentage of cache occupancy 360system.l2c.tags.occ_percent::cpu0.data 0.075293 # Average percentage of cache occupancy 361system.l2c.tags.occ_percent::cpu1.inst 0.002440 # Average percentage of cache occupancy 362system.l2c.tags.occ_percent::cpu1.data 0.000659 # Average percentage of cache occupancy 363system.l2c.tags.occ_percent::total 0.995190 # Average percentage of cache occupancy 364system.l2c.tags.occ_task_id_blocks::1024 65188 # Occupied blocks per task id 365system.l2c.tags.age_task_id_blocks_1024::0 115 # Occupied blocks per task id 366system.l2c.tags.age_task_id_blocks_1024::1 763 # Occupied blocks per task id 367system.l2c.tags.age_task_id_blocks_1024::2 5265 # Occupied blocks per task id 368system.l2c.tags.age_task_id_blocks_1024::3 7161 # Occupied blocks per task id 369system.l2c.tags.age_task_id_blocks_1024::4 51884 # Occupied blocks per task id 370system.l2c.tags.occ_task_id_percent::1024 0.994690 # Percentage of cache occupancy per task id 371system.l2c.tags.tag_accesses 25951455 # Number of tag accesses 372system.l2c.tags.data_accesses 25951455 # Number of data accesses 373system.l2c.ReadReq_hits::cpu0.inst 690677 # number of ReadReq hits 374system.l2c.ReadReq_hits::cpu0.data 668171 # number of ReadReq hits 375system.l2c.ReadReq_hits::cpu1.inst 311497 # number of ReadReq hits 376system.l2c.ReadReq_hits::cpu1.data 104258 # number of ReadReq hits 377system.l2c.ReadReq_hits::total 1774603 # number of ReadReq hits 378system.l2c.Writeback_hits::writebacks 792816 # number of Writeback hits 379system.l2c.Writeback_hits::total 792816 # number of Writeback hits 380system.l2c.UpgradeReq_hits::cpu0.data 182 # number of UpgradeReq hits 381system.l2c.UpgradeReq_hits::cpu1.data 541 # number of UpgradeReq hits 382system.l2c.UpgradeReq_hits::total 723 # number of UpgradeReq hits 383system.l2c.SCUpgradeReq_hits::cpu0.data 41 # number of SCUpgradeReq hits 384system.l2c.SCUpgradeReq_hits::cpu1.data 23 # number of SCUpgradeReq hits 385system.l2c.SCUpgradeReq_hits::total 64 # number of SCUpgradeReq hits 386system.l2c.ReadExReq_hits::cpu0.data 130531 # number of ReadExReq hits 387system.l2c.ReadExReq_hits::cpu1.data 42264 # number of ReadExReq hits 388system.l2c.ReadExReq_hits::total 172795 # number of ReadExReq hits 389system.l2c.demand_hits::cpu0.inst 690677 # number of demand (read+write) hits 390system.l2c.demand_hits::cpu0.data 798702 # number of demand (read+write) hits 391system.l2c.demand_hits::cpu1.inst 311497 # number of demand (read+write) hits 392system.l2c.demand_hits::cpu1.data 146522 # number of demand (read+write) hits 393system.l2c.demand_hits::total 1947398 # number of demand (read+write) hits 394system.l2c.overall_hits::cpu0.inst 690677 # number of overall hits 395system.l2c.overall_hits::cpu0.data 798702 # number of overall hits 396system.l2c.overall_hits::cpu1.inst 311497 # number of overall hits 397system.l2c.overall_hits::cpu1.data 146522 # number of overall hits 398system.l2c.overall_hits::total 1947398 # number of overall hits 399system.l2c.ReadReq_misses::cpu0.inst 13021 # number of ReadReq misses 400system.l2c.ReadReq_misses::cpu0.data 271630 # number of ReadReq misses 401system.l2c.ReadReq_misses::cpu1.inst 506 # number of ReadReq misses 402system.l2c.ReadReq_misses::cpu1.data 238 # number of ReadReq misses 403system.l2c.ReadReq_misses::total 285395 # number of ReadReq misses 404system.l2c.UpgradeReq_misses::cpu0.data 2954 # number of UpgradeReq misses 405system.l2c.UpgradeReq_misses::cpu1.data 1743 # number of UpgradeReq misses 406system.l2c.UpgradeReq_misses::total 4697 # number of UpgradeReq misses 407system.l2c.SCUpgradeReq_misses::cpu0.data 889 # number of SCUpgradeReq misses 408system.l2c.SCUpgradeReq_misses::cpu1.data 909 # number of SCUpgradeReq misses 409system.l2c.SCUpgradeReq_misses::total 1798 # number of SCUpgradeReq misses 410system.l2c.ReadExReq_misses::cpu0.data 117934 # number of ReadExReq misses 411system.l2c.ReadExReq_misses::cpu1.data 5037 # number of ReadExReq misses 412system.l2c.ReadExReq_misses::total 122971 # number of ReadExReq misses 413system.l2c.demand_misses::cpu0.inst 13021 # number of demand (read+write) misses 414system.l2c.demand_misses::cpu0.data 389564 # number of demand (read+write) misses 415system.l2c.demand_misses::cpu1.inst 506 # number of demand (read+write) misses 416system.l2c.demand_misses::cpu1.data 5275 # number of demand (read+write) misses 417system.l2c.demand_misses::total 408366 # number of demand (read+write) misses 418system.l2c.overall_misses::cpu0.inst 13021 # number of overall misses 419system.l2c.overall_misses::cpu0.data 389564 # number of overall misses 420system.l2c.overall_misses::cpu1.inst 506 # number of overall misses 421system.l2c.overall_misses::cpu1.data 5275 # number of overall misses 422system.l2c.overall_misses::total 408366 # number of overall misses 423system.l2c.ReadReq_miss_latency::cpu0.inst 953089000 # number of ReadReq miss cycles 424system.l2c.ReadReq_miss_latency::cpu0.data 17671814750 # number of ReadReq miss cycles 425system.l2c.ReadReq_miss_latency::cpu1.inst 36961500 # number of ReadReq miss cycles 426system.l2c.ReadReq_miss_latency::cpu1.data 17116250 # number of ReadReq miss cycles 427system.l2c.ReadReq_miss_latency::total 18678981500 # number of ReadReq miss cycles 428system.l2c.UpgradeReq_miss_latency::cpu0.data 1049955 # number of UpgradeReq miss cycles 429system.l2c.UpgradeReq_miss_latency::cpu1.data 9987069 # number of UpgradeReq miss cycles 430system.l2c.UpgradeReq_miss_latency::total 11037024 # number of UpgradeReq miss cycles 431system.l2c.SCUpgradeReq_miss_latency::cpu0.data 859463 # number of SCUpgradeReq miss cycles 432system.l2c.SCUpgradeReq_miss_latency::cpu1.data 161993 # number of SCUpgradeReq miss cycles 433system.l2c.SCUpgradeReq_miss_latency::total 1021456 # number of SCUpgradeReq miss cycles 434system.l2c.ReadExReq_miss_latency::cpu0.data 8143976512 # number of ReadExReq miss cycles 435system.l2c.ReadExReq_miss_latency::cpu1.data 374794238 # number of ReadExReq miss cycles 436system.l2c.ReadExReq_miss_latency::total 8518770750 # number of ReadExReq miss cycles 437system.l2c.demand_miss_latency::cpu0.inst 953089000 # number of demand (read+write) miss cycles 438system.l2c.demand_miss_latency::cpu0.data 25815791262 # number of demand (read+write) miss cycles 439system.l2c.demand_miss_latency::cpu1.inst 36961500 # number of demand (read+write) miss cycles 440system.l2c.demand_miss_latency::cpu1.data 391910488 # number of demand (read+write) miss cycles 441system.l2c.demand_miss_latency::total 27197752250 # number of demand (read+write) miss cycles 442system.l2c.overall_miss_latency::cpu0.inst 953089000 # number of overall miss cycles 443system.l2c.overall_miss_latency::cpu0.data 25815791262 # number of overall miss cycles 444system.l2c.overall_miss_latency::cpu1.inst 36961500 # number of overall miss cycles 445system.l2c.overall_miss_latency::cpu1.data 391910488 # number of overall miss cycles 446system.l2c.overall_miss_latency::total 27197752250 # number of overall miss cycles 447system.l2c.ReadReq_accesses::cpu0.inst 703698 # number of ReadReq accesses(hits+misses) 448system.l2c.ReadReq_accesses::cpu0.data 939801 # number of ReadReq accesses(hits+misses) 449system.l2c.ReadReq_accesses::cpu1.inst 312003 # number of ReadReq accesses(hits+misses) 450system.l2c.ReadReq_accesses::cpu1.data 104496 # number of ReadReq accesses(hits+misses) 451system.l2c.ReadReq_accesses::total 2059998 # number of ReadReq accesses(hits+misses) 452system.l2c.Writeback_accesses::writebacks 792816 # number of Writeback accesses(hits+misses) 453system.l2c.Writeback_accesses::total 792816 # number of Writeback accesses(hits+misses) 454system.l2c.UpgradeReq_accesses::cpu0.data 3136 # number of UpgradeReq accesses(hits+misses) 455system.l2c.UpgradeReq_accesses::cpu1.data 2284 # number of UpgradeReq accesses(hits+misses) 456system.l2c.UpgradeReq_accesses::total 5420 # number of UpgradeReq accesses(hits+misses) 457system.l2c.SCUpgradeReq_accesses::cpu0.data 930 # number of SCUpgradeReq accesses(hits+misses) 458system.l2c.SCUpgradeReq_accesses::cpu1.data 932 # number of SCUpgradeReq accesses(hits+misses) 459system.l2c.SCUpgradeReq_accesses::total 1862 # number of SCUpgradeReq accesses(hits+misses) 460system.l2c.ReadExReq_accesses::cpu0.data 248465 # number of ReadExReq accesses(hits+misses) 461system.l2c.ReadExReq_accesses::cpu1.data 47301 # number of ReadExReq accesses(hits+misses) 462system.l2c.ReadExReq_accesses::total 295766 # number of ReadExReq accesses(hits+misses) 463system.l2c.demand_accesses::cpu0.inst 703698 # number of demand (read+write) accesses 464system.l2c.demand_accesses::cpu0.data 1188266 # number of demand (read+write) accesses 465system.l2c.demand_accesses::cpu1.inst 312003 # number of demand (read+write) accesses 466system.l2c.demand_accesses::cpu1.data 151797 # number of demand (read+write) accesses 467system.l2c.demand_accesses::total 2355764 # number of demand (read+write) accesses 468system.l2c.overall_accesses::cpu0.inst 703698 # number of overall (read+write) accesses 469system.l2c.overall_accesses::cpu0.data 1188266 # number of overall (read+write) accesses 470system.l2c.overall_accesses::cpu1.inst 312003 # number of overall (read+write) accesses 471system.l2c.overall_accesses::cpu1.data 151797 # number of overall (read+write) accesses 472system.l2c.overall_accesses::total 2355764 # number of overall (read+write) accesses 473system.l2c.ReadReq_miss_rate::cpu0.inst 0.018504 # miss rate for ReadReq accesses 474system.l2c.ReadReq_miss_rate::cpu0.data 0.289029 # miss rate for ReadReq accesses 475system.l2c.ReadReq_miss_rate::cpu1.inst 0.001622 # miss rate for ReadReq accesses 476system.l2c.ReadReq_miss_rate::cpu1.data 0.002278 # miss rate for ReadReq accesses 477system.l2c.ReadReq_miss_rate::total 0.138541 # miss rate for ReadReq accesses 478system.l2c.UpgradeReq_miss_rate::cpu0.data 0.941964 # miss rate for UpgradeReq accesses 479system.l2c.UpgradeReq_miss_rate::cpu1.data 0.763135 # miss rate for UpgradeReq accesses 480system.l2c.UpgradeReq_miss_rate::total 0.866605 # miss rate for UpgradeReq accesses 481system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.955914 # miss rate for SCUpgradeReq accesses 482system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.975322 # miss rate for SCUpgradeReq accesses 483system.l2c.SCUpgradeReq_miss_rate::total 0.965628 # miss rate for SCUpgradeReq accesses 484system.l2c.ReadExReq_miss_rate::cpu0.data 0.474650 # miss rate for ReadExReq accesses 485system.l2c.ReadExReq_miss_rate::cpu1.data 0.106488 # miss rate for ReadExReq accesses 486system.l2c.ReadExReq_miss_rate::total 0.415771 # miss rate for ReadExReq accesses 487system.l2c.demand_miss_rate::cpu0.inst 0.018504 # miss rate for demand accesses 488system.l2c.demand_miss_rate::cpu0.data 0.327842 # miss rate for demand accesses 489system.l2c.demand_miss_rate::cpu1.inst 0.001622 # miss rate for demand accesses 490system.l2c.demand_miss_rate::cpu1.data 0.034750 # miss rate for demand accesses 491system.l2c.demand_miss_rate::total 0.173348 # miss rate for demand accesses 492system.l2c.overall_miss_rate::cpu0.inst 0.018504 # miss rate for overall accesses 493system.l2c.overall_miss_rate::cpu0.data 0.327842 # miss rate for overall accesses 494system.l2c.overall_miss_rate::cpu1.inst 0.001622 # miss rate for overall accesses 495system.l2c.overall_miss_rate::cpu1.data 0.034750 # miss rate for overall accesses 496system.l2c.overall_miss_rate::total 0.173348 # miss rate for overall accesses 497system.l2c.ReadReq_avg_miss_latency::cpu0.inst 73196.298287 # average ReadReq miss latency 498system.l2c.ReadReq_avg_miss_latency::cpu0.data 65058.405736 # average ReadReq miss latency 499system.l2c.ReadReq_avg_miss_latency::cpu1.inst 73046.442688 # average ReadReq miss latency 500system.l2c.ReadReq_avg_miss_latency::cpu1.data 71917.016807 # average ReadReq miss latency 501system.l2c.ReadReq_avg_miss_latency::total 65449.575150 # average ReadReq miss latency 502system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 355.435003 # average UpgradeReq miss latency 503system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 5729.815835 # average UpgradeReq miss latency 504system.l2c.UpgradeReq_avg_miss_latency::total 2349.802853 # average UpgradeReq miss latency 505system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 966.775028 # average SCUpgradeReq miss latency 506system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 178.210121 # average SCUpgradeReq miss latency 507system.l2c.SCUpgradeReq_avg_miss_latency::total 568.106785 # average SCUpgradeReq miss latency 508system.l2c.ReadExReq_avg_miss_latency::cpu0.data 69055.374294 # average ReadExReq miss latency 509system.l2c.ReadExReq_avg_miss_latency::cpu1.data 74408.226722 # average ReadExReq miss latency 510system.l2c.ReadExReq_avg_miss_latency::total 69274.631824 # average ReadExReq miss latency 511system.l2c.demand_avg_miss_latency::cpu0.inst 73196.298287 # average overall miss latency 512system.l2c.demand_avg_miss_latency::cpu0.data 66268.421266 # average overall miss latency 513system.l2c.demand_avg_miss_latency::cpu1.inst 73046.442688 # average overall miss latency 514system.l2c.demand_avg_miss_latency::cpu1.data 74295.827109 # average overall miss latency 515system.l2c.demand_avg_miss_latency::total 66601.412091 # average overall miss latency 516system.l2c.overall_avg_miss_latency::cpu0.inst 73196.298287 # average overall miss latency 517system.l2c.overall_avg_miss_latency::cpu0.data 66268.421266 # average overall miss latency 518system.l2c.overall_avg_miss_latency::cpu1.inst 73046.442688 # average overall miss latency 519system.l2c.overall_avg_miss_latency::cpu1.data 74295.827109 # average overall miss latency 520system.l2c.overall_avg_miss_latency::total 66601.412091 # average overall miss latency |
| 515system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 516system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked 517system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked 518system.l2c.blocked::no_targets 0 # number of cycles access was blocked 519system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 520system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 521system.l2c.fast_writes 0 # number of fast writes performed 522system.l2c.cache_copies 0 # number of cache copies performed | 521system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 522system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked 523system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked 524system.l2c.blocked::no_targets 0 # number of cycles access was blocked 525system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 526system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 527system.l2c.fast_writes 0 # number of fast writes performed 528system.l2c.cache_copies 0 # number of cache copies performed |
| 523system.l2c.writebacks::writebacks 79533 # number of writebacks 524system.l2c.writebacks::total 79533 # number of writebacks | 529system.l2c.writebacks::writebacks 79354 # number of writebacks 530system.l2c.writebacks::total 79354 # number of writebacks |
| 525system.l2c.ReadReq_mshr_hits::cpu0.inst 3 # number of ReadReq MSHR hits 526system.l2c.ReadReq_mshr_hits::cpu1.inst 8 # number of ReadReq MSHR hits 527system.l2c.ReadReq_mshr_hits::total 11 # number of ReadReq MSHR hits 528system.l2c.demand_mshr_hits::cpu0.inst 3 # number of demand (read+write) MSHR hits 529system.l2c.demand_mshr_hits::cpu1.inst 8 # number of demand (read+write) MSHR hits 530system.l2c.demand_mshr_hits::total 11 # number of demand (read+write) MSHR hits 531system.l2c.overall_mshr_hits::cpu0.inst 3 # number of overall MSHR hits 532system.l2c.overall_mshr_hits::cpu1.inst 8 # number of overall MSHR hits 533system.l2c.overall_mshr_hits::total 11 # number of overall MSHR hits | 531system.l2c.ReadReq_mshr_hits::cpu0.inst 3 # number of ReadReq MSHR hits 532system.l2c.ReadReq_mshr_hits::cpu1.inst 8 # number of ReadReq MSHR hits 533system.l2c.ReadReq_mshr_hits::total 11 # number of ReadReq MSHR hits 534system.l2c.demand_mshr_hits::cpu0.inst 3 # number of demand (read+write) MSHR hits 535system.l2c.demand_mshr_hits::cpu1.inst 8 # number of demand (read+write) MSHR hits 536system.l2c.demand_mshr_hits::total 11 # number of demand (read+write) MSHR hits 537system.l2c.overall_mshr_hits::cpu0.inst 3 # number of overall MSHR hits 538system.l2c.overall_mshr_hits::cpu1.inst 8 # number of overall MSHR hits 539system.l2c.overall_mshr_hits::total 11 # number of overall MSHR hits |
| 534system.l2c.ReadReq_mshr_misses::cpu0.inst 11328 # number of ReadReq MSHR misses 535system.l2c.ReadReq_mshr_misses::cpu0.data 270739 # number of ReadReq MSHR misses 536system.l2c.ReadReq_mshr_misses::cpu1.inst 2165 # number of ReadReq MSHR misses 537system.l2c.ReadReq_mshr_misses::cpu1.data 1052 # number of ReadReq MSHR misses 538system.l2c.ReadReq_mshr_misses::total 285284 # number of ReadReq MSHR misses 539system.l2c.UpgradeReq_mshr_misses::cpu0.data 2603 # number of UpgradeReq MSHR misses 540system.l2c.UpgradeReq_mshr_misses::cpu1.data 469 # number of UpgradeReq MSHR misses 541system.l2c.UpgradeReq_mshr_misses::total 3072 # number of UpgradeReq MSHR misses 542system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 62 # number of SCUpgradeReq MSHR misses 543system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 80 # number of SCUpgradeReq MSHR misses 544system.l2c.SCUpgradeReq_mshr_misses::total 142 # number of SCUpgradeReq MSHR misses 545system.l2c.ReadExReq_mshr_misses::cpu0.data 107000 # number of ReadExReq MSHR misses 546system.l2c.ReadExReq_mshr_misses::cpu1.data 15847 # number of ReadExReq MSHR misses 547system.l2c.ReadExReq_mshr_misses::total 122847 # number of ReadExReq MSHR misses 548system.l2c.demand_mshr_misses::cpu0.inst 11328 # number of demand (read+write) MSHR misses 549system.l2c.demand_mshr_misses::cpu0.data 377739 # number of demand (read+write) MSHR misses 550system.l2c.demand_mshr_misses::cpu1.inst 2165 # number of demand (read+write) MSHR misses 551system.l2c.demand_mshr_misses::cpu1.data 16899 # number of demand (read+write) MSHR misses 552system.l2c.demand_mshr_misses::total 408131 # number of demand (read+write) MSHR misses 553system.l2c.overall_mshr_misses::cpu0.inst 11328 # number of overall MSHR misses 554system.l2c.overall_mshr_misses::cpu0.data 377739 # number of overall MSHR misses 555system.l2c.overall_mshr_misses::cpu1.inst 2165 # number of overall MSHR misses 556system.l2c.overall_mshr_misses::cpu1.data 16899 # number of overall MSHR misses 557system.l2c.overall_mshr_misses::total 408131 # number of overall MSHR misses 558system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 682834500 # number of ReadReq MSHR miss cycles 559system.l2c.ReadReq_mshr_miss_latency::cpu0.data 14211900500 # number of ReadReq MSHR miss cycles 560system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 134094500 # number of ReadReq MSHR miss cycles 561system.l2c.ReadReq_mshr_miss_latency::cpu1.data 66276000 # number of ReadReq MSHR miss cycles 562system.l2c.ReadReq_mshr_miss_latency::total 15095105500 # number of ReadReq MSHR miss cycles 563system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 26034602 # number of UpgradeReq MSHR miss cycles 564system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 4690469 # number of UpgradeReq MSHR miss cycles 565system.l2c.UpgradeReq_mshr_miss_latency::total 30725071 # number of UpgradeReq MSHR miss cycles 566system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 620062 # number of SCUpgradeReq MSHR miss cycles 567system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 800080 # number of SCUpgradeReq MSHR miss cycles 568system.l2c.SCUpgradeReq_mshr_miss_latency::total 1420142 # number of SCUpgradeReq MSHR miss cycles 569system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 5999575381 # number of ReadExReq MSHR miss cycles 570system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 958453765 # number of ReadExReq MSHR miss cycles 571system.l2c.ReadExReq_mshr_miss_latency::total 6958029146 # number of ReadExReq MSHR miss cycles 572system.l2c.demand_mshr_miss_latency::cpu0.inst 682834500 # number of demand (read+write) MSHR miss cycles 573system.l2c.demand_mshr_miss_latency::cpu0.data 20211475881 # number of demand (read+write) MSHR miss cycles 574system.l2c.demand_mshr_miss_latency::cpu1.inst 134094500 # number of demand (read+write) MSHR miss cycles 575system.l2c.demand_mshr_miss_latency::cpu1.data 1024729765 # number of demand (read+write) MSHR miss cycles 576system.l2c.demand_mshr_miss_latency::total 22053134646 # number of demand (read+write) MSHR miss cycles 577system.l2c.overall_mshr_miss_latency::cpu0.inst 682834500 # number of overall MSHR miss cycles 578system.l2c.overall_mshr_miss_latency::cpu0.data 20211475881 # number of overall MSHR miss cycles 579system.l2c.overall_mshr_miss_latency::cpu1.inst 134094500 # number of overall MSHR miss cycles 580system.l2c.overall_mshr_miss_latency::cpu1.data 1024729765 # number of overall MSHR miss cycles 581system.l2c.overall_mshr_miss_latency::total 22053134646 # number of overall MSHR miss cycles 582system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 941946000 # number of ReadReq MSHR uncacheable cycles 583system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 449028500 # number of ReadReq MSHR uncacheable cycles 584system.l2c.ReadReq_mshr_uncacheable_latency::total 1390974500 # number of ReadReq MSHR uncacheable cycles 585system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 1618783500 # number of WriteReq MSHR uncacheable cycles 586system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 858261500 # number of WriteReq MSHR uncacheable cycles 587system.l2c.WriteReq_mshr_uncacheable_latency::total 2477045000 # number of WriteReq MSHR uncacheable cycles 588system.l2c.overall_mshr_uncacheable_latency::cpu0.data 2560729500 # number of overall MSHR uncacheable cycles 589system.l2c.overall_mshr_uncacheable_latency::cpu1.data 1307290000 # number of overall MSHR uncacheable cycles 590system.l2c.overall_mshr_uncacheable_latency::total 3868019500 # number of overall MSHR uncacheable cycles 591system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.021011 # mshr miss rate for ReadReq accesses 592system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.417395 # mshr miss rate for ReadReq accesses 593system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.004670 # mshr miss rate for ReadReq accesses 594system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.002333 # mshr miss rate for ReadReq accesses 595system.l2c.ReadReq_mshr_miss_rate::total 0.135701 # mshr miss rate for ReadReq accesses 596system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.950694 # mshr miss rate for UpgradeReq accesses 597system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.870130 # mshr miss rate for UpgradeReq accesses 598system.l2c.UpgradeReq_mshr_miss_rate::total 0.937443 # mshr miss rate for UpgradeReq accesses 599system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.712644 # mshr miss rate for SCUpgradeReq accesses 600system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.792079 # mshr miss rate for SCUpgradeReq accesses 601system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.755319 # mshr miss rate for SCUpgradeReq accesses 602system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.485366 # mshr miss rate for ReadExReq accesses 603system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.157133 # mshr miss rate for ReadExReq accesses 604system.l2c.ReadExReq_mshr_miss_rate::total 0.382340 # mshr miss rate for ReadExReq accesses 605system.l2c.demand_mshr_miss_rate::cpu0.inst 0.021011 # mshr miss rate for demand accesses 606system.l2c.demand_mshr_miss_rate::cpu0.data 0.434636 # mshr miss rate for demand accesses 607system.l2c.demand_mshr_miss_rate::cpu1.inst 0.004670 # mshr miss rate for demand accesses 608system.l2c.demand_mshr_miss_rate::cpu1.data 0.030627 # mshr miss rate for demand accesses 609system.l2c.demand_mshr_miss_rate::total 0.168399 # mshr miss rate for demand accesses 610system.l2c.overall_mshr_miss_rate::cpu0.inst 0.021011 # mshr miss rate for overall accesses 611system.l2c.overall_mshr_miss_rate::cpu0.data 0.434636 # mshr miss rate for overall accesses 612system.l2c.overall_mshr_miss_rate::cpu1.inst 0.004670 # mshr miss rate for overall accesses 613system.l2c.overall_mshr_miss_rate::cpu1.data 0.030627 # mshr miss rate for overall accesses 614system.l2c.overall_mshr_miss_rate::total 0.168399 # mshr miss rate for overall accesses 615system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 60278.469280 # average ReadReq mshr miss latency 616system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 52492.993252 # average ReadReq mshr miss latency 617system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 61937.413395 # average ReadReq mshr miss latency 618system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 63000 # average ReadReq mshr miss latency 619system.l2c.ReadReq_avg_mshr_miss_latency::total 52912.555559 # average ReadReq mshr miss latency 620system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10001.767960 # average UpgradeReq mshr miss latency | 540system.l2c.ReadReq_mshr_misses::cpu0.inst 13018 # number of ReadReq MSHR misses 541system.l2c.ReadReq_mshr_misses::cpu0.data 271630 # number of ReadReq MSHR misses 542system.l2c.ReadReq_mshr_misses::cpu1.inst 498 # number of ReadReq MSHR misses 543system.l2c.ReadReq_mshr_misses::cpu1.data 238 # number of ReadReq MSHR misses 544system.l2c.ReadReq_mshr_misses::total 285384 # number of ReadReq MSHR misses 545system.l2c.UpgradeReq_mshr_misses::cpu0.data 2954 # number of UpgradeReq MSHR misses 546system.l2c.UpgradeReq_mshr_misses::cpu1.data 1743 # number of UpgradeReq MSHR misses 547system.l2c.UpgradeReq_mshr_misses::total 4697 # number of UpgradeReq MSHR misses 548system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 889 # number of SCUpgradeReq MSHR misses 549system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 909 # number of SCUpgradeReq MSHR misses 550system.l2c.SCUpgradeReq_mshr_misses::total 1798 # number of SCUpgradeReq MSHR misses 551system.l2c.ReadExReq_mshr_misses::cpu0.data 117934 # number of ReadExReq MSHR misses 552system.l2c.ReadExReq_mshr_misses::cpu1.data 5037 # number of ReadExReq MSHR misses 553system.l2c.ReadExReq_mshr_misses::total 122971 # number of ReadExReq MSHR misses 554system.l2c.demand_mshr_misses::cpu0.inst 13018 # number of demand (read+write) MSHR misses 555system.l2c.demand_mshr_misses::cpu0.data 389564 # number of demand (read+write) MSHR misses 556system.l2c.demand_mshr_misses::cpu1.inst 498 # number of demand (read+write) MSHR misses 557system.l2c.demand_mshr_misses::cpu1.data 5275 # number of demand (read+write) MSHR misses 558system.l2c.demand_mshr_misses::total 408355 # number of demand (read+write) MSHR misses 559system.l2c.overall_mshr_misses::cpu0.inst 13018 # number of overall MSHR misses 560system.l2c.overall_mshr_misses::cpu0.data 389564 # number of overall MSHR misses 561system.l2c.overall_mshr_misses::cpu1.inst 498 # number of overall MSHR misses 562system.l2c.overall_mshr_misses::cpu1.data 5275 # number of overall MSHR misses 563system.l2c.overall_mshr_misses::total 408355 # number of overall MSHR misses 564system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 787294250 # number of ReadReq MSHR miss cycles 565system.l2c.ReadReq_mshr_miss_latency::cpu0.data 14275629250 # number of ReadReq MSHR miss cycles 566system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 30082250 # number of ReadReq MSHR miss cycles 567system.l2c.ReadReq_mshr_miss_latency::cpu1.data 14147750 # number of ReadReq MSHR miss cycles 568system.l2c.ReadReq_mshr_miss_latency::total 15107153500 # number of ReadReq MSHR miss cycles 569system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 29547954 # number of UpgradeReq MSHR miss cycles 570system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 17431743 # number of UpgradeReq MSHR miss cycles 571system.l2c.UpgradeReq_mshr_miss_latency::total 46979697 # number of UpgradeReq MSHR miss cycles 572system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 8890889 # number of SCUpgradeReq MSHR miss cycles 573system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 9090909 # number of SCUpgradeReq MSHR miss cycles 574system.l2c.SCUpgradeReq_mshr_miss_latency::total 17981798 # number of SCUpgradeReq MSHR miss cycles 575system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 6662795488 # number of ReadExReq MSHR miss cycles 576system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 311210762 # number of ReadExReq MSHR miss cycles 577system.l2c.ReadExReq_mshr_miss_latency::total 6974006250 # number of ReadExReq MSHR miss cycles 578system.l2c.demand_mshr_miss_latency::cpu0.inst 787294250 # number of demand (read+write) MSHR miss cycles 579system.l2c.demand_mshr_miss_latency::cpu0.data 20938424738 # number of demand (read+write) MSHR miss cycles 580system.l2c.demand_mshr_miss_latency::cpu1.inst 30082250 # number of demand (read+write) MSHR miss cycles 581system.l2c.demand_mshr_miss_latency::cpu1.data 325358512 # number of demand (read+write) MSHR miss cycles 582system.l2c.demand_mshr_miss_latency::total 22081159750 # number of demand (read+write) MSHR miss cycles 583system.l2c.overall_mshr_miss_latency::cpu0.inst 787294250 # number of overall MSHR miss cycles 584system.l2c.overall_mshr_miss_latency::cpu0.data 20938424738 # number of overall MSHR miss cycles 585system.l2c.overall_mshr_miss_latency::cpu1.inst 30082250 # number of overall MSHR miss cycles 586system.l2c.overall_mshr_miss_latency::cpu1.data 325358512 # number of overall MSHR miss cycles 587system.l2c.overall_mshr_miss_latency::total 22081159750 # number of overall MSHR miss cycles 588system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 1373183500 # number of ReadReq MSHR uncacheable cycles 589system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 17608500 # number of ReadReq MSHR uncacheable cycles 590system.l2c.ReadReq_mshr_uncacheable_latency::total 1390792000 # number of ReadReq MSHR uncacheable cycles 591system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 2147807000 # number of WriteReq MSHR uncacheable cycles 592system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 674603500 # number of WriteReq MSHR uncacheable cycles 593system.l2c.WriteReq_mshr_uncacheable_latency::total 2822410500 # number of WriteReq MSHR uncacheable cycles 594system.l2c.overall_mshr_uncacheable_latency::cpu0.data 3520990500 # number of overall MSHR uncacheable cycles 595system.l2c.overall_mshr_uncacheable_latency::cpu1.data 692212000 # number of overall MSHR uncacheable cycles 596system.l2c.overall_mshr_uncacheable_latency::total 4213202500 # number of overall MSHR uncacheable cycles 597system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.018499 # mshr miss rate for ReadReq accesses 598system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.289029 # mshr miss rate for ReadReq accesses 599system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.001596 # mshr miss rate for ReadReq accesses 600system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.002278 # mshr miss rate for ReadReq accesses 601system.l2c.ReadReq_mshr_miss_rate::total 0.138536 # mshr miss rate for ReadReq accesses 602system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.941964 # mshr miss rate for UpgradeReq accesses 603system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.763135 # mshr miss rate for UpgradeReq accesses 604system.l2c.UpgradeReq_mshr_miss_rate::total 0.866605 # mshr miss rate for UpgradeReq accesses 605system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.955914 # mshr miss rate for SCUpgradeReq accesses 606system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.975322 # mshr miss rate for SCUpgradeReq accesses 607system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.965628 # mshr miss rate for SCUpgradeReq accesses 608system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.474650 # mshr miss rate for ReadExReq accesses 609system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.106488 # mshr miss rate for ReadExReq accesses 610system.l2c.ReadExReq_mshr_miss_rate::total 0.415771 # mshr miss rate for ReadExReq accesses 611system.l2c.demand_mshr_miss_rate::cpu0.inst 0.018499 # mshr miss rate for demand accesses 612system.l2c.demand_mshr_miss_rate::cpu0.data 0.327842 # mshr miss rate for demand accesses 613system.l2c.demand_mshr_miss_rate::cpu1.inst 0.001596 # mshr miss rate for demand accesses 614system.l2c.demand_mshr_miss_rate::cpu1.data 0.034750 # mshr miss rate for demand accesses 615system.l2c.demand_mshr_miss_rate::total 0.173343 # mshr miss rate for demand accesses 616system.l2c.overall_mshr_miss_rate::cpu0.inst 0.018499 # mshr miss rate for overall accesses 617system.l2c.overall_mshr_miss_rate::cpu0.data 0.327842 # mshr miss rate for overall accesses 618system.l2c.overall_mshr_miss_rate::cpu1.inst 0.001596 # mshr miss rate for overall accesses 619system.l2c.overall_mshr_miss_rate::cpu1.data 0.034750 # mshr miss rate for overall accesses 620system.l2c.overall_mshr_miss_rate::total 0.173343 # mshr miss rate for overall accesses 621system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 60477.358273 # average ReadReq mshr miss latency 622system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 52555.421897 # average ReadReq mshr miss latency 623system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 60406.124498 # average ReadReq mshr miss latency 624system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 59444.327731 # average ReadReq mshr miss latency 625system.l2c.ReadReq_avg_mshr_miss_latency::total 52936.231534 # average ReadReq mshr miss latency 626system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10002.692620 # average UpgradeReq mshr miss latency |
| 621system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10001 # average UpgradeReq mshr miss latency | 627system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10001 # average UpgradeReq mshr miss latency |
| 622system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10001.650716 # average UpgradeReq mshr miss latency | 628system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10002.064509 # average UpgradeReq mshr miss latency |
| 623system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 10001 # average SCUpgradeReq mshr miss latency 624system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 10001 # average SCUpgradeReq mshr miss latency 625system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10001 # average SCUpgradeReq mshr miss latency | 629system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 10001 # average SCUpgradeReq mshr miss latency 630system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 10001 # average SCUpgradeReq mshr miss latency 631system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10001 # average SCUpgradeReq mshr miss latency |
| 626system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 56070.797953 # average ReadExReq mshr miss latency 627system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 60481.716729 # average ReadExReq mshr miss latency 628system.l2c.ReadExReq_avg_mshr_miss_latency::total 56639.797032 # average ReadExReq mshr miss latency 629system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 60278.469280 # average overall mshr miss latency 630system.l2c.demand_avg_mshr_miss_latency::cpu0.data 53506.457848 # average overall mshr miss latency 631system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 61937.413395 # average overall mshr miss latency 632system.l2c.demand_avg_mshr_miss_latency::cpu1.data 60638.485413 # average overall mshr miss latency 633system.l2c.demand_avg_mshr_miss_latency::total 54034.451306 # average overall mshr miss latency 634system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 60278.469280 # average overall mshr miss latency 635system.l2c.overall_avg_mshr_miss_latency::cpu0.data 53506.457848 # average overall mshr miss latency 636system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 61937.413395 # average overall mshr miss latency 637system.l2c.overall_avg_mshr_miss_latency::cpu1.data 60638.485413 # average overall mshr miss latency 638system.l2c.overall_avg_mshr_miss_latency::total 54034.451306 # average overall mshr miss latency | 632system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 56495.967982 # average ReadExReq mshr miss latency 633system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 61784.943816 # average ReadExReq mshr miss latency 634system.l2c.ReadExReq_avg_mshr_miss_latency::total 56712.609070 # average ReadExReq mshr miss latency 635system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 60477.358273 # average overall mshr miss latency 636system.l2c.demand_avg_mshr_miss_latency::cpu0.data 53748.356465 # average overall mshr miss latency 637system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 60406.124498 # average overall mshr miss latency 638system.l2c.demand_avg_mshr_miss_latency::cpu1.data 61679.338768 # average overall mshr miss latency 639system.l2c.demand_avg_mshr_miss_latency::total 54073.440389 # average overall mshr miss latency 640system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 60477.358273 # average overall mshr miss latency 641system.l2c.overall_avg_mshr_miss_latency::cpu0.data 53748.356465 # average overall mshr miss latency 642system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 60406.124498 # average overall mshr miss latency 643system.l2c.overall_avg_mshr_miss_latency::cpu1.data 61679.338768 # average overall mshr miss latency 644system.l2c.overall_avg_mshr_miss_latency::total 54073.440389 # average overall mshr miss latency |
| 639system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency 640system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency 641system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 642system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency 643system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency 644system.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency 645system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency 646system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency 647system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 648system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate | 645system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency 646system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency 647system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 648system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency 649system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency 650system.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency 651system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency 652system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency 653system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 654system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate |
| 649system.iocache.tags.replacements 41699 # number of replacements 650system.iocache.tags.tagsinuse 0.569942 # Cycle average of tags in use | 655system.iocache.tags.replacements 41694 # number of replacements 656system.iocache.tags.tagsinuse 0.569739 # Cycle average of tags in use |
| 651system.iocache.tags.total_refs 0 # Total number of references to valid blocks. | 657system.iocache.tags.total_refs 0 # Total number of references to valid blocks. |
| 652system.iocache.tags.sampled_refs 41715 # Sample count of references to valid blocks. | 658system.iocache.tags.sampled_refs 41710 # Sample count of references to valid blocks. |
| 653system.iocache.tags.avg_refs 0 # Average number of references to valid blocks. | 659system.iocache.tags.avg_refs 0 # Average number of references to valid blocks. |
| 654system.iocache.tags.warmup_cycle 1756486320000 # Cycle when the warmup percentage was hit. 655system.iocache.tags.occ_blocks::tsunami.ide 0.569942 # Average occupied blocks per requestor 656system.iocache.tags.occ_percent::tsunami.ide 0.035621 # Average percentage of cache occupancy 657system.iocache.tags.occ_percent::total 0.035621 # Average percentage of cache occupancy | 660system.iocache.tags.warmup_cycle 1755504878000 # Cycle when the warmup percentage was hit. 661system.iocache.tags.occ_blocks::tsunami.ide 0.569739 # Average occupied blocks per requestor 662system.iocache.tags.occ_percent::tsunami.ide 0.035609 # Average percentage of cache occupancy 663system.iocache.tags.occ_percent::total 0.035609 # Average percentage of cache occupancy |
| 658system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id 659system.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id 660system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id | 664system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id 665system.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id 666system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id |
| 661system.iocache.tags.tag_accesses 375552 # Number of tag accesses 662system.iocache.tags.data_accesses 375552 # Number of data accesses | 667system.iocache.tags.tag_accesses 375534 # Number of tag accesses 668system.iocache.tags.data_accesses 375534 # Number of data accesses |
| 663system.iocache.WriteInvalidateReq_hits::tsunami.ide 41552 # number of WriteInvalidateReq hits 664system.iocache.WriteInvalidateReq_hits::total 41552 # number of WriteInvalidateReq hits | 669system.iocache.WriteInvalidateReq_hits::tsunami.ide 41552 # number of WriteInvalidateReq hits 670system.iocache.WriteInvalidateReq_hits::total 41552 # number of WriteInvalidateReq hits |
| 665system.iocache.ReadReq_misses::tsunami.ide 176 # number of ReadReq misses 666system.iocache.ReadReq_misses::total 176 # number of ReadReq misses 667system.iocache.demand_misses::tsunami.ide 176 # number of demand (read+write) misses 668system.iocache.demand_misses::total 176 # number of demand (read+write) misses 669system.iocache.overall_misses::tsunami.ide 176 # number of overall misses 670system.iocache.overall_misses::total 176 # number of overall misses 671system.iocache.ReadReq_miss_latency::tsunami.ide 21474383 # number of ReadReq miss cycles 672system.iocache.ReadReq_miss_latency::total 21474383 # number of ReadReq miss cycles 673system.iocache.demand_miss_latency::tsunami.ide 21474383 # number of demand (read+write) miss cycles 674system.iocache.demand_miss_latency::total 21474383 # number of demand (read+write) miss cycles 675system.iocache.overall_miss_latency::tsunami.ide 21474383 # number of overall miss cycles 676system.iocache.overall_miss_latency::total 21474383 # number of overall miss cycles 677system.iocache.ReadReq_accesses::tsunami.ide 176 # number of ReadReq accesses(hits+misses) 678system.iocache.ReadReq_accesses::total 176 # number of ReadReq accesses(hits+misses) | 671system.iocache.ReadReq_misses::tsunami.ide 174 # number of ReadReq misses 672system.iocache.ReadReq_misses::total 174 # number of ReadReq misses 673system.iocache.demand_misses::tsunami.ide 174 # number of demand (read+write) misses 674system.iocache.demand_misses::total 174 # number of demand (read+write) misses 675system.iocache.overall_misses::tsunami.ide 174 # number of overall misses 676system.iocache.overall_misses::total 174 # number of overall misses 677system.iocache.ReadReq_miss_latency::tsunami.ide 21248383 # number of ReadReq miss cycles 678system.iocache.ReadReq_miss_latency::total 21248383 # number of ReadReq miss cycles 679system.iocache.demand_miss_latency::tsunami.ide 21248383 # number of demand (read+write) miss cycles 680system.iocache.demand_miss_latency::total 21248383 # number of demand (read+write) miss cycles 681system.iocache.overall_miss_latency::tsunami.ide 21248383 # number of overall miss cycles 682system.iocache.overall_miss_latency::total 21248383 # number of overall miss cycles 683system.iocache.ReadReq_accesses::tsunami.ide 174 # number of ReadReq accesses(hits+misses) 684system.iocache.ReadReq_accesses::total 174 # number of ReadReq accesses(hits+misses) |
| 679system.iocache.WriteInvalidateReq_accesses::tsunami.ide 41552 # number of WriteInvalidateReq accesses(hits+misses) 680system.iocache.WriteInvalidateReq_accesses::total 41552 # number of WriteInvalidateReq accesses(hits+misses) | 685system.iocache.WriteInvalidateReq_accesses::tsunami.ide 41552 # number of WriteInvalidateReq accesses(hits+misses) 686system.iocache.WriteInvalidateReq_accesses::total 41552 # number of WriteInvalidateReq accesses(hits+misses) |
| 681system.iocache.demand_accesses::tsunami.ide 176 # number of demand (read+write) accesses 682system.iocache.demand_accesses::total 176 # number of demand (read+write) accesses 683system.iocache.overall_accesses::tsunami.ide 176 # number of overall (read+write) accesses 684system.iocache.overall_accesses::total 176 # number of overall (read+write) accesses | 687system.iocache.demand_accesses::tsunami.ide 174 # number of demand (read+write) accesses 688system.iocache.demand_accesses::total 174 # number of demand (read+write) accesses 689system.iocache.overall_accesses::tsunami.ide 174 # number of overall (read+write) accesses 690system.iocache.overall_accesses::total 174 # number of overall (read+write) accesses |
| 685system.iocache.ReadReq_miss_rate::tsunami.ide 1 # miss rate for ReadReq accesses 686system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses 687system.iocache.demand_miss_rate::tsunami.ide 1 # miss rate for demand accesses 688system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses 689system.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses 690system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses | 691system.iocache.ReadReq_miss_rate::tsunami.ide 1 # miss rate for ReadReq accesses 692system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses 693system.iocache.demand_miss_rate::tsunami.ide 1 # miss rate for demand accesses 694system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses 695system.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses 696system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses |
| 691system.iocache.ReadReq_avg_miss_latency::tsunami.ide 122013.539773 # average ReadReq miss latency 692system.iocache.ReadReq_avg_miss_latency::total 122013.539773 # average ReadReq miss latency 693system.iocache.demand_avg_miss_latency::tsunami.ide 122013.539773 # average overall miss latency 694system.iocache.demand_avg_miss_latency::total 122013.539773 # average overall miss latency 695system.iocache.overall_avg_miss_latency::tsunami.ide 122013.539773 # average overall miss latency 696system.iocache.overall_avg_miss_latency::total 122013.539773 # average overall miss latency | 697system.iocache.ReadReq_avg_miss_latency::tsunami.ide 122117.143678 # average ReadReq miss latency 698system.iocache.ReadReq_avg_miss_latency::total 122117.143678 # average ReadReq miss latency 699system.iocache.demand_avg_miss_latency::tsunami.ide 122117.143678 # average overall miss latency 700system.iocache.demand_avg_miss_latency::total 122117.143678 # average overall miss latency 701system.iocache.overall_avg_miss_latency::tsunami.ide 122117.143678 # average overall miss latency 702system.iocache.overall_avg_miss_latency::total 122117.143678 # average overall miss latency |
| 697system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 698system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked 699system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked 700system.iocache.blocked::no_targets 0 # number of cycles access was blocked 701system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 702system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 703system.iocache.fast_writes 41552 # number of fast writes performed 704system.iocache.cache_copies 0 # number of cache copies performed | 703system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 704system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked 705system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked 706system.iocache.blocked::no_targets 0 # number of cycles access was blocked 707system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 708system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 709system.iocache.fast_writes 41552 # number of fast writes performed 710system.iocache.cache_copies 0 # number of cache copies performed |
| 705system.iocache.ReadReq_mshr_misses::tsunami.ide 176 # number of ReadReq MSHR misses 706system.iocache.ReadReq_mshr_misses::total 176 # number of ReadReq MSHR misses | 711system.iocache.ReadReq_mshr_misses::tsunami.ide 174 # number of ReadReq MSHR misses 712system.iocache.ReadReq_mshr_misses::total 174 # number of ReadReq MSHR misses |
| 707system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide 41552 # number of WriteInvalidateReq MSHR misses 708system.iocache.WriteInvalidateReq_mshr_misses::total 41552 # number of WriteInvalidateReq MSHR misses | 713system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide 41552 # number of WriteInvalidateReq MSHR misses 714system.iocache.WriteInvalidateReq_mshr_misses::total 41552 # number of WriteInvalidateReq MSHR misses |
| 709system.iocache.demand_mshr_misses::tsunami.ide 176 # number of demand (read+write) MSHR misses 710system.iocache.demand_mshr_misses::total 176 # number of demand (read+write) MSHR misses 711system.iocache.overall_mshr_misses::tsunami.ide 176 # number of overall MSHR misses 712system.iocache.overall_mshr_misses::total 176 # number of overall MSHR misses 713system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 12321383 # number of ReadReq MSHR miss cycles 714system.iocache.ReadReq_mshr_miss_latency::total 12321383 # number of ReadReq MSHR miss cycles 715system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide 2504351556 # number of WriteInvalidateReq MSHR miss cycles 716system.iocache.WriteInvalidateReq_mshr_miss_latency::total 2504351556 # number of WriteInvalidateReq MSHR miss cycles 717system.iocache.demand_mshr_miss_latency::tsunami.ide 12321383 # number of demand (read+write) MSHR miss cycles 718system.iocache.demand_mshr_miss_latency::total 12321383 # number of demand (read+write) MSHR miss cycles 719system.iocache.overall_mshr_miss_latency::tsunami.ide 12321383 # number of overall MSHR miss cycles 720system.iocache.overall_mshr_miss_latency::total 12321383 # number of overall MSHR miss cycles | 715system.iocache.demand_mshr_misses::tsunami.ide 174 # number of demand (read+write) MSHR misses 716system.iocache.demand_mshr_misses::total 174 # number of demand (read+write) MSHR misses 717system.iocache.overall_mshr_misses::tsunami.ide 174 # number of overall MSHR misses 718system.iocache.overall_mshr_misses::total 174 # number of overall MSHR misses 719system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 12199383 # number of ReadReq MSHR miss cycles 720system.iocache.ReadReq_mshr_miss_latency::total 12199383 # number of ReadReq MSHR miss cycles 721system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide 2501404806 # number of WriteInvalidateReq MSHR miss cycles 722system.iocache.WriteInvalidateReq_mshr_miss_latency::total 2501404806 # number of WriteInvalidateReq MSHR miss cycles 723system.iocache.demand_mshr_miss_latency::tsunami.ide 12199383 # number of demand (read+write) MSHR miss cycles 724system.iocache.demand_mshr_miss_latency::total 12199383 # number of demand (read+write) MSHR miss cycles 725system.iocache.overall_mshr_miss_latency::tsunami.ide 12199383 # number of overall MSHR miss cycles 726system.iocache.overall_mshr_miss_latency::total 12199383 # number of overall MSHR miss cycles |
| 721system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses 722system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses 723system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteInvalidateReq accesses 724system.iocache.WriteInvalidateReq_mshr_miss_rate::total 1 # mshr miss rate for WriteInvalidateReq accesses 725system.iocache.demand_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for demand accesses 726system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses 727system.iocache.overall_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for overall accesses 728system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses | 727system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses 728system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses 729system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteInvalidateReq accesses 730system.iocache.WriteInvalidateReq_mshr_miss_rate::total 1 # mshr miss rate for WriteInvalidateReq accesses 731system.iocache.demand_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for demand accesses 732system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses 733system.iocache.overall_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for overall accesses 734system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses |
| 729system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 70007.857955 # average ReadReq mshr miss latency 730system.iocache.ReadReq_avg_mshr_miss_latency::total 70007.857955 # average ReadReq mshr miss latency 731system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 60270.301213 # average WriteInvalidateReq mshr miss latency 732system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 60270.301213 # average WriteInvalidateReq mshr miss latency 733system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 70007.857955 # average overall mshr miss latency 734system.iocache.demand_avg_mshr_miss_latency::total 70007.857955 # average overall mshr miss latency 735system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 70007.857955 # average overall mshr miss latency 736system.iocache.overall_avg_mshr_miss_latency::total 70007.857955 # average overall mshr miss latency | 735system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 70111.396552 # average ReadReq mshr miss latency 736system.iocache.ReadReq_avg_mshr_miss_latency::total 70111.396552 # average ReadReq mshr miss latency 737system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 60199.384049 # average WriteInvalidateReq mshr miss latency 738system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 60199.384049 # average WriteInvalidateReq mshr miss latency 739system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 70111.396552 # average overall mshr miss latency 740system.iocache.demand_avg_mshr_miss_latency::total 70111.396552 # average overall mshr miss latency 741system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 70111.396552 # average overall mshr miss latency 742system.iocache.overall_avg_mshr_miss_latency::total 70111.396552 # average overall mshr miss latency |
| 737system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate 738system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). 739system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). 740system.disk0.dma_read_txs 1 # Number of DMA read transactions (not PRD). 741system.disk0.dma_write_full_pages 298 # Number of full page size DMA writes. 742system.disk0.dma_write_bytes 2651136 # Number of bytes transfered via DMA writes. 743system.disk0.dma_write_txs 395 # Number of DMA write transactions. 744system.disk2.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). 745system.disk2.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD). 746system.disk2.dma_read_txs 0 # Number of DMA read transactions (not PRD). 747system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes. 748system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes. 749system.disk2.dma_write_txs 1 # Number of DMA write transactions. 750system.cpu0.dtb.fetch_hits 0 # ITB hits 751system.cpu0.dtb.fetch_misses 0 # ITB misses 752system.cpu0.dtb.fetch_acv 0 # ITB acv 753system.cpu0.dtb.fetch_accesses 0 # ITB accesses | 743system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate 744system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). 745system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). 746system.disk0.dma_read_txs 1 # Number of DMA read transactions (not PRD). 747system.disk0.dma_write_full_pages 298 # Number of full page size DMA writes. 748system.disk0.dma_write_bytes 2651136 # Number of bytes transfered via DMA writes. 749system.disk0.dma_write_txs 395 # Number of DMA write transactions. 750system.disk2.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). 751system.disk2.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD). 752system.disk2.dma_read_txs 0 # Number of DMA read transactions (not PRD). 753system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes. 754system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes. 755system.disk2.dma_write_txs 1 # Number of DMA write transactions. 756system.cpu0.dtb.fetch_hits 0 # ITB hits 757system.cpu0.dtb.fetch_misses 0 # ITB misses 758system.cpu0.dtb.fetch_acv 0 # ITB acv 759system.cpu0.dtb.fetch_accesses 0 # ITB accesses |
| 754system.cpu0.dtb.read_hits 6067147 # DTB read hits | 760system.cpu0.dtb.read_hits 7562596 # DTB read hits |
| 755system.cpu0.dtb.read_misses 7765 # DTB read misses 756system.cpu0.dtb.read_acv 210 # DTB read access violations 757system.cpu0.dtb.read_accesses 524069 # DTB read accesses | 761system.cpu0.dtb.read_misses 7765 # DTB read misses 762system.cpu0.dtb.read_acv 210 # DTB read access violations 763system.cpu0.dtb.read_accesses 524069 # DTB read accesses |
| 758system.cpu0.dtb.write_hits 4265547 # DTB write hits | 764system.cpu0.dtb.write_hits 5147185 # DTB write hits |
| 759system.cpu0.dtb.write_misses 910 # DTB write misses 760system.cpu0.dtb.write_acv 133 # DTB write access violations 761system.cpu0.dtb.write_accesses 202595 # DTB write accesses | 765system.cpu0.dtb.write_misses 910 # DTB write misses 766system.cpu0.dtb.write_acv 133 # DTB write access violations 767system.cpu0.dtb.write_accesses 202595 # DTB write accesses |
| 762system.cpu0.dtb.data_hits 10332694 # DTB hits | 768system.cpu0.dtb.data_hits 12709781 # DTB hits |
| 763system.cpu0.dtb.data_misses 8675 # DTB misses 764system.cpu0.dtb.data_acv 343 # DTB access violations 765system.cpu0.dtb.data_accesses 726664 # DTB accesses | 769system.cpu0.dtb.data_misses 8675 # DTB misses 770system.cpu0.dtb.data_acv 343 # DTB access violations 771system.cpu0.dtb.data_accesses 726664 # DTB accesses |
| 766system.cpu0.itb.fetch_hits 3354719 # ITB hits | 772system.cpu0.itb.fetch_hits 3660706 # ITB hits |
| 767system.cpu0.itb.fetch_misses 3984 # ITB misses 768system.cpu0.itb.fetch_acv 184 # ITB acv | 773system.cpu0.itb.fetch_misses 3984 # ITB misses 774system.cpu0.itb.fetch_acv 184 # ITB acv |
| 769system.cpu0.itb.fetch_accesses 3358703 # ITB accesses | 775system.cpu0.itb.fetch_accesses 3664690 # ITB accesses |
| 770system.cpu0.itb.read_hits 0 # DTB read hits 771system.cpu0.itb.read_misses 0 # DTB read misses 772system.cpu0.itb.read_acv 0 # DTB read access violations 773system.cpu0.itb.read_accesses 0 # DTB read accesses 774system.cpu0.itb.write_hits 0 # DTB write hits 775system.cpu0.itb.write_misses 0 # DTB write misses 776system.cpu0.itb.write_acv 0 # DTB write access violations 777system.cpu0.itb.write_accesses 0 # DTB write accesses 778system.cpu0.itb.data_hits 0 # DTB hits 779system.cpu0.itb.data_misses 0 # DTB misses 780system.cpu0.itb.data_acv 0 # DTB access violations 781system.cpu0.itb.data_accesses 0 # DTB accesses | 776system.cpu0.itb.read_hits 0 # DTB read hits 777system.cpu0.itb.read_misses 0 # DTB read misses 778system.cpu0.itb.read_acv 0 # DTB read access violations 779system.cpu0.itb.read_accesses 0 # DTB read accesses 780system.cpu0.itb.write_hits 0 # DTB write hits 781system.cpu0.itb.write_misses 0 # DTB write misses 782system.cpu0.itb.write_acv 0 # DTB write access violations 783system.cpu0.itb.write_accesses 0 # DTB write accesses 784system.cpu0.itb.data_hits 0 # DTB hits 785system.cpu0.itb.data_misses 0 # DTB misses 786system.cpu0.itb.data_acv 0 # DTB access violations 787system.cpu0.itb.data_accesses 0 # DTB accesses |
| 782system.cpu0.numCycles 3925630437 # number of cpu cycles simulated | 788system.cpu0.numCycles 3923653257 # number of cpu cycles simulated |
| 783system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started 784system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed | 789system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started 790system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed |
| 785system.cpu0.committedInsts 38276405 # Number of instructions committed 786system.cpu0.committedOps 38276405 # Number of ops (including micro ops) committed 787system.cpu0.num_int_alu_accesses 35596815 # Number of integer alu accesses 788system.cpu0.num_fp_alu_accesses 153493 # Number of float alu accesses 789system.cpu0.num_func_calls 936479 # number of times a function call or return occured 790system.cpu0.num_conditional_control_insts 4465105 # number of instructions that are conditional controls 791system.cpu0.num_int_insts 35596815 # number of integer instructions 792system.cpu0.num_fp_insts 153493 # number of float instructions 793system.cpu0.num_int_register_reads 48919188 # number of times the integer registers were read 794system.cpu0.num_int_register_writes 26532196 # number of times the integer registers were written 795system.cpu0.num_fp_register_reads 75000 # number of times the floating registers were read 796system.cpu0.num_fp_register_writes 75910 # number of times the floating registers were written 797system.cpu0.num_mem_refs 10365856 # number of memory refs 798system.cpu0.num_load_insts 6090539 # Number of load instructions 799system.cpu0.num_store_insts 4275317 # Number of store instructions 800system.cpu0.num_idle_cycles 3742236660.998093 # Number of idle cycles 801system.cpu0.num_busy_cycles 183393776.001907 # Number of busy cycles 802system.cpu0.not_idle_fraction 0.046717 # Percentage of non-idle cycles 803system.cpu0.idle_fraction 0.953283 # Percentage of idle cycles 804system.cpu0.Branches 5694884 # Number of branches fetched 805system.cpu0.op_class::No_OpClass 2096297 5.48% 5.48% # Class of executed instruction 806system.cpu0.op_class::IntAlu 24983670 65.26% 70.73% # Class of executed instruction 807system.cpu0.op_class::IntMult 39322 0.10% 70.83% # Class of executed instruction 808system.cpu0.op_class::IntDiv 0 0.00% 70.83% # Class of executed instruction 809system.cpu0.op_class::FloatAdd 24596 0.06% 70.90% # Class of executed instruction 810system.cpu0.op_class::FloatCmp 0 0.00% 70.90% # Class of executed instruction 811system.cpu0.op_class::FloatCvt 0 0.00% 70.90% # Class of executed instruction 812system.cpu0.op_class::FloatMult 0 0.00% 70.90% # Class of executed instruction 813system.cpu0.op_class::FloatDiv 1883 0.00% 70.90% # Class of executed instruction 814system.cpu0.op_class::FloatSqrt 0 0.00% 70.90% # Class of executed instruction 815system.cpu0.op_class::SimdAdd 0 0.00% 70.90% # Class of executed instruction 816system.cpu0.op_class::SimdAddAcc 0 0.00% 70.90% # Class of executed instruction 817system.cpu0.op_class::SimdAlu 0 0.00% 70.90% # Class of executed instruction 818system.cpu0.op_class::SimdCmp 0 0.00% 70.90% # Class of executed instruction 819system.cpu0.op_class::SimdCvt 0 0.00% 70.90% # Class of executed instruction 820system.cpu0.op_class::SimdMisc 0 0.00% 70.90% # Class of executed instruction 821system.cpu0.op_class::SimdMult 0 0.00% 70.90% # Class of executed instruction 822system.cpu0.op_class::SimdMultAcc 0 0.00% 70.90% # Class of executed instruction 823system.cpu0.op_class::SimdShift 0 0.00% 70.90% # Class of executed instruction 824system.cpu0.op_class::SimdShiftAcc 0 0.00% 70.90% # Class of executed instruction 825system.cpu0.op_class::SimdSqrt 0 0.00% 70.90% # Class of executed instruction 826system.cpu0.op_class::SimdFloatAdd 0 0.00% 70.90% # Class of executed instruction 827system.cpu0.op_class::SimdFloatAlu 0 0.00% 70.90% # Class of executed instruction 828system.cpu0.op_class::SimdFloatCmp 0 0.00% 70.90% # Class of executed instruction 829system.cpu0.op_class::SimdFloatCvt 0 0.00% 70.90% # Class of executed instruction 830system.cpu0.op_class::SimdFloatDiv 0 0.00% 70.90% # Class of executed instruction 831system.cpu0.op_class::SimdFloatMisc 0 0.00% 70.90% # Class of executed instruction 832system.cpu0.op_class::SimdFloatMult 0 0.00% 70.90% # Class of executed instruction 833system.cpu0.op_class::SimdFloatMultAcc 0 0.00% 70.90% # Class of executed instruction 834system.cpu0.op_class::SimdFloatSqrt 0 0.00% 70.90% # Class of executed instruction 835system.cpu0.op_class::MemRead 6232893 16.28% 87.18% # Class of executed instruction 836system.cpu0.op_class::MemWrite 4280562 11.18% 98.36% # Class of executed instruction 837system.cpu0.op_class::IprAccess 626200 1.64% 100.00% # Class of executed instruction | 791system.cpu0.committedInsts 48127777 # Number of instructions committed 792system.cpu0.committedOps 48127777 # Number of ops (including micro ops) committed 793system.cpu0.num_int_alu_accesses 44643925 # Number of integer alu accesses 794system.cpu0.num_fp_alu_accesses 213512 # Number of float alu accesses 795system.cpu0.num_func_calls 1209739 # number of times a function call or return occured 796system.cpu0.num_conditional_control_insts 5647172 # number of instructions that are conditional controls 797system.cpu0.num_int_insts 44643925 # number of integer instructions 798system.cpu0.num_fp_insts 213512 # number of float instructions 799system.cpu0.num_int_register_reads 61387452 # number of times the integer registers were read 800system.cpu0.num_int_register_writes 33242964 # number of times the integer registers were written 801system.cpu0.num_fp_register_reads 104337 # number of times the floating registers were read 802system.cpu0.num_fp_register_writes 106136 # number of times the floating registers were written 803system.cpu0.num_mem_refs 12750882 # number of memory refs 804system.cpu0.num_load_insts 7590433 # Number of load instructions 805system.cpu0.num_store_insts 5160449 # Number of store instructions 806system.cpu0.num_idle_cycles 3699495012.998114 # Number of idle cycles 807system.cpu0.num_busy_cycles 224158244.001886 # Number of busy cycles 808system.cpu0.not_idle_fraction 0.057130 # Percentage of non-idle cycles 809system.cpu0.idle_fraction 0.942870 # Percentage of idle cycles 810system.cpu0.Branches 7246936 # Number of branches fetched 811system.cpu0.op_class::No_OpClass 2741568 5.70% 5.70% # Class of executed instruction 812system.cpu0.op_class::IntAlu 31634980 65.72% 71.41% # Class of executed instruction 813system.cpu0.op_class::IntMult 52525 0.11% 71.52% # Class of executed instruction 814system.cpu0.op_class::IntDiv 0 0.00% 71.52% # Class of executed instruction 815system.cpu0.op_class::FloatAdd 26830 0.06% 71.58% # Class of executed instruction 816system.cpu0.op_class::FloatCmp 0 0.00% 71.58% # Class of executed instruction 817system.cpu0.op_class::FloatCvt 0 0.00% 71.58% # Class of executed instruction 818system.cpu0.op_class::FloatMult 0 0.00% 71.58% # Class of executed instruction 819system.cpu0.op_class::FloatDiv 1883 0.00% 71.58% # Class of executed instruction 820system.cpu0.op_class::FloatSqrt 0 0.00% 71.58% # Class of executed instruction 821system.cpu0.op_class::SimdAdd 0 0.00% 71.58% # Class of executed instruction 822system.cpu0.op_class::SimdAddAcc 0 0.00% 71.58% # Class of executed instruction 823system.cpu0.op_class::SimdAlu 0 0.00% 71.58% # Class of executed instruction 824system.cpu0.op_class::SimdCmp 0 0.00% 71.58% # Class of executed instruction 825system.cpu0.op_class::SimdCvt 0 0.00% 71.58% # Class of executed instruction 826system.cpu0.op_class::SimdMisc 0 0.00% 71.58% # Class of executed instruction 827system.cpu0.op_class::SimdMult 0 0.00% 71.58% # Class of executed instruction 828system.cpu0.op_class::SimdMultAcc 0 0.00% 71.58% # Class of executed instruction 829system.cpu0.op_class::SimdShift 0 0.00% 71.58% # Class of executed instruction 830system.cpu0.op_class::SimdShiftAcc 0 0.00% 71.58% # Class of executed instruction 831system.cpu0.op_class::SimdSqrt 0 0.00% 71.58% # Class of executed instruction 832system.cpu0.op_class::SimdFloatAdd 0 0.00% 71.58% # Class of executed instruction 833system.cpu0.op_class::SimdFloatAlu 0 0.00% 71.58% # Class of executed instruction 834system.cpu0.op_class::SimdFloatCmp 0 0.00% 71.58% # Class of executed instruction 835system.cpu0.op_class::SimdFloatCvt 0 0.00% 71.58% # Class of executed instruction 836system.cpu0.op_class::SimdFloatDiv 0 0.00% 71.58% # Class of executed instruction 837system.cpu0.op_class::SimdFloatMisc 0 0.00% 71.58% # Class of executed instruction 838system.cpu0.op_class::SimdFloatMult 0 0.00% 71.58% # Class of executed instruction 839system.cpu0.op_class::SimdFloatMultAcc 0 0.00% 71.58% # Class of executed instruction 840system.cpu0.op_class::SimdFloatSqrt 0 0.00% 71.58% # Class of executed instruction 841system.cpu0.op_class::MemRead 7767201 16.14% 87.72% # Class of executed instruction 842system.cpu0.op_class::MemWrite 5166567 10.73% 98.45% # Class of executed instruction 843system.cpu0.op_class::IprAccess 745241 1.55% 100.00% # Class of executed instruction |
| 838system.cpu0.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction | 844system.cpu0.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction |
| 839system.cpu0.op_class::total 38285423 # Class of executed instruction | 845system.cpu0.op_class::total 48136795 # Class of executed instruction |
| 840system.cpu0.kern.inst.arm 0 # number of arm instructions executed | 846system.cpu0.kern.inst.arm 0 # number of arm instructions executed |
| 841system.cpu0.kern.inst.quiesce 4863 # number of quiesce instructions executed 842system.cpu0.kern.inst.hwrei 138357 # number of hwrei instructions executed 843system.cpu0.kern.ipl_count::0 44808 38.76% 38.76% # number of times we switched to this ipl 844system.cpu0.kern.ipl_count::21 131 0.11% 38.88% # number of times we switched to this ipl 845system.cpu0.kern.ipl_count::22 1975 1.71% 40.58% # number of times we switched to this ipl 846system.cpu0.kern.ipl_count::30 16 0.01% 40.60% # number of times we switched to this ipl 847system.cpu0.kern.ipl_count::31 68665 59.40% 100.00% # number of times we switched to this ipl 848system.cpu0.kern.ipl_count::total 115595 # number of times we switched to this ipl 849system.cpu0.kern.ipl_good::0 44283 48.84% 48.84% # number of times we switched to this ipl from a different ipl 850system.cpu0.kern.ipl_good::21 131 0.14% 48.98% # number of times we switched to this ipl from a different ipl 851system.cpu0.kern.ipl_good::22 1975 2.18% 51.16% # number of times we switched to this ipl from a different ipl 852system.cpu0.kern.ipl_good::30 16 0.02% 51.18% # number of times we switched to this ipl from a different ipl 853system.cpu0.kern.ipl_good::31 44267 48.82% 100.00% # number of times we switched to this ipl from a different ipl 854system.cpu0.kern.ipl_good::total 90672 # number of times we switched to this ipl from a different ipl 855system.cpu0.kern.ipl_ticks::0 1909699143000 97.29% 97.29% # number of cycles we spent at this ipl 856system.cpu0.kern.ipl_ticks::21 95243500 0.00% 97.30% # number of cycles we spent at this ipl 857system.cpu0.kern.ipl_ticks::22 764380500 0.04% 97.34% # number of cycles we spent at this ipl 858system.cpu0.kern.ipl_ticks::30 12585500 0.00% 97.34% # number of cycles we spent at this ipl 859system.cpu0.kern.ipl_ticks::31 52243094000 2.66% 100.00% # number of cycles we spent at this ipl 860system.cpu0.kern.ipl_ticks::total 1962814446500 # number of cycles we spent at this ipl 861system.cpu0.kern.ipl_used::0 0.988283 # fraction of swpipl calls that actually changed the ipl | 847system.cpu0.kern.inst.quiesce 6805 # number of quiesce instructions executed 848system.cpu0.kern.inst.hwrei 166328 # number of hwrei instructions executed 849system.cpu0.kern.ipl_count::0 57239 40.25% 40.25% # number of times we switched to this ipl 850system.cpu0.kern.ipl_count::21 131 0.09% 40.34% # number of times we switched to this ipl 851system.cpu0.kern.ipl_count::22 1975 1.39% 41.73% # number of times we switched to this ipl 852system.cpu0.kern.ipl_count::30 424 0.30% 42.03% # number of times we switched to this ipl 853system.cpu0.kern.ipl_count::31 82449 57.97% 100.00% # number of times we switched to this ipl 854system.cpu0.kern.ipl_count::total 142218 # number of times we switched to this ipl 855system.cpu0.kern.ipl_good::0 56706 49.09% 49.09% # number of times we switched to this ipl from a different ipl 856system.cpu0.kern.ipl_good::21 131 0.11% 49.20% # number of times we switched to this ipl from a different ipl 857system.cpu0.kern.ipl_good::22 1975 1.71% 50.91% # number of times we switched to this ipl from a different ipl 858system.cpu0.kern.ipl_good::30 424 0.37% 51.28% # number of times we switched to this ipl from a different ipl 859system.cpu0.kern.ipl_good::31 56283 48.72% 100.00% # number of times we switched to this ipl from a different ipl 860system.cpu0.kern.ipl_good::total 115519 # number of times we switched to this ipl from a different ipl 861system.cpu0.kern.ipl_ticks::0 1902225794500 96.96% 96.96% # number of cycles we spent at this ipl 862system.cpu0.kern.ipl_ticks::21 94977500 0.00% 96.97% # number of cycles we spent at this ipl 863system.cpu0.kern.ipl_ticks::22 767421000 0.04% 97.01% # number of cycles we spent at this ipl 864system.cpu0.kern.ipl_ticks::30 314336500 0.02% 97.02% # number of cycles we spent at this ipl 865system.cpu0.kern.ipl_ticks::31 58423341500 2.98% 100.00% # number of cycles we spent at this ipl 866system.cpu0.kern.ipl_ticks::total 1961825871000 # number of cycles we spent at this ipl 867system.cpu0.kern.ipl_used::0 0.990688 # fraction of swpipl calls that actually changed the ipl |
| 862system.cpu0.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl 863system.cpu0.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl 864system.cpu0.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl | 868system.cpu0.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl 869system.cpu0.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl 870system.cpu0.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl |
| 865system.cpu0.kern.ipl_used::31 0.644681 # fraction of swpipl calls that actually changed the ipl 866system.cpu0.kern.ipl_used::total 0.784394 # fraction of swpipl calls that actually changed the ipl | 871system.cpu0.kern.ipl_used::31 0.682640 # fraction of swpipl calls that actually changed the ipl 872system.cpu0.kern.ipl_used::total 0.812267 # fraction of swpipl calls that actually changed the ipl |
| 867system.cpu0.kern.syscall::2 8 3.42% 3.42% # number of syscalls executed 868system.cpu0.kern.syscall::3 20 8.55% 11.97% # number of syscalls executed 869system.cpu0.kern.syscall::4 4 1.71% 13.68% # number of syscalls executed 870system.cpu0.kern.syscall::6 33 14.10% 27.78% # number of syscalls executed 871system.cpu0.kern.syscall::12 1 0.43% 28.21% # number of syscalls executed 872system.cpu0.kern.syscall::17 10 4.27% 32.48% # number of syscalls executed 873system.cpu0.kern.syscall::19 10 4.27% 36.75% # number of syscalls executed 874system.cpu0.kern.syscall::20 6 2.56% 39.32% # number of syscalls executed --- 15 unchanged lines hidden (view full) --- 890system.cpu0.kern.syscall::92 9 3.85% 96.15% # number of syscalls executed 891system.cpu0.kern.syscall::97 2 0.85% 97.01% # number of syscalls executed 892system.cpu0.kern.syscall::98 2 0.85% 97.86% # number of syscalls executed 893system.cpu0.kern.syscall::132 1 0.43% 98.29% # number of syscalls executed 894system.cpu0.kern.syscall::144 2 0.85% 99.15% # number of syscalls executed 895system.cpu0.kern.syscall::147 2 0.85% 100.00% # number of syscalls executed 896system.cpu0.kern.syscall::total 234 # number of syscalls executed 897system.cpu0.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed | 873system.cpu0.kern.syscall::2 8 3.42% 3.42% # number of syscalls executed 874system.cpu0.kern.syscall::3 20 8.55% 11.97% # number of syscalls executed 875system.cpu0.kern.syscall::4 4 1.71% 13.68% # number of syscalls executed 876system.cpu0.kern.syscall::6 33 14.10% 27.78% # number of syscalls executed 877system.cpu0.kern.syscall::12 1 0.43% 28.21% # number of syscalls executed 878system.cpu0.kern.syscall::17 10 4.27% 32.48% # number of syscalls executed 879system.cpu0.kern.syscall::19 10 4.27% 36.75% # number of syscalls executed 880system.cpu0.kern.syscall::20 6 2.56% 39.32% # number of syscalls executed --- 15 unchanged lines hidden (view full) --- 896system.cpu0.kern.syscall::92 9 3.85% 96.15% # number of syscalls executed 897system.cpu0.kern.syscall::97 2 0.85% 97.01% # number of syscalls executed 898system.cpu0.kern.syscall::98 2 0.85% 97.86% # number of syscalls executed 899system.cpu0.kern.syscall::132 1 0.43% 98.29% # number of syscalls executed 900system.cpu0.kern.syscall::144 2 0.85% 99.15% # number of syscalls executed 901system.cpu0.kern.syscall::147 2 0.85% 100.00% # number of syscalls executed 902system.cpu0.kern.syscall::total 234 # number of syscalls executed 903system.cpu0.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed |
| 898system.cpu0.kern.callpal::wripir 86 0.07% 0.07% # number of callpals executed 899system.cpu0.kern.callpal::wrmces 1 0.00% 0.07% # number of callpals executed 900system.cpu0.kern.callpal::wrfen 1 0.00% 0.07% # number of callpals executed 901system.cpu0.kern.callpal::wrvptptr 1 0.00% 0.07% # number of callpals executed 902system.cpu0.kern.callpal::swpctx 2216 1.80% 1.87% # number of callpals executed 903system.cpu0.kern.callpal::tbi 51 0.04% 1.92% # number of callpals executed 904system.cpu0.kern.callpal::wrent 7 0.01% 1.92% # number of callpals executed 905system.cpu0.kern.callpal::swpipl 109456 88.95% 90.88% # number of callpals executed 906system.cpu0.kern.callpal::rdps 6662 5.41% 96.29% # number of callpals executed 907system.cpu0.kern.callpal::wrkgp 1 0.00% 96.29% # number of callpals executed 908system.cpu0.kern.callpal::wrusp 4 0.00% 96.29% # number of callpals executed 909system.cpu0.kern.callpal::rdusp 9 0.01% 96.30% # number of callpals executed 910system.cpu0.kern.callpal::whami 2 0.00% 96.30% # number of callpals executed 911system.cpu0.kern.callpal::rti 4016 3.26% 99.57% # number of callpals executed 912system.cpu0.kern.callpal::callsys 394 0.32% 99.89% # number of callpals executed 913system.cpu0.kern.callpal::imb 139 0.11% 100.00% # number of callpals executed 914system.cpu0.kern.callpal::total 123047 # number of callpals executed 915system.cpu0.kern.mode_switch::kernel 5724 # number of protection mode switches 916system.cpu0.kern.mode_switch::user 1372 # number of protection mode switches | 904system.cpu0.kern.callpal::wripir 506 0.34% 0.34% # number of callpals executed 905system.cpu0.kern.callpal::wrmces 1 0.00% 0.34% # number of callpals executed 906system.cpu0.kern.callpal::wrfen 1 0.00% 0.34% # number of callpals executed 907system.cpu0.kern.callpal::wrvptptr 1 0.00% 0.34% # number of callpals executed 908system.cpu0.kern.callpal::swpctx 3105 2.06% 2.40% # number of callpals executed 909system.cpu0.kern.callpal::tbi 51 0.03% 2.43% # number of callpals executed 910system.cpu0.kern.callpal::wrent 7 0.00% 2.44% # number of callpals executed 911system.cpu0.kern.callpal::swpipl 135265 89.81% 92.25% # number of callpals executed 912system.cpu0.kern.callpal::rdps 6701 4.45% 96.70% # number of callpals executed 913system.cpu0.kern.callpal::wrkgp 1 0.00% 96.70% # number of callpals executed 914system.cpu0.kern.callpal::wrusp 4 0.00% 96.70% # number of callpals executed 915system.cpu0.kern.callpal::rdusp 9 0.01% 96.71% # number of callpals executed 916system.cpu0.kern.callpal::whami 2 0.00% 96.71% # number of callpals executed 917system.cpu0.kern.callpal::rti 4423 2.94% 99.65% # number of callpals executed 918system.cpu0.kern.callpal::callsys 394 0.26% 99.91% # number of callpals executed 919system.cpu0.kern.callpal::imb 139 0.09% 100.00% # number of callpals executed 920system.cpu0.kern.callpal::total 150611 # number of callpals executed 921system.cpu0.kern.mode_switch::kernel 7020 # number of protection mode switches 922system.cpu0.kern.mode_switch::user 1371 # number of protection mode switches |
| 917system.cpu0.kern.mode_switch::idle 0 # number of protection mode switches | 923system.cpu0.kern.mode_switch::idle 0 # number of protection mode switches |
| 918system.cpu0.kern.mode_good::kernel 1371 919system.cpu0.kern.mode_good::user 1372 | 924system.cpu0.kern.mode_good::kernel 1370 925system.cpu0.kern.mode_good::user 1371 |
| 920system.cpu0.kern.mode_good::idle 0 | 926system.cpu0.kern.mode_good::idle 0 |
| 921system.cpu0.kern.mode_switch_good::kernel 0.239518 # fraction of useful protection mode switches | 927system.cpu0.kern.mode_switch_good::kernel 0.195157 # fraction of useful protection mode switches |
| 922system.cpu0.kern.mode_switch_good::user 1 # fraction of useful protection mode switches 923system.cpu0.kern.mode_switch_good::idle nan # fraction of useful protection mode switches | 928system.cpu0.kern.mode_switch_good::user 1 # fraction of useful protection mode switches 929system.cpu0.kern.mode_switch_good::idle nan # fraction of useful protection mode switches |
| 924system.cpu0.kern.mode_switch_good::total 0.386556 # fraction of useful protection mode switches 925system.cpu0.kern.mode_ticks::kernel 1959023925000 99.81% 99.81% # number of ticks spent at the given mode 926system.cpu0.kern.mode_ticks::user 3790517000 0.19% 100.00% # number of ticks spent at the given mode | 930system.cpu0.kern.mode_switch_good::total 0.326660 # fraction of useful protection mode switches 931system.cpu0.kern.mode_ticks::kernel 1958053140500 99.81% 99.81% # number of ticks spent at the given mode 932system.cpu0.kern.mode_ticks::user 3772726000 0.19% 100.00% # number of ticks spent at the given mode |
| 927system.cpu0.kern.mode_ticks::idle 0 0.00% 100.00% # number of ticks spent at the given mode | 933system.cpu0.kern.mode_ticks::idle 0 0.00% 100.00% # number of ticks spent at the given mode |
| 928system.cpu0.kern.swap_context 2217 # number of times the context was actually changed | 934system.cpu0.kern.swap_context 3106 # number of times the context was actually changed |
| 929system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA 930system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA 931system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA 932system.tsunami.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA 933system.tsunami.ethernet.postedSwi 0 # number of software interrupts posted to CPU 934system.tsunami.ethernet.coalescedSwi nan # average number of Swi's coalesced into each post 935system.tsunami.ethernet.totalSwi 0 # total number of Swi written to ISR 936system.tsunami.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU --- 15 unchanged lines hidden (view full) --- 952system.tsunami.ethernet.coalescedTxDesc nan # average number of TxDesc's coalesced into each post 953system.tsunami.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR 954system.tsunami.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU 955system.tsunami.ethernet.coalescedRxOrn nan # average number of RxOrn's coalesced into each post 956system.tsunami.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR 957system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post 958system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU 959system.tsunami.ethernet.droppedPackets 0 # number of packets dropped | 935system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA 936system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA 937system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA 938system.tsunami.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA 939system.tsunami.ethernet.postedSwi 0 # number of software interrupts posted to CPU 940system.tsunami.ethernet.coalescedSwi nan # average number of Swi's coalesced into each post 941system.tsunami.ethernet.totalSwi 0 # total number of Swi written to ISR 942system.tsunami.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU --- 15 unchanged lines hidden (view full) --- 958system.tsunami.ethernet.coalescedTxDesc nan # average number of TxDesc's coalesced into each post 959system.tsunami.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR 960system.tsunami.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU 961system.tsunami.ethernet.coalescedRxOrn nan # average number of RxOrn's coalesced into each post 962system.tsunami.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR 963system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post 964system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU 965system.tsunami.ethernet.droppedPackets 0 # number of packets dropped |
| 960system.toL2Bus.throughput 109416622 # Throughput (bytes/s) 961system.toL2Bus.trans_dist::ReadReq 2148133 # Transaction distribution 962system.toL2Bus.trans_dist::ReadResp 2148118 # Transaction distribution 963system.toL2Bus.trans_dist::WriteReq 12414 # Transaction distribution 964system.toL2Bus.trans_dist::WriteResp 12414 # Transaction distribution 965system.toL2Bus.trans_dist::Writeback 850078 # Transaction distribution 966system.toL2Bus.trans_dist::WriteInvalidateReq 41558 # Transaction distribution 967system.toL2Bus.trans_dist::UpgradeReq 4615 # Transaction distribution 968system.toL2Bus.trans_dist::SCUpgradeReq 1065 # Transaction distribution 969system.toL2Bus.trans_dist::UpgradeResp 5680 # Transaction distribution 970system.toL2Bus.trans_dist::ReadExReq 322069 # Transaction distribution 971system.toL2Bus.trans_dist::ReadExResp 322069 # Transaction distribution 972system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 1078328 # Packet count per connected master and slave (bytes) 973system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 2181300 # Packet count per connected master and slave (bytes) 974system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side 927173 # Packet count per connected master and slave (bytes) 975system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side 1598235 # Packet count per connected master and slave (bytes) 976system.toL2Bus.pkt_count::total 5785036 # Packet count per connected master and slave (bytes) 977system.toL2Bus.tot_pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 34505856 # Cumulative packet size per connected master and slave (bytes) 978system.toL2Bus.tot_pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 81606637 # Cumulative packet size per connected master and slave (bytes) 979system.toL2Bus.tot_pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side 29669504 # Cumulative packet size per connected master and slave (bytes) 980system.toL2Bus.tot_pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side 63812309 # Cumulative packet size per connected master and slave (bytes) 981system.toL2Bus.tot_pkt_size::total 209594306 # Cumulative packet size per connected master and slave (bytes) 982system.toL2Bus.data_through_bus 209584002 # Total data (bytes) 983system.toL2Bus.snoop_data_through_bus 5180608 # Total snoop data (bytes) 984system.toL2Bus.reqLayer0.occupancy 5075622491 # Layer occupancy (ticks) 985system.toL2Bus.reqLayer0.utilization 0.3 # Layer utilization (%) 986system.toL2Bus.snoopLayer0.occupancy 724500 # Layer occupancy (ticks) | 966system.toL2Bus.trans_dist::ReadReq 2102030 # Transaction distribution 967system.toL2Bus.trans_dist::ReadResp 2102015 # Transaction distribution 968system.toL2Bus.trans_dist::WriteReq 14067 # Transaction distribution 969system.toL2Bus.trans_dist::WriteResp 14067 # Transaction distribution 970system.toL2Bus.trans_dist::Writeback 792816 # Transaction distribution 971system.toL2Bus.trans_dist::WriteInvalidateReq 41560 # Transaction distribution 972system.toL2Bus.trans_dist::UpgradeReq 16382 # Transaction distribution 973system.toL2Bus.trans_dist::SCUpgradeReq 11336 # Transaction distribution 974system.toL2Bus.trans_dist::UpgradeResp 27718 # Transaction distribution 975system.toL2Bus.trans_dist::ReadExReq 297616 # Transaction distribution 976system.toL2Bus.trans_dist::ReadExResp 297616 # Transaction distribution 977system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 1407417 # Packet count per connected master and slave (bytes) 978system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 3134555 # Packet count per connected master and slave (bytes) 979system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side 624007 # Packet count per connected master and slave (bytes) 980system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side 452565 # Packet count per connected master and slave (bytes) 981system.toL2Bus.pkt_count::total 5618544 # Packet count per connected master and slave (bytes) 982system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 45036672 # Cumulative packet size per connected master and slave (bytes) 983system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 120042720 # Cumulative packet size per connected master and slave (bytes) 984system.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side 19968192 # Cumulative packet size per connected master and slave (bytes) 985system.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side 16553666 # Cumulative packet size per connected master and slave (bytes) 986system.toL2Bus.pkt_size::total 201601250 # Cumulative packet size per connected master and slave (bytes) 987system.toL2Bus.snoops 98838 # Total snoops (count) 988system.toL2Bus.snoop_fanout::samples 3254541 # Request fanout histogram 989system.toL2Bus.snoop_fanout::mean 3.012823 # Request fanout histogram 990system.toL2Bus.snoop_fanout::stdev 0.112512 # Request fanout histogram 991system.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 992system.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 993system.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram 994system.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram 995system.toL2Bus.snoop_fanout::3 3212807 98.72% 98.72% # Request fanout histogram 996system.toL2Bus.snoop_fanout::4 41734 1.28% 100.00% # Request fanout histogram 997system.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 998system.toL2Bus.snoop_fanout::min_value 3 # Request fanout histogram 999system.toL2Bus.snoop_fanout::max_value 4 # Request fanout histogram 1000system.toL2Bus.snoop_fanout::total 3254541 # Request fanout histogram 1001system.toL2Bus.reqLayer0.occupancy 4795402363 # Layer occupancy (ticks) 1002system.toL2Bus.reqLayer0.utilization 0.2 # Layer utilization (%) 1003system.toL2Bus.snoopLayer0.occupancy 715500 # Layer occupancy (ticks) |
| 987system.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) | 1004system.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) |
| 988system.toL2Bus.respLayer0.occupancy 2428486244 # Layer occupancy (ticks) 989system.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%) 990system.toL2Bus.respLayer1.occupancy 4030575545 # Layer occupancy (ticks) 991system.toL2Bus.respLayer1.utilization 0.2 # Layer utilization (%) 992system.toL2Bus.respLayer2.occupancy 2086565739 # Layer occupancy (ticks) | 1005system.toL2Bus.respLayer0.occupancy 3169257997 # Layer occupancy (ticks) 1006system.toL2Bus.respLayer0.utilization 0.2 # Layer utilization (%) 1007system.toL2Bus.respLayer1.occupancy 5536514081 # Layer occupancy (ticks) 1008system.toL2Bus.respLayer1.utilization 0.3 # Layer utilization (%) 1009system.toL2Bus.respLayer2.occupancy 1404115991 # Layer occupancy (ticks) |
| 993system.toL2Bus.respLayer2.utilization 0.1 # Layer utilization (%) | 1010system.toL2Bus.respLayer2.utilization 0.1 # Layer utilization (%) |
| 994system.toL2Bus.respLayer3.occupancy 2646502814 # Layer occupancy (ticks) 995system.toL2Bus.respLayer3.utilization 0.1 # Layer utilization (%) 996system.iobus.throughput 1391048 # Throughput (bytes/s) 997system.iobus.trans_dist::ReadReq 7376 # Transaction distribution 998system.iobus.trans_dist::ReadResp 7376 # Transaction distribution 999system.iobus.trans_dist::WriteReq 53966 # Transaction distribution 1000system.iobus.trans_dist::WriteResp 53966 # Transaction distribution 1001system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio 10614 # Packet count per connected master and slave (bytes) 1002system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio 484 # Packet count per connected master and slave (bytes) | 1011system.toL2Bus.respLayer3.occupancy 776560164 # Layer occupancy (ticks) 1012system.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) 1013system.iobus.trans_dist::ReadReq 7373 # Transaction distribution 1014system.iobus.trans_dist::ReadResp 7373 # Transaction distribution 1015system.iobus.trans_dist::WriteReq 55619 # Transaction distribution 1016system.iobus.trans_dist::WriteResp 55619 # Transaction distribution 1017system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio 13922 # Packet count per connected master and slave (bytes) 1018system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio 480 # Packet count per connected master and slave (bytes) |
| 1003system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio 10 # Packet count per connected master and slave (bytes) 1004system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio 10 # Packet count per connected master and slave (bytes) 1005system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio 180 # Packet count per connected master and slave (bytes) 1006system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio 18148 # Packet count per connected master and slave (bytes) 1007system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio 2474 # Packet count per connected master and slave (bytes) 1008system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio 6672 # Packet count per connected master and slave (bytes) 1009system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf 294 # Packet count per connected master and slave (bytes) 1010system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio 102 # Packet count per connected master and slave (bytes) 1011system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf 180 # Packet count per connected master and slave (bytes) 1012system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio 60 # Packet count per connected master and slave (bytes) | 1019system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio 10 # Packet count per connected master and slave (bytes) 1020system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio 10 # Packet count per connected master and slave (bytes) 1021system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio 180 # Packet count per connected master and slave (bytes) 1022system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio 18148 # Packet count per connected master and slave (bytes) 1023system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio 2474 # Packet count per connected master and slave (bytes) 1024system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio 6672 # Packet count per connected master and slave (bytes) 1025system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf 294 # Packet count per connected master and slave (bytes) 1026system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio 102 # Packet count per connected master and slave (bytes) 1027system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf 180 # Packet count per connected master and slave (bytes) 1028system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio 60 # Packet count per connected master and slave (bytes) |
| 1013system.iobus.pkt_count_system.bridge.master::total 39228 # Packet count per connected master and slave (bytes) 1014system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side 83456 # Packet count per connected master and slave (bytes) 1015system.iobus.pkt_count_system.tsunami.ide.dma::total 83456 # Packet count per connected master and slave (bytes) 1016system.iobus.pkt_count::total 122684 # Packet count per connected master and slave (bytes) 1017system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.cchip.pio 42456 # Cumulative packet size per connected master and slave (bytes) 1018system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.pchip.pio 1936 # Cumulative packet size per connected master and slave (bytes) 1019system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio 5 # Cumulative packet size per connected master and slave (bytes) 1020system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio 5 # Cumulative packet size per connected master and slave (bytes) 1021system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.io.pio 160 # Cumulative packet size per connected master and slave (bytes) 1022system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.uart.pio 9074 # Cumulative packet size per connected master and slave (bytes) 1023system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.backdoor.pio 9876 # Cumulative packet size per connected master and slave (bytes) 1024system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ide.pio 4193 # Cumulative packet size per connected master and slave (bytes) 1025system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ide-pciconf 410 # Cumulative packet size per connected master and slave (bytes) 1026system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ethernet.pio 204 # Cumulative packet size per connected master and slave (bytes) 1027system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf 299 # Cumulative packet size per connected master and slave (bytes) 1028system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes) 1029system.iobus.tot_pkt_size_system.bridge.master::total 68738 # Cumulative packet size per connected master and slave (bytes) 1030system.iobus.tot_pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side 2661632 # Cumulative packet size per connected master and slave (bytes) 1031system.iobus.tot_pkt_size_system.tsunami.ide.dma::total 2661632 # Cumulative packet size per connected master and slave (bytes) 1032system.iobus.tot_pkt_size::total 2730370 # Cumulative packet size per connected master and slave (bytes) 1033system.iobus.data_through_bus 2730370 # Total data (bytes) 1034system.iobus.reqLayer0.occupancy 9969000 # Layer occupancy (ticks) | 1029system.iobus.pkt_count_system.bridge.master::total 42532 # Packet count per connected master and slave (bytes) 1030system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side 83452 # Packet count per connected master and slave (bytes) 1031system.iobus.pkt_count_system.tsunami.ide.dma::total 83452 # Packet count per connected master and slave (bytes) 1032system.iobus.pkt_count::total 125984 # Packet count per connected master and slave (bytes) 1033system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio 55688 # Cumulative packet size per connected master and slave (bytes) 1034system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio 1920 # Cumulative packet size per connected master and slave (bytes) 1035system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio 5 # Cumulative packet size per connected master and slave (bytes) 1036system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio 5 # Cumulative packet size per connected master and slave (bytes) 1037system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio 160 # Cumulative packet size per connected master and slave (bytes) 1038system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio 9074 # Cumulative packet size per connected master and slave (bytes) 1039system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio 9876 # Cumulative packet size per connected master and slave (bytes) 1040system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio 4193 # Cumulative packet size per connected master and slave (bytes) 1041system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf 410 # Cumulative packet size per connected master and slave (bytes) 1042system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio 204 # Cumulative packet size per connected master and slave (bytes) 1043system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf 299 # Cumulative packet size per connected master and slave (bytes) 1044system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes) 1045system.iobus.pkt_size_system.bridge.master::total 81954 # Cumulative packet size per connected master and slave (bytes) 1046system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side 2661616 # Cumulative packet size per connected master and slave (bytes) 1047system.iobus.pkt_size_system.tsunami.ide.dma::total 2661616 # Cumulative packet size per connected master and slave (bytes) 1048system.iobus.pkt_size::total 2743570 # Cumulative packet size per connected master and slave (bytes) 1049system.iobus.reqLayer0.occupancy 13277000 # Layer occupancy (ticks) |
| 1035system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) | 1050system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) |
| 1036system.iobus.reqLayer1.occupancy 362000 # Layer occupancy (ticks) | 1051system.iobus.reqLayer1.occupancy 359000 # Layer occupancy (ticks) |
| 1037system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) 1038system.iobus.reqLayer2.occupancy 9000 # Layer occupancy (ticks) 1039system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) 1040system.iobus.reqLayer6.occupancy 9000 # Layer occupancy (ticks) 1041system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%) 1042system.iobus.reqLayer22.occupancy 155000 # Layer occupancy (ticks) 1043system.iobus.reqLayer22.utilization 0.0 # Layer utilization (%) 1044system.iobus.reqLayer23.occupancy 13505000 # Layer occupancy (ticks) 1045system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) 1046system.iobus.reqLayer24.occupancy 2453000 # Layer occupancy (ticks) 1047system.iobus.reqLayer24.utilization 0.0 # Layer utilization (%) 1048system.iobus.reqLayer25.occupancy 5166000 # Layer occupancy (ticks) 1049system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%) 1050system.iobus.reqLayer26.occupancy 184000 # Layer occupancy (ticks) 1051system.iobus.reqLayer26.utilization 0.0 # Layer utilization (%) 1052system.iobus.reqLayer27.occupancy 76000 # Layer occupancy (ticks) 1053system.iobus.reqLayer27.utilization 0.0 # Layer utilization (%) 1054system.iobus.reqLayer28.occupancy 110000 # Layer occupancy (ticks) 1055system.iobus.reqLayer28.utilization 0.0 # Layer utilization (%) | 1052system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) 1053system.iobus.reqLayer2.occupancy 9000 # Layer occupancy (ticks) 1054system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) 1055system.iobus.reqLayer6.occupancy 9000 # Layer occupancy (ticks) 1056system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%) 1057system.iobus.reqLayer22.occupancy 155000 # Layer occupancy (ticks) 1058system.iobus.reqLayer22.utilization 0.0 # Layer utilization (%) 1059system.iobus.reqLayer23.occupancy 13505000 # Layer occupancy (ticks) 1060system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) 1061system.iobus.reqLayer24.occupancy 2453000 # Layer occupancy (ticks) 1062system.iobus.reqLayer24.utilization 0.0 # Layer utilization (%) 1063system.iobus.reqLayer25.occupancy 5166000 # Layer occupancy (ticks) 1064system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%) 1065system.iobus.reqLayer26.occupancy 184000 # Layer occupancy (ticks) 1066system.iobus.reqLayer26.utilization 0.0 # Layer utilization (%) 1067system.iobus.reqLayer27.occupancy 76000 # Layer occupancy (ticks) 1068system.iobus.reqLayer27.utilization 0.0 # Layer utilization (%) 1069system.iobus.reqLayer28.occupancy 110000 # Layer occupancy (ticks) 1070system.iobus.reqLayer28.utilization 0.0 # Layer utilization (%) |
| 1056system.iobus.reqLayer29.occupancy 374413689 # Layer occupancy (ticks) | 1071system.iobus.reqLayer29.occupancy 374410189 # Layer occupancy (ticks) |
| 1057system.iobus.reqLayer29.utilization 0.0 # Layer utilization (%) 1058system.iobus.reqLayer30.occupancy 30000 # Layer occupancy (ticks) 1059system.iobus.reqLayer30.utilization 0.0 # Layer utilization (%) | 1072system.iobus.reqLayer29.utilization 0.0 # Layer utilization (%) 1073system.iobus.reqLayer30.occupancy 30000 # Layer occupancy (ticks) 1074system.iobus.reqLayer30.utilization 0.0 # Layer utilization (%) |
| 1060system.iobus.respLayer0.occupancy 26814000 # Layer occupancy (ticks) | 1075system.iobus.respLayer0.occupancy 28465000 # Layer occupancy (ticks) |
| 1061system.iobus.respLayer0.utilization 0.0 # Layer utilization (%) | 1076system.iobus.respLayer0.utilization 0.0 # Layer utilization (%) |
| 1062system.iobus.respLayer1.occupancy 42018250 # Layer occupancy (ticks) | 1077system.iobus.respLayer1.occupancy 42017000 # Layer occupancy (ticks) |
| 1063system.iobus.respLayer1.utilization 0.0 # Layer utilization (%) | 1078system.iobus.respLayer1.utilization 0.0 # Layer utilization (%) |
| 1064system.cpu0.icache.tags.replacements 538541 # number of replacements 1065system.cpu0.icache.tags.tagsinuse 508.393356 # Cycle average of tags in use 1066system.cpu0.icache.tags.total_refs 37746250 # Total number of references to valid blocks. 1067system.cpu0.icache.tags.sampled_refs 539053 # Sample count of references to valid blocks. 1068system.cpu0.icache.tags.avg_refs 70.023263 # Average number of references to valid blocks. | 1079system.cpu0.icache.tags.replacements 703089 # number of replacements 1080system.cpu0.icache.tags.tagsinuse 508.385515 # Cycle average of tags in use 1081system.cpu0.icache.tags.total_refs 47433077 # Total number of references to valid blocks. 1082system.cpu0.icache.tags.sampled_refs 703601 # Sample count of references to valid blocks. 1083system.cpu0.icache.tags.avg_refs 67.414738 # Average number of references to valid blocks. |
| 1069system.cpu0.icache.tags.warmup_cycle 40276505250 # Cycle when the warmup percentage was hit. | 1084system.cpu0.icache.tags.warmup_cycle 40276505250 # Cycle when the warmup percentage was hit. |
| 1070system.cpu0.icache.tags.occ_blocks::cpu0.inst 508.393356 # Average occupied blocks per requestor 1071system.cpu0.icache.tags.occ_percent::cpu0.inst 0.992956 # Average percentage of cache occupancy 1072system.cpu0.icache.tags.occ_percent::total 0.992956 # Average percentage of cache occupancy | 1085system.cpu0.icache.tags.occ_blocks::cpu0.inst 508.385515 # Average occupied blocks per requestor 1086system.cpu0.icache.tags.occ_percent::cpu0.inst 0.992940 # Average percentage of cache occupancy 1087system.cpu0.icache.tags.occ_percent::total 0.992940 # Average percentage of cache occupancy |
| 1073system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id | 1088system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id |
| 1074system.cpu0.icache.tags.age_task_id_blocks_1024::0 52 # Occupied blocks per task id | 1089system.cpu0.icache.tags.age_task_id_blocks_1024::0 54 # Occupied blocks per task id |
| 1075system.cpu0.icache.tags.age_task_id_blocks_1024::1 1 # Occupied blocks per task id | 1090system.cpu0.icache.tags.age_task_id_blocks_1024::1 1 # Occupied blocks per task id |
| 1076system.cpu0.icache.tags.age_task_id_blocks_1024::2 442 # Occupied blocks per task id 1077system.cpu0.icache.tags.age_task_id_blocks_1024::3 17 # Occupied blocks per task id | 1091system.cpu0.icache.tags.age_task_id_blocks_1024::2 444 # Occupied blocks per task id 1092system.cpu0.icache.tags.age_task_id_blocks_1024::3 13 # Occupied blocks per task id |
| 1078system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id | 1093system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id |
| 1079system.cpu0.icache.tags.tag_accesses 38824598 # Number of tag accesses 1080system.cpu0.icache.tags.data_accesses 38824598 # Number of data accesses 1081system.cpu0.icache.ReadReq_hits::cpu0.inst 37746250 # number of ReadReq hits 1082system.cpu0.icache.ReadReq_hits::total 37746250 # number of ReadReq hits 1083system.cpu0.icache.demand_hits::cpu0.inst 37746250 # number of demand (read+write) hits 1084system.cpu0.icache.demand_hits::total 37746250 # number of demand (read+write) hits 1085system.cpu0.icache.overall_hits::cpu0.inst 37746250 # number of overall hits 1086system.cpu0.icache.overall_hits::total 37746250 # number of overall hits 1087system.cpu0.icache.ReadReq_misses::cpu0.inst 539174 # number of ReadReq misses 1088system.cpu0.icache.ReadReq_misses::total 539174 # number of ReadReq misses 1089system.cpu0.icache.demand_misses::cpu0.inst 539174 # number of demand (read+write) misses 1090system.cpu0.icache.demand_misses::total 539174 # number of demand (read+write) misses 1091system.cpu0.icache.overall_misses::cpu0.inst 539174 # number of overall misses 1092system.cpu0.icache.overall_misses::total 539174 # number of overall misses 1093system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 7756302744 # number of ReadReq miss cycles 1094system.cpu0.icache.ReadReq_miss_latency::total 7756302744 # number of ReadReq miss cycles 1095system.cpu0.icache.demand_miss_latency::cpu0.inst 7756302744 # number of demand (read+write) miss cycles 1096system.cpu0.icache.demand_miss_latency::total 7756302744 # number of demand (read+write) miss cycles 1097system.cpu0.icache.overall_miss_latency::cpu0.inst 7756302744 # number of overall miss cycles 1098system.cpu0.icache.overall_miss_latency::total 7756302744 # number of overall miss cycles 1099system.cpu0.icache.ReadReq_accesses::cpu0.inst 38285424 # number of ReadReq accesses(hits+misses) 1100system.cpu0.icache.ReadReq_accesses::total 38285424 # number of ReadReq accesses(hits+misses) 1101system.cpu0.icache.demand_accesses::cpu0.inst 38285424 # number of demand (read+write) accesses 1102system.cpu0.icache.demand_accesses::total 38285424 # number of demand (read+write) accesses 1103system.cpu0.icache.overall_accesses::cpu0.inst 38285424 # number of overall (read+write) accesses 1104system.cpu0.icache.overall_accesses::total 38285424 # number of overall (read+write) accesses 1105system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.014083 # miss rate for ReadReq accesses 1106system.cpu0.icache.ReadReq_miss_rate::total 0.014083 # miss rate for ReadReq accesses 1107system.cpu0.icache.demand_miss_rate::cpu0.inst 0.014083 # miss rate for demand accesses 1108system.cpu0.icache.demand_miss_rate::total 0.014083 # miss rate for demand accesses 1109system.cpu0.icache.overall_miss_rate::cpu0.inst 0.014083 # miss rate for overall accesses 1110system.cpu0.icache.overall_miss_rate::total 0.014083 # miss rate for overall accesses 1111system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 14385.528130 # average ReadReq miss latency 1112system.cpu0.icache.ReadReq_avg_miss_latency::total 14385.528130 # average ReadReq miss latency 1113system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 14385.528130 # average overall miss latency 1114system.cpu0.icache.demand_avg_miss_latency::total 14385.528130 # average overall miss latency 1115system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 14385.528130 # average overall miss latency 1116system.cpu0.icache.overall_avg_miss_latency::total 14385.528130 # average overall miss latency | 1094system.cpu0.icache.tags.tag_accesses 48840515 # Number of tag accesses 1095system.cpu0.icache.tags.data_accesses 48840515 # Number of data accesses 1096system.cpu0.icache.ReadReq_hits::cpu0.inst 47433077 # number of ReadReq hits 1097system.cpu0.icache.ReadReq_hits::total 47433077 # number of ReadReq hits 1098system.cpu0.icache.demand_hits::cpu0.inst 47433077 # number of demand (read+write) hits 1099system.cpu0.icache.demand_hits::total 47433077 # number of demand (read+write) hits 1100system.cpu0.icache.overall_hits::cpu0.inst 47433077 # number of overall hits 1101system.cpu0.icache.overall_hits::total 47433077 # number of overall hits 1102system.cpu0.icache.ReadReq_misses::cpu0.inst 703719 # number of ReadReq misses 1103system.cpu0.icache.ReadReq_misses::total 703719 # number of ReadReq misses 1104system.cpu0.icache.demand_misses::cpu0.inst 703719 # number of demand (read+write) misses 1105system.cpu0.icache.demand_misses::total 703719 # number of demand (read+write) misses 1106system.cpu0.icache.overall_misses::cpu0.inst 703719 # number of overall misses 1107system.cpu0.icache.overall_misses::total 703719 # number of overall misses 1108system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 10017635497 # number of ReadReq miss cycles 1109system.cpu0.icache.ReadReq_miss_latency::total 10017635497 # number of ReadReq miss cycles 1110system.cpu0.icache.demand_miss_latency::cpu0.inst 10017635497 # number of demand (read+write) miss cycles 1111system.cpu0.icache.demand_miss_latency::total 10017635497 # number of demand (read+write) miss cycles 1112system.cpu0.icache.overall_miss_latency::cpu0.inst 10017635497 # number of overall miss cycles 1113system.cpu0.icache.overall_miss_latency::total 10017635497 # number of overall miss cycles 1114system.cpu0.icache.ReadReq_accesses::cpu0.inst 48136796 # number of ReadReq accesses(hits+misses) 1115system.cpu0.icache.ReadReq_accesses::total 48136796 # number of ReadReq accesses(hits+misses) 1116system.cpu0.icache.demand_accesses::cpu0.inst 48136796 # number of demand (read+write) accesses 1117system.cpu0.icache.demand_accesses::total 48136796 # number of demand (read+write) accesses 1118system.cpu0.icache.overall_accesses::cpu0.inst 48136796 # number of overall (read+write) accesses 1119system.cpu0.icache.overall_accesses::total 48136796 # number of overall (read+write) accesses 1120system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.014619 # miss rate for ReadReq accesses 1121system.cpu0.icache.ReadReq_miss_rate::total 0.014619 # miss rate for ReadReq accesses 1122system.cpu0.icache.demand_miss_rate::cpu0.inst 0.014619 # miss rate for demand accesses 1123system.cpu0.icache.demand_miss_rate::total 0.014619 # miss rate for demand accesses 1124system.cpu0.icache.overall_miss_rate::cpu0.inst 0.014619 # miss rate for overall accesses 1125system.cpu0.icache.overall_miss_rate::total 0.014619 # miss rate for overall accesses 1126system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 14235.277855 # average ReadReq miss latency 1127system.cpu0.icache.ReadReq_avg_miss_latency::total 14235.277855 # average ReadReq miss latency 1128system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 14235.277855 # average overall miss latency 1129system.cpu0.icache.demand_avg_miss_latency::total 14235.277855 # average overall miss latency 1130system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 14235.277855 # average overall miss latency 1131system.cpu0.icache.overall_avg_miss_latency::total 14235.277855 # average overall miss latency |
| 1117system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 1118system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 1119system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked 1120system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked 1121system.cpu0.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 1122system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 1123system.cpu0.icache.fast_writes 0 # number of fast writes performed 1124system.cpu0.icache.cache_copies 0 # number of cache copies performed | 1132system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 1133system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 1134system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked 1135system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked 1136system.cpu0.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 1137system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 1138system.cpu0.icache.fast_writes 0 # number of fast writes performed 1139system.cpu0.icache.cache_copies 0 # number of cache copies performed |
| 1125system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 539174 # number of ReadReq MSHR misses 1126system.cpu0.icache.ReadReq_mshr_misses::total 539174 # number of ReadReq MSHR misses 1127system.cpu0.icache.demand_mshr_misses::cpu0.inst 539174 # number of demand (read+write) MSHR misses 1128system.cpu0.icache.demand_mshr_misses::total 539174 # number of demand (read+write) MSHR misses 1129system.cpu0.icache.overall_mshr_misses::cpu0.inst 539174 # number of overall MSHR misses 1130system.cpu0.icache.overall_mshr_misses::total 539174 # number of overall MSHR misses 1131system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 6673548256 # number of ReadReq MSHR miss cycles 1132system.cpu0.icache.ReadReq_mshr_miss_latency::total 6673548256 # number of ReadReq MSHR miss cycles 1133system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 6673548256 # number of demand (read+write) MSHR miss cycles 1134system.cpu0.icache.demand_mshr_miss_latency::total 6673548256 # number of demand (read+write) MSHR miss cycles 1135system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 6673548256 # number of overall MSHR miss cycles 1136system.cpu0.icache.overall_mshr_miss_latency::total 6673548256 # number of overall MSHR miss cycles 1137system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.014083 # mshr miss rate for ReadReq accesses 1138system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.014083 # mshr miss rate for ReadReq accesses 1139system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.014083 # mshr miss rate for demand accesses 1140system.cpu0.icache.demand_mshr_miss_rate::total 0.014083 # mshr miss rate for demand accesses 1141system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.014083 # mshr miss rate for overall accesses 1142system.cpu0.icache.overall_mshr_miss_rate::total 0.014083 # mshr miss rate for overall accesses 1143system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12377.355466 # average ReadReq mshr miss latency 1144system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12377.355466 # average ReadReq mshr miss latency 1145system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12377.355466 # average overall mshr miss latency 1146system.cpu0.icache.demand_avg_mshr_miss_latency::total 12377.355466 # average overall mshr miss latency 1147system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12377.355466 # average overall mshr miss latency 1148system.cpu0.icache.overall_avg_mshr_miss_latency::total 12377.355466 # average overall mshr miss latency | 1140system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 703719 # number of ReadReq MSHR misses 1141system.cpu0.icache.ReadReq_mshr_misses::total 703719 # number of ReadReq MSHR misses 1142system.cpu0.icache.demand_mshr_misses::cpu0.inst 703719 # number of demand (read+write) MSHR misses 1143system.cpu0.icache.demand_mshr_misses::total 703719 # number of demand (read+write) MSHR misses 1144system.cpu0.icache.overall_mshr_misses::cpu0.inst 703719 # number of overall MSHR misses 1145system.cpu0.icache.overall_mshr_misses::total 703719 # number of overall MSHR misses 1146system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 8605152503 # number of ReadReq MSHR miss cycles 1147system.cpu0.icache.ReadReq_mshr_miss_latency::total 8605152503 # number of ReadReq MSHR miss cycles 1148system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 8605152503 # number of demand (read+write) MSHR miss cycles 1149system.cpu0.icache.demand_mshr_miss_latency::total 8605152503 # number of demand (read+write) MSHR miss cycles 1150system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 8605152503 # number of overall MSHR miss cycles 1151system.cpu0.icache.overall_mshr_miss_latency::total 8605152503 # number of overall MSHR miss cycles 1152system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.014619 # mshr miss rate for ReadReq accesses 1153system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.014619 # mshr miss rate for ReadReq accesses 1154system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.014619 # mshr miss rate for demand accesses 1155system.cpu0.icache.demand_mshr_miss_rate::total 0.014619 # mshr miss rate for demand accesses 1156system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.014619 # mshr miss rate for overall accesses 1157system.cpu0.icache.overall_mshr_miss_rate::total 0.014619 # mshr miss rate for overall accesses 1158system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12228.108809 # average ReadReq mshr miss latency 1159system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12228.108809 # average ReadReq mshr miss latency 1160system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12228.108809 # average overall mshr miss latency 1161system.cpu0.icache.demand_avg_mshr_miss_latency::total 12228.108809 # average overall mshr miss latency 1162system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12228.108809 # average overall mshr miss latency 1163system.cpu0.icache.overall_avg_mshr_miss_latency::total 12228.108809 # average overall mshr miss latency |
| 1149system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate | 1164system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate |
| 1150system.cpu0.dcache.tags.replacements 871192 # number of replacements 1151system.cpu0.dcache.tags.tagsinuse 481.742326 # Cycle average of tags in use 1152system.cpu0.dcache.tags.total_refs 9465806 # Total number of references to valid blocks. 1153system.cpu0.dcache.tags.sampled_refs 871704 # Sample count of references to valid blocks. 1154system.cpu0.dcache.tags.avg_refs 10.858968 # Average number of references to valid blocks. | 1165system.cpu0.dcache.tags.replacements 1191194 # number of replacements 1166system.cpu0.dcache.tags.tagsinuse 505.224955 # Cycle average of tags in use 1167system.cpu0.dcache.tags.total_refs 11513307 # Total number of references to valid blocks. 1168system.cpu0.dcache.tags.sampled_refs 1191706 # Sample count of references to valid blocks. 1169system.cpu0.dcache.tags.avg_refs 9.661197 # Average number of references to valid blocks. |
| 1155system.cpu0.dcache.tags.warmup_cycle 108210250 # Cycle when the warmup percentage was hit. | 1170system.cpu0.dcache.tags.warmup_cycle 108210250 # Cycle when the warmup percentage was hit. |
| 1156system.cpu0.dcache.tags.occ_blocks::cpu0.data 481.742326 # Average occupied blocks per requestor 1157system.cpu0.dcache.tags.occ_percent::cpu0.data 0.940903 # Average percentage of cache occupancy 1158system.cpu0.dcache.tags.occ_percent::total 0.940903 # Average percentage of cache occupancy | 1171system.cpu0.dcache.tags.occ_blocks::cpu0.data 505.224955 # Average occupied blocks per requestor 1172system.cpu0.dcache.tags.occ_percent::cpu0.data 0.986767 # Average percentage of cache occupancy 1173system.cpu0.dcache.tags.occ_percent::total 0.986767 # Average percentage of cache occupancy |
| 1159system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id | 1174system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id |
| 1160system.cpu0.dcache.tags.age_task_id_blocks_1024::0 125 # Occupied blocks per task id 1161system.cpu0.dcache.tags.age_task_id_blocks_1024::1 319 # Occupied blocks per task id 1162system.cpu0.dcache.tags.age_task_id_blocks_1024::2 68 # Occupied blocks per task id | 1175system.cpu0.dcache.tags.age_task_id_blocks_1024::0 123 # Occupied blocks per task id 1176system.cpu0.dcache.tags.age_task_id_blocks_1024::1 320 # Occupied blocks per task id 1177system.cpu0.dcache.tags.age_task_id_blocks_1024::2 69 # Occupied blocks per task id |
| 1163system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id | 1178system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id |
| 1164system.cpu0.dcache.tags.tag_accesses 42232679 # Number of tag accesses 1165system.cpu0.dcache.tags.data_accesses 42232679 # Number of data accesses 1166system.cpu0.dcache.ReadReq_hits::cpu0.data 5299779 # number of ReadReq hits 1167system.cpu0.dcache.ReadReq_hits::total 5299779 # number of ReadReq hits 1168system.cpu0.dcache.WriteReq_hits::cpu0.data 3905718 # number of WriteReq hits 1169system.cpu0.dcache.WriteReq_hits::total 3905718 # number of WriteReq hits 1170system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 124794 # number of LoadLockedReq hits 1171system.cpu0.dcache.LoadLockedReq_hits::total 124794 # number of LoadLockedReq hits 1172system.cpu0.dcache.StoreCondReq_hits::cpu0.data 131579 # number of StoreCondReq hits 1173system.cpu0.dcache.StoreCondReq_hits::total 131579 # number of StoreCondReq hits 1174system.cpu0.dcache.demand_hits::cpu0.data 9205497 # number of demand (read+write) hits 1175system.cpu0.dcache.demand_hits::total 9205497 # number of demand (read+write) hits 1176system.cpu0.dcache.overall_hits::cpu0.data 9205497 # number of overall hits 1177system.cpu0.dcache.overall_hits::total 9205497 # number of overall hits 1178system.cpu0.dcache.ReadReq_misses::cpu0.data 645318 # number of ReadReq misses 1179system.cpu0.dcache.ReadReq_misses::total 645318 # number of ReadReq misses 1180system.cpu0.dcache.WriteReq_misses::cpu0.data 224183 # number of WriteReq misses 1181system.cpu0.dcache.WriteReq_misses::total 224183 # number of WriteReq misses 1182system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 7829 # number of LoadLockedReq misses 1183system.cpu0.dcache.LoadLockedReq_misses::total 7829 # number of LoadLockedReq misses 1184system.cpu0.dcache.StoreCondReq_misses::cpu0.data 497 # number of StoreCondReq misses 1185system.cpu0.dcache.StoreCondReq_misses::total 497 # number of StoreCondReq misses 1186system.cpu0.dcache.demand_misses::cpu0.data 869501 # number of demand (read+write) misses 1187system.cpu0.dcache.demand_misses::total 869501 # number of demand (read+write) misses 1188system.cpu0.dcache.overall_misses::cpu0.data 869501 # number of overall misses 1189system.cpu0.dcache.overall_misses::total 869501 # number of overall misses 1190system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 23374202500 # number of ReadReq miss cycles 1191system.cpu0.dcache.ReadReq_miss_latency::total 23374202500 # number of ReadReq miss cycles 1192system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 9262527483 # number of WriteReq miss cycles 1193system.cpu0.dcache.WriteReq_miss_latency::total 9262527483 # number of WriteReq miss cycles 1194system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 102834500 # number of LoadLockedReq miss cycles 1195system.cpu0.dcache.LoadLockedReq_miss_latency::total 102834500 # number of LoadLockedReq miss cycles 1196system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 3584562 # number of StoreCondReq miss cycles 1197system.cpu0.dcache.StoreCondReq_miss_latency::total 3584562 # number of StoreCondReq miss cycles 1198system.cpu0.dcache.demand_miss_latency::cpu0.data 32636729983 # number of demand (read+write) miss cycles 1199system.cpu0.dcache.demand_miss_latency::total 32636729983 # number of demand (read+write) miss cycles 1200system.cpu0.dcache.overall_miss_latency::cpu0.data 32636729983 # number of overall miss cycles 1201system.cpu0.dcache.overall_miss_latency::total 32636729983 # number of overall miss cycles 1202system.cpu0.dcache.ReadReq_accesses::cpu0.data 5945097 # number of ReadReq accesses(hits+misses) 1203system.cpu0.dcache.ReadReq_accesses::total 5945097 # number of ReadReq accesses(hits+misses) 1204system.cpu0.dcache.WriteReq_accesses::cpu0.data 4129901 # number of WriteReq accesses(hits+misses) 1205system.cpu0.dcache.WriteReq_accesses::total 4129901 # number of WriteReq accesses(hits+misses) 1206system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 132623 # number of LoadLockedReq accesses(hits+misses) 1207system.cpu0.dcache.LoadLockedReq_accesses::total 132623 # number of LoadLockedReq accesses(hits+misses) 1208system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 132076 # number of StoreCondReq accesses(hits+misses) 1209system.cpu0.dcache.StoreCondReq_accesses::total 132076 # number of StoreCondReq accesses(hits+misses) 1210system.cpu0.dcache.demand_accesses::cpu0.data 10074998 # number of demand (read+write) accesses 1211system.cpu0.dcache.demand_accesses::total 10074998 # number of demand (read+write) accesses 1212system.cpu0.dcache.overall_accesses::cpu0.data 10074998 # number of overall (read+write) accesses 1213system.cpu0.dcache.overall_accesses::total 10074998 # number of overall (read+write) accesses 1214system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.108546 # miss rate for ReadReq accesses 1215system.cpu0.dcache.ReadReq_miss_rate::total 0.108546 # miss rate for ReadReq accesses 1216system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.054283 # miss rate for WriteReq accesses 1217system.cpu0.dcache.WriteReq_miss_rate::total 0.054283 # miss rate for WriteReq accesses 1218system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.059032 # miss rate for LoadLockedReq accesses 1219system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.059032 # miss rate for LoadLockedReq accesses 1220system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.003763 # miss rate for StoreCondReq accesses 1221system.cpu0.dcache.StoreCondReq_miss_rate::total 0.003763 # miss rate for StoreCondReq accesses 1222system.cpu0.dcache.demand_miss_rate::cpu0.data 0.086303 # miss rate for demand accesses 1223system.cpu0.dcache.demand_miss_rate::total 0.086303 # miss rate for demand accesses 1224system.cpu0.dcache.overall_miss_rate::cpu0.data 0.086303 # miss rate for overall accesses 1225system.cpu0.dcache.overall_miss_rate::total 0.086303 # miss rate for overall accesses 1226system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 36221.215742 # average ReadReq miss latency 1227system.cpu0.dcache.ReadReq_avg_miss_latency::total 36221.215742 # average ReadReq miss latency 1228system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 41316.814758 # average WriteReq miss latency 1229system.cpu0.dcache.WriteReq_avg_miss_latency::total 41316.814758 # average WriteReq miss latency 1230system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 13135.074722 # average LoadLockedReq miss latency 1231system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13135.074722 # average LoadLockedReq miss latency 1232system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 7212.398390 # average StoreCondReq miss latency 1233system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 7212.398390 # average StoreCondReq miss latency 1234system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 37535.011441 # average overall miss latency 1235system.cpu0.dcache.demand_avg_miss_latency::total 37535.011441 # average overall miss latency 1236system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 37535.011441 # average overall miss latency 1237system.cpu0.dcache.overall_avg_miss_latency::total 37535.011441 # average overall miss latency | 1179system.cpu0.dcache.tags.tag_accesses 52084143 # Number of tag accesses 1180system.cpu0.dcache.tags.data_accesses 52084143 # Number of data accesses 1181system.cpu0.dcache.ReadReq_hits::cpu0.data 6477469 # number of ReadReq hits 1182system.cpu0.dcache.ReadReq_hits::total 6477469 # number of ReadReq hits 1183system.cpu0.dcache.WriteReq_hits::cpu0.data 4731394 # number of WriteReq hits 1184system.cpu0.dcache.WriteReq_hits::total 4731394 # number of WriteReq hits 1185system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 141563 # number of LoadLockedReq hits 1186system.cpu0.dcache.LoadLockedReq_hits::total 141563 # number of LoadLockedReq hits 1187system.cpu0.dcache.StoreCondReq_hits::cpu0.data 149256 # number of StoreCondReq hits 1188system.cpu0.dcache.StoreCondReq_hits::total 149256 # number of StoreCondReq hits 1189system.cpu0.dcache.demand_hits::cpu0.data 11208863 # number of demand (read+write) hits 1190system.cpu0.dcache.demand_hits::total 11208863 # number of demand (read+write) hits 1191system.cpu0.dcache.overall_hits::cpu0.data 11208863 # number of overall hits 1192system.cpu0.dcache.overall_hits::total 11208863 # number of overall hits 1193system.cpu0.dcache.ReadReq_misses::cpu0.data 942620 # number of ReadReq misses 1194system.cpu0.dcache.ReadReq_misses::total 942620 # number of ReadReq misses 1195system.cpu0.dcache.WriteReq_misses::cpu0.data 258040 # number of WriteReq misses 1196system.cpu0.dcache.WriteReq_misses::total 258040 # number of WriteReq misses 1197system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 13696 # number of LoadLockedReq misses 1198system.cpu0.dcache.LoadLockedReq_misses::total 13696 # number of LoadLockedReq misses 1199system.cpu0.dcache.StoreCondReq_misses::cpu0.data 5452 # number of StoreCondReq misses 1200system.cpu0.dcache.StoreCondReq_misses::total 5452 # number of StoreCondReq misses 1201system.cpu0.dcache.demand_misses::cpu0.data 1200660 # number of demand (read+write) misses 1202system.cpu0.dcache.demand_misses::total 1200660 # number of demand (read+write) misses 1203system.cpu0.dcache.overall_misses::cpu0.data 1200660 # number of overall misses 1204system.cpu0.dcache.overall_misses::total 1200660 # number of overall misses 1205system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 27232981250 # number of ReadReq miss cycles 1206system.cpu0.dcache.ReadReq_miss_latency::total 27232981250 # number of ReadReq miss cycles 1207system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 10355566942 # number of WriteReq miss cycles 1208system.cpu0.dcache.WriteReq_miss_latency::total 10355566942 # number of WriteReq miss cycles 1209system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 149859500 # number of LoadLockedReq miss cycles 1210system.cpu0.dcache.LoadLockedReq_miss_latency::total 149859500 # number of LoadLockedReq miss cycles 1211system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 42011389 # number of StoreCondReq miss cycles 1212system.cpu0.dcache.StoreCondReq_miss_latency::total 42011389 # number of StoreCondReq miss cycles 1213system.cpu0.dcache.demand_miss_latency::cpu0.data 37588548192 # number of demand (read+write) miss cycles 1214system.cpu0.dcache.demand_miss_latency::total 37588548192 # number of demand (read+write) miss cycles 1215system.cpu0.dcache.overall_miss_latency::cpu0.data 37588548192 # number of overall miss cycles 1216system.cpu0.dcache.overall_miss_latency::total 37588548192 # number of overall miss cycles 1217system.cpu0.dcache.ReadReq_accesses::cpu0.data 7420089 # number of ReadReq accesses(hits+misses) 1218system.cpu0.dcache.ReadReq_accesses::total 7420089 # number of ReadReq accesses(hits+misses) 1219system.cpu0.dcache.WriteReq_accesses::cpu0.data 4989434 # number of WriteReq accesses(hits+misses) 1220system.cpu0.dcache.WriteReq_accesses::total 4989434 # number of WriteReq accesses(hits+misses) 1221system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 155259 # number of LoadLockedReq accesses(hits+misses) 1222system.cpu0.dcache.LoadLockedReq_accesses::total 155259 # number of LoadLockedReq accesses(hits+misses) 1223system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 154708 # number of StoreCondReq accesses(hits+misses) 1224system.cpu0.dcache.StoreCondReq_accesses::total 154708 # number of StoreCondReq accesses(hits+misses) 1225system.cpu0.dcache.demand_accesses::cpu0.data 12409523 # number of demand (read+write) accesses 1226system.cpu0.dcache.demand_accesses::total 12409523 # number of demand (read+write) accesses 1227system.cpu0.dcache.overall_accesses::cpu0.data 12409523 # number of overall (read+write) accesses 1228system.cpu0.dcache.overall_accesses::total 12409523 # number of overall (read+write) accesses 1229system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.127036 # miss rate for ReadReq accesses 1230system.cpu0.dcache.ReadReq_miss_rate::total 0.127036 # miss rate for ReadReq accesses 1231system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.051717 # miss rate for WriteReq accesses 1232system.cpu0.dcache.WriteReq_miss_rate::total 0.051717 # miss rate for WriteReq accesses 1233system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.088214 # miss rate for LoadLockedReq accesses 1234system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.088214 # miss rate for LoadLockedReq accesses 1235system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.035241 # miss rate for StoreCondReq accesses 1236system.cpu0.dcache.StoreCondReq_miss_rate::total 0.035241 # miss rate for StoreCondReq accesses 1237system.cpu0.dcache.demand_miss_rate::cpu0.data 0.096753 # miss rate for demand accesses 1238system.cpu0.dcache.demand_miss_rate::total 0.096753 # miss rate for demand accesses 1239system.cpu0.dcache.overall_miss_rate::cpu0.data 0.096753 # miss rate for overall accesses 1240system.cpu0.dcache.overall_miss_rate::total 0.096753 # miss rate for overall accesses 1241system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 28890.731419 # average ReadReq miss latency 1242system.cpu0.dcache.ReadReq_avg_miss_latency::total 28890.731419 # average ReadReq miss latency 1243system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 40131.634406 # average WriteReq miss latency 1244system.cpu0.dcache.WriteReq_avg_miss_latency::total 40131.634406 # average WriteReq miss latency 1245system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 10941.844334 # average LoadLockedReq miss latency 1246system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10941.844334 # average LoadLockedReq miss latency 1247system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 7705.683969 # average StoreCondReq miss latency 1248system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 7705.683969 # average StoreCondReq miss latency 1249system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 31306.571546 # average overall miss latency 1250system.cpu0.dcache.demand_avg_miss_latency::total 31306.571546 # average overall miss latency 1251system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 31306.571546 # average overall miss latency 1252system.cpu0.dcache.overall_avg_miss_latency::total 31306.571546 # average overall miss latency |
| 1238system.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 1239system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 1240system.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 1241system.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked 1242system.cpu0.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 1243system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 1244system.cpu0.dcache.fast_writes 0 # number of fast writes performed 1245system.cpu0.dcache.cache_copies 0 # number of cache copies performed | 1253system.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 1254system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 1255system.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 1256system.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked 1257system.cpu0.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 1258system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 1259system.cpu0.dcache.fast_writes 0 # number of fast writes performed 1260system.cpu0.dcache.cache_copies 0 # number of cache copies performed |
| 1246system.cpu0.dcache.writebacks::writebacks 405151 # number of writebacks 1247system.cpu0.dcache.writebacks::total 405151 # number of writebacks 1248system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 645318 # number of ReadReq MSHR misses 1249system.cpu0.dcache.ReadReq_mshr_misses::total 645318 # number of ReadReq MSHR misses 1250system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 224183 # number of WriteReq MSHR misses 1251system.cpu0.dcache.WriteReq_mshr_misses::total 224183 # number of WriteReq MSHR misses 1252system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 7829 # number of LoadLockedReq MSHR misses 1253system.cpu0.dcache.LoadLockedReq_mshr_misses::total 7829 # number of LoadLockedReq MSHR misses 1254system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 497 # number of StoreCondReq MSHR misses 1255system.cpu0.dcache.StoreCondReq_mshr_misses::total 497 # number of StoreCondReq MSHR misses 1256system.cpu0.dcache.demand_mshr_misses::cpu0.data 869501 # number of demand (read+write) MSHR misses 1257system.cpu0.dcache.demand_mshr_misses::total 869501 # number of demand (read+write) MSHR misses 1258system.cpu0.dcache.overall_mshr_misses::cpu0.data 869501 # number of overall MSHR misses 1259system.cpu0.dcache.overall_mshr_misses::total 869501 # number of overall MSHR misses 1260system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 21958327500 # number of ReadReq MSHR miss cycles 1261system.cpu0.dcache.ReadReq_mshr_miss_latency::total 21958327500 # number of ReadReq MSHR miss cycles 1262system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 8765186517 # number of WriteReq MSHR miss cycles 1263system.cpu0.dcache.WriteReq_mshr_miss_latency::total 8765186517 # number of WriteReq MSHR miss cycles 1264system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 87163500 # number of LoadLockedReq MSHR miss cycles 1265system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 87163500 # number of LoadLockedReq MSHR miss cycles 1266system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 2590438 # number of StoreCondReq MSHR miss cycles 1267system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 2590438 # number of StoreCondReq MSHR miss cycles 1268system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 30723514017 # number of demand (read+write) MSHR miss cycles 1269system.cpu0.dcache.demand_mshr_miss_latency::total 30723514017 # number of demand (read+write) MSHR miss cycles 1270system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 30723514017 # number of overall MSHR miss cycles 1271system.cpu0.dcache.overall_mshr_miss_latency::total 30723514017 # number of overall MSHR miss cycles 1272system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 1004927000 # number of ReadReq MSHR uncacheable cycles 1273system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 1004927000 # number of ReadReq MSHR uncacheable cycles 1274system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 1718158000 # number of WriteReq MSHR uncacheable cycles 1275system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 1718158000 # number of WriteReq MSHR uncacheable cycles 1276system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 2723085000 # number of overall MSHR uncacheable cycles 1277system.cpu0.dcache.overall_mshr_uncacheable_latency::total 2723085000 # number of overall MSHR uncacheable cycles 1278system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.108546 # mshr miss rate for ReadReq accesses 1279system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.108546 # mshr miss rate for ReadReq accesses 1280system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.054283 # mshr miss rate for WriteReq accesses 1281system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.054283 # mshr miss rate for WriteReq accesses 1282system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.059032 # mshr miss rate for LoadLockedReq accesses 1283system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.059032 # mshr miss rate for LoadLockedReq accesses 1284system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.003763 # mshr miss rate for StoreCondReq accesses 1285system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.003763 # mshr miss rate for StoreCondReq accesses 1286system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.086303 # mshr miss rate for demand accesses 1287system.cpu0.dcache.demand_mshr_miss_rate::total 0.086303 # mshr miss rate for demand accesses 1288system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.086303 # mshr miss rate for overall accesses 1289system.cpu0.dcache.overall_mshr_miss_rate::total 0.086303 # mshr miss rate for overall accesses 1290system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 34027.142432 # average ReadReq mshr miss latency 1291system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 34027.142432 # average ReadReq mshr miss latency 1292system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 39098.354991 # average WriteReq mshr miss latency 1293system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 39098.354991 # average WriteReq mshr miss latency 1294system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 11133.414229 # average LoadLockedReq mshr miss latency 1295system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11133.414229 # average LoadLockedReq mshr miss latency 1296system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 5212.148893 # average StoreCondReq mshr miss latency 1297system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 5212.148893 # average StoreCondReq mshr miss latency 1298system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 35334.650583 # average overall mshr miss latency 1299system.cpu0.dcache.demand_avg_mshr_miss_latency::total 35334.650583 # average overall mshr miss latency 1300system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 35334.650583 # average overall mshr miss latency 1301system.cpu0.dcache.overall_avg_mshr_miss_latency::total 35334.650583 # average overall mshr miss latency | 1261system.cpu0.dcache.writebacks::writebacks 686359 # number of writebacks 1262system.cpu0.dcache.writebacks::total 686359 # number of writebacks 1263system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 942620 # number of ReadReq MSHR misses 1264system.cpu0.dcache.ReadReq_mshr_misses::total 942620 # number of ReadReq MSHR misses 1265system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 258040 # number of WriteReq MSHR misses 1266system.cpu0.dcache.WriteReq_mshr_misses::total 258040 # number of WriteReq MSHR misses 1267system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 13696 # number of LoadLockedReq MSHR misses 1268system.cpu0.dcache.LoadLockedReq_mshr_misses::total 13696 # number of LoadLockedReq MSHR misses 1269system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 5452 # number of StoreCondReq MSHR misses 1270system.cpu0.dcache.StoreCondReq_mshr_misses::total 5452 # number of StoreCondReq MSHR misses 1271system.cpu0.dcache.demand_mshr_misses::cpu0.data 1200660 # number of demand (read+write) MSHR misses 1272system.cpu0.dcache.demand_mshr_misses::total 1200660 # number of demand (read+write) MSHR misses 1273system.cpu0.dcache.overall_mshr_misses::cpu0.data 1200660 # number of overall MSHR misses 1274system.cpu0.dcache.overall_mshr_misses::total 1200660 # number of overall MSHR misses 1275system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 25222171750 # number of ReadReq MSHR miss cycles 1276system.cpu0.dcache.ReadReq_mshr_miss_latency::total 25222171750 # number of ReadReq MSHR miss cycles 1277system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 9786377058 # number of WriteReq MSHR miss cycles 1278system.cpu0.dcache.WriteReq_mshr_miss_latency::total 9786377058 # number of WriteReq MSHR miss cycles 1279system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 122453500 # number of LoadLockedReq MSHR miss cycles 1280system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 122453500 # number of LoadLockedReq MSHR miss cycles 1281system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 31105611 # number of StoreCondReq MSHR miss cycles 1282system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 31105611 # number of StoreCondReq MSHR miss cycles 1283system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 35008548808 # number of demand (read+write) MSHR miss cycles 1284system.cpu0.dcache.demand_mshr_miss_latency::total 35008548808 # number of demand (read+write) MSHR miss cycles 1285system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 35008548808 # number of overall MSHR miss cycles 1286system.cpu0.dcache.overall_mshr_miss_latency::total 35008548808 # number of overall MSHR miss cycles 1287system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 1465625500 # number of ReadReq MSHR uncacheable cycles 1288system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 1465625500 # number of ReadReq MSHR uncacheable cycles 1289system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 2277904000 # number of WriteReq MSHR uncacheable cycles 1290system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 2277904000 # number of WriteReq MSHR uncacheable cycles 1291system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 3743529500 # number of overall MSHR uncacheable cycles 1292system.cpu0.dcache.overall_mshr_uncacheable_latency::total 3743529500 # number of overall MSHR uncacheable cycles 1293system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.127036 # mshr miss rate for ReadReq accesses 1294system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.127036 # mshr miss rate for ReadReq accesses 1295system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.051717 # mshr miss rate for WriteReq accesses 1296system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.051717 # mshr miss rate for WriteReq accesses 1297system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.088214 # mshr miss rate for LoadLockedReq accesses 1298system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.088214 # mshr miss rate for LoadLockedReq accesses 1299system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.035241 # mshr miss rate for StoreCondReq accesses 1300system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.035241 # mshr miss rate for StoreCondReq accesses 1301system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.096753 # mshr miss rate for demand accesses 1302system.cpu0.dcache.demand_mshr_miss_rate::total 0.096753 # mshr miss rate for demand accesses 1303system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.096753 # mshr miss rate for overall accesses 1304system.cpu0.dcache.overall_mshr_miss_rate::total 0.096753 # mshr miss rate for overall accesses 1305system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 26757.518141 # average ReadReq mshr miss latency 1306system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26757.518141 # average ReadReq mshr miss latency 1307system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 37925.814052 # average WriteReq mshr miss latency 1308system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37925.814052 # average WriteReq mshr miss latency 1309system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 8940.822138 # average LoadLockedReq mshr miss latency 1310system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 8940.822138 # average LoadLockedReq mshr miss latency 1311system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 5705.357850 # average StoreCondReq mshr miss latency 1312system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 5705.357850 # average StoreCondReq mshr miss latency 1313system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 29157.753909 # average overall mshr miss latency 1314system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29157.753909 # average overall mshr miss latency 1315system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 29157.753909 # average overall mshr miss latency 1316system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29157.753909 # average overall mshr miss latency |
| 1302system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency 1303system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 1304system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency 1305system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency 1306system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency 1307system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 1308system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 1309system.cpu1.dtb.fetch_hits 0 # ITB hits 1310system.cpu1.dtb.fetch_misses 0 # ITB misses 1311system.cpu1.dtb.fetch_acv 0 # ITB acv 1312system.cpu1.dtb.fetch_accesses 0 # ITB accesses | 1317system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency 1318system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 1319system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency 1320system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency 1321system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency 1322system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 1323system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 1324system.cpu1.dtb.fetch_hits 0 # ITB hits 1325system.cpu1.dtb.fetch_misses 0 # ITB misses 1326system.cpu1.dtb.fetch_acv 0 # ITB acv 1327system.cpu1.dtb.fetch_accesses 0 # ITB accesses |
| 1313system.cpu1.dtb.read_hits 3617054 # DTB read hits | 1328system.cpu1.dtb.read_hits 2348280 # DTB read hits |
| 1314system.cpu1.dtb.read_misses 2620 # DTB read misses 1315system.cpu1.dtb.read_acv 0 # DTB read access violations 1316system.cpu1.dtb.read_accesses 205337 # DTB read accesses | 1329system.cpu1.dtb.read_misses 2620 # DTB read misses 1330system.cpu1.dtb.read_acv 0 # DTB read access violations 1331system.cpu1.dtb.read_accesses 205337 # DTB read accesses |
| 1317system.cpu1.dtb.write_hits 2433875 # DTB write hits | 1332system.cpu1.dtb.write_hits 1676993 # DTB write hits |
| 1318system.cpu1.dtb.write_misses 235 # DTB write misses 1319system.cpu1.dtb.write_acv 24 # DTB write access violations 1320system.cpu1.dtb.write_accesses 89739 # DTB write accesses | 1333system.cpu1.dtb.write_misses 235 # DTB write misses 1334system.cpu1.dtb.write_acv 24 # DTB write access violations 1335system.cpu1.dtb.write_accesses 89739 # DTB write accesses |
| 1321system.cpu1.dtb.data_hits 6050929 # DTB hits | 1336system.cpu1.dtb.data_hits 4025273 # DTB hits |
| 1322system.cpu1.dtb.data_misses 2855 # DTB misses 1323system.cpu1.dtb.data_acv 24 # DTB access violations 1324system.cpu1.dtb.data_accesses 295076 # DTB accesses | 1337system.cpu1.dtb.data_misses 2855 # DTB misses 1338system.cpu1.dtb.data_acv 24 # DTB access violations 1339system.cpu1.dtb.data_accesses 295076 # DTB accesses |
| 1325system.cpu1.itb.fetch_hits 1988100 # ITB hits | 1340system.cpu1.itb.fetch_hits 1801078 # ITB hits |
| 1326system.cpu1.itb.fetch_misses 1064 # ITB misses 1327system.cpu1.itb.fetch_acv 0 # ITB acv | 1341system.cpu1.itb.fetch_misses 1064 # ITB misses 1342system.cpu1.itb.fetch_acv 0 # ITB acv |
| 1328system.cpu1.itb.fetch_accesses 1989164 # ITB accesses | 1343system.cpu1.itb.fetch_accesses 1802142 # ITB accesses |
| 1329system.cpu1.itb.read_hits 0 # DTB read hits 1330system.cpu1.itb.read_misses 0 # DTB read misses 1331system.cpu1.itb.read_acv 0 # DTB read access violations 1332system.cpu1.itb.read_accesses 0 # DTB read accesses 1333system.cpu1.itb.write_hits 0 # DTB write hits 1334system.cpu1.itb.write_misses 0 # DTB write misses 1335system.cpu1.itb.write_acv 0 # DTB write access violations 1336system.cpu1.itb.write_accesses 0 # DTB write accesses 1337system.cpu1.itb.data_hits 0 # DTB hits 1338system.cpu1.itb.data_misses 0 # DTB misses 1339system.cpu1.itb.data_acv 0 # DTB access violations 1340system.cpu1.itb.data_accesses 0 # DTB accesses | 1344system.cpu1.itb.read_hits 0 # DTB read hits 1345system.cpu1.itb.read_misses 0 # DTB read misses 1346system.cpu1.itb.read_acv 0 # DTB read access violations 1347system.cpu1.itb.read_accesses 0 # DTB read accesses 1348system.cpu1.itb.write_hits 0 # DTB write hits 1349system.cpu1.itb.write_misses 0 # DTB write misses 1350system.cpu1.itb.write_acv 0 # DTB write access violations 1351system.cpu1.itb.write_accesses 0 # DTB write accesses 1352system.cpu1.itb.data_hits 0 # DTB hits 1353system.cpu1.itb.data_misses 0 # DTB misses 1354system.cpu1.itb.data_acv 0 # DTB access violations 1355system.cpu1.itb.data_accesses 0 # DTB accesses |
| 1341system.cpu1.numCycles 3923841470 # number of cpu cycles simulated | 1356system.cpu1.numCycles 3921880878 # number of cpu cycles simulated |
| 1342system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started 1343system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed | 1357system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started 1358system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed |
| 1344system.cpu1.committedInsts 21095754 # Number of instructions committed 1345system.cpu1.committedOps 21095754 # Number of ops (including micro ops) committed 1346system.cpu1.num_int_alu_accesses 19410964 # Number of integer alu accesses 1347system.cpu1.num_fp_alu_accesses 175175 # Number of float alu accesses 1348system.cpu1.num_func_calls 648514 # number of times a function call or return occured 1349system.cpu1.num_conditional_control_insts 2286581 # number of instructions that are conditional controls 1350system.cpu1.num_int_insts 19410964 # number of integer instructions 1351system.cpu1.num_fp_insts 175175 # number of float instructions 1352system.cpu1.num_int_register_reads 26520307 # number of times the integer registers were read 1353system.cpu1.num_int_register_writes 14289908 # number of times the integer registers were written 1354system.cpu1.num_fp_register_reads 90745 # number of times the floating registers were read 1355system.cpu1.num_fp_register_writes 92744 # number of times the floating registers were written 1356system.cpu1.num_mem_refs 6073169 # number of memory refs 1357system.cpu1.num_load_insts 3630901 # Number of load instructions 1358system.cpu1.num_store_insts 2442268 # Number of store instructions 1359system.cpu1.num_idle_cycles 3837673362.965370 # Number of idle cycles 1360system.cpu1.num_busy_cycles 86168107.034630 # Number of busy cycles 1361system.cpu1.not_idle_fraction 0.021960 # Percentage of non-idle cycles 1362system.cpu1.idle_fraction 0.978040 # Percentage of idle cycles 1363system.cpu1.Branches 3165037 # Number of branches fetched 1364system.cpu1.op_class::No_OpClass 1250062 5.92% 5.92% # Class of executed instruction 1365system.cpu1.op_class::IntAlu 13186802 62.50% 68.43% # Class of executed instruction 1366system.cpu1.op_class::IntMult 30198 0.14% 68.57% # Class of executed instruction 1367system.cpu1.op_class::IntDiv 0 0.00% 68.57% # Class of executed instruction 1368system.cpu1.op_class::FloatAdd 13644 0.06% 68.63% # Class of executed instruction 1369system.cpu1.op_class::FloatCmp 0 0.00% 68.63% # Class of executed instruction 1370system.cpu1.op_class::FloatCvt 0 0.00% 68.63% # Class of executed instruction 1371system.cpu1.op_class::FloatMult 0 0.00% 68.63% # Class of executed instruction 1372system.cpu1.op_class::FloatDiv 1759 0.01% 68.64% # Class of executed instruction 1373system.cpu1.op_class::FloatSqrt 0 0.00% 68.64% # Class of executed instruction 1374system.cpu1.op_class::SimdAdd 0 0.00% 68.64% # Class of executed instruction 1375system.cpu1.op_class::SimdAddAcc 0 0.00% 68.64% # Class of executed instruction 1376system.cpu1.op_class::SimdAlu 0 0.00% 68.64% # Class of executed instruction 1377system.cpu1.op_class::SimdCmp 0 0.00% 68.64% # Class of executed instruction 1378system.cpu1.op_class::SimdCvt 0 0.00% 68.64% # Class of executed instruction 1379system.cpu1.op_class::SimdMisc 0 0.00% 68.64% # Class of executed instruction 1380system.cpu1.op_class::SimdMult 0 0.00% 68.64% # Class of executed instruction 1381system.cpu1.op_class::SimdMultAcc 0 0.00% 68.64% # Class of executed instruction 1382system.cpu1.op_class::SimdShift 0 0.00% 68.64% # Class of executed instruction 1383system.cpu1.op_class::SimdShiftAcc 0 0.00% 68.64% # Class of executed instruction 1384system.cpu1.op_class::SimdSqrt 0 0.00% 68.64% # Class of executed instruction 1385system.cpu1.op_class::SimdFloatAdd 0 0.00% 68.64% # Class of executed instruction 1386system.cpu1.op_class::SimdFloatAlu 0 0.00% 68.64% # Class of executed instruction 1387system.cpu1.op_class::SimdFloatCmp 0 0.00% 68.64% # Class of executed instruction 1388system.cpu1.op_class::SimdFloatCvt 0 0.00% 68.64% # Class of executed instruction 1389system.cpu1.op_class::SimdFloatDiv 0 0.00% 68.64% # Class of executed instruction 1390system.cpu1.op_class::SimdFloatMisc 0 0.00% 68.64% # Class of executed instruction 1391system.cpu1.op_class::SimdFloatMult 0 0.00% 68.64% # Class of executed instruction 1392system.cpu1.op_class::SimdFloatMultAcc 0 0.00% 68.64% # Class of executed instruction 1393system.cpu1.op_class::SimdFloatSqrt 0 0.00% 68.64% # Class of executed instruction 1394system.cpu1.op_class::MemRead 3726078 17.66% 86.30% # Class of executed instruction 1395system.cpu1.op_class::MemWrite 2443288 11.58% 97.88% # Class of executed instruction 1396system.cpu1.op_class::IprAccess 446802 2.12% 100.00% # Class of executed instruction | 1359system.cpu1.committedInsts 12764610 # Number of instructions committed 1360system.cpu1.committedOps 12764610 # Number of ops (including micro ops) committed 1361system.cpu1.num_int_alu_accesses 11762987 # Number of integer alu accesses 1362system.cpu1.num_fp_alu_accesses 170364 # Number of float alu accesses 1363system.cpu1.num_func_calls 404048 # number of times a function call or return occured 1364system.cpu1.num_conditional_control_insts 1265459 # number of instructions that are conditional controls 1365system.cpu1.num_int_insts 11762987 # number of integer instructions 1366system.cpu1.num_fp_insts 170364 # number of float instructions 1367system.cpu1.num_int_register_reads 16177090 # number of times the integer registers were read 1368system.cpu1.num_int_register_writes 8656212 # number of times the integer registers were written 1369system.cpu1.num_fp_register_reads 88600 # number of times the floating registers were read 1370system.cpu1.num_fp_register_writes 90534 # number of times the floating registers were written 1371system.cpu1.num_mem_refs 4047820 # number of memory refs 1372system.cpu1.num_load_insts 2361802 # Number of load instructions 1373system.cpu1.num_store_insts 1686018 # Number of store instructions 1374system.cpu1.num_idle_cycles 3873240792.459649 # Number of idle cycles 1375system.cpu1.num_busy_cycles 48640085.540351 # Number of busy cycles 1376system.cpu1.not_idle_fraction 0.012402 # Percentage of non-idle cycles 1377system.cpu1.idle_fraction 0.987598 # Percentage of idle cycles 1378system.cpu1.Branches 1821460 # Number of branches fetched 1379system.cpu1.op_class::No_OpClass 690637 5.41% 5.41% # Class of executed instruction 1380system.cpu1.op_class::IntAlu 7566798 59.27% 64.68% # Class of executed instruction 1381system.cpu1.op_class::IntMult 21839 0.17% 64.85% # Class of executed instruction 1382system.cpu1.op_class::IntDiv 0 0.00% 64.85% # Class of executed instruction 1383system.cpu1.op_class::FloatAdd 13058 0.10% 64.95% # Class of executed instruction 1384system.cpu1.op_class::FloatCmp 0 0.00% 64.95% # Class of executed instruction 1385system.cpu1.op_class::FloatCvt 0 0.00% 64.95% # Class of executed instruction 1386system.cpu1.op_class::FloatMult 0 0.00% 64.95% # Class of executed instruction 1387system.cpu1.op_class::FloatDiv 1759 0.01% 64.96% # Class of executed instruction 1388system.cpu1.op_class::FloatSqrt 0 0.00% 64.96% # Class of executed instruction 1389system.cpu1.op_class::SimdAdd 0 0.00% 64.96% # Class of executed instruction 1390system.cpu1.op_class::SimdAddAcc 0 0.00% 64.96% # Class of executed instruction 1391system.cpu1.op_class::SimdAlu 0 0.00% 64.96% # Class of executed instruction 1392system.cpu1.op_class::SimdCmp 0 0.00% 64.96% # Class of executed instruction 1393system.cpu1.op_class::SimdCvt 0 0.00% 64.96% # Class of executed instruction 1394system.cpu1.op_class::SimdMisc 0 0.00% 64.96% # Class of executed instruction 1395system.cpu1.op_class::SimdMult 0 0.00% 64.96% # Class of executed instruction 1396system.cpu1.op_class::SimdMultAcc 0 0.00% 64.96% # Class of executed instruction 1397system.cpu1.op_class::SimdShift 0 0.00% 64.96% # Class of executed instruction 1398system.cpu1.op_class::SimdShiftAcc 0 0.00% 64.96% # Class of executed instruction 1399system.cpu1.op_class::SimdSqrt 0 0.00% 64.96% # Class of executed instruction 1400system.cpu1.op_class::SimdFloatAdd 0 0.00% 64.96% # Class of executed instruction 1401system.cpu1.op_class::SimdFloatAlu 0 0.00% 64.96% # Class of executed instruction 1402system.cpu1.op_class::SimdFloatCmp 0 0.00% 64.96% # Class of executed instruction 1403system.cpu1.op_class::SimdFloatCvt 0 0.00% 64.96% # Class of executed instruction 1404system.cpu1.op_class::SimdFloatDiv 0 0.00% 64.96% # Class of executed instruction 1405system.cpu1.op_class::SimdFloatMisc 0 0.00% 64.96% # Class of executed instruction 1406system.cpu1.op_class::SimdFloatMult 0 0.00% 64.96% # Class of executed instruction 1407system.cpu1.op_class::SimdFloatMultAcc 0 0.00% 64.96% # Class of executed instruction 1408system.cpu1.op_class::SimdFloatSqrt 0 0.00% 64.96% # Class of executed instruction 1409system.cpu1.op_class::MemRead 2432293 19.05% 84.01% # Class of executed instruction 1410system.cpu1.op_class::MemWrite 1686990 13.21% 97.23% # Class of executed instruction 1411system.cpu1.op_class::IprAccess 354115 2.77% 100.00% # Class of executed instruction |
| 1397system.cpu1.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction | 1412system.cpu1.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction |
| 1398system.cpu1.op_class::total 21098633 # Class of executed instruction | 1413system.cpu1.op_class::total 12767489 # Class of executed instruction |
| 1399system.cpu1.kern.inst.arm 0 # number of arm instructions executed | 1414system.cpu1.kern.inst.arm 0 # number of arm instructions executed |
| 1400system.cpu1.kern.inst.quiesce 3863 # number of quiesce instructions executed 1401system.cpu1.kern.inst.hwrei 100733 # number of hwrei instructions executed 1402system.cpu1.kern.ipl_count::0 37218 40.29% 40.29% # number of times we switched to this ipl 1403system.cpu1.kern.ipl_count::22 1970 2.13% 42.42% # number of times we switched to this ipl 1404system.cpu1.kern.ipl_count::30 86 0.09% 42.51% # number of times we switched to this ipl 1405system.cpu1.kern.ipl_count::31 53108 57.49% 100.00% # number of times we switched to this ipl 1406system.cpu1.kern.ipl_count::total 92382 # number of times we switched to this ipl 1407system.cpu1.kern.ipl_good::0 36366 48.68% 48.68% # number of times we switched to this ipl from a different ipl 1408system.cpu1.kern.ipl_good::22 1970 2.64% 51.32% # number of times we switched to this ipl from a different ipl 1409system.cpu1.kern.ipl_good::30 86 0.12% 51.43% # number of times we switched to this ipl from a different ipl 1410system.cpu1.kern.ipl_good::31 36280 48.57% 100.00% # number of times we switched to this ipl from a different ipl 1411system.cpu1.kern.ipl_good::total 74702 # number of times we switched to this ipl from a different ipl 1412system.cpu1.kern.ipl_ticks::0 1906657223000 97.18% 97.18% # number of cycles we spent at this ipl 1413system.cpu1.kern.ipl_ticks::22 706239500 0.04% 97.22% # number of cycles we spent at this ipl 1414system.cpu1.kern.ipl_ticks::30 59367000 0.00% 97.22% # number of cycles we spent at this ipl 1415system.cpu1.kern.ipl_ticks::31 54497875500 2.78% 100.00% # number of cycles we spent at this ipl 1416system.cpu1.kern.ipl_ticks::total 1961920705000 # number of cycles we spent at this ipl 1417system.cpu1.kern.ipl_used::0 0.977108 # fraction of swpipl calls that actually changed the ipl | 1415system.cpu1.kern.inst.quiesce 2740 # number of quiesce instructions executed 1416system.cpu1.kern.inst.hwrei 77083 # number of hwrei instructions executed 1417system.cpu1.kern.ipl_count::0 26133 38.19% 38.19% # number of times we switched to this ipl 1418system.cpu1.kern.ipl_count::22 1969 2.88% 41.07% # number of times we switched to this ipl 1419system.cpu1.kern.ipl_count::30 506 0.74% 41.81% # number of times we switched to this ipl 1420system.cpu1.kern.ipl_count::31 39822 58.19% 100.00% # number of times we switched to this ipl 1421system.cpu1.kern.ipl_count::total 68430 # number of times we switched to this ipl 1422system.cpu1.kern.ipl_good::0 25289 48.13% 48.13% # number of times we switched to this ipl from a different ipl 1423system.cpu1.kern.ipl_good::22 1969 3.75% 51.87% # number of times we switched to this ipl from a different ipl 1424system.cpu1.kern.ipl_good::30 506 0.96% 52.84% # number of times we switched to this ipl from a different ipl 1425system.cpu1.kern.ipl_good::31 24783 47.16% 100.00% # number of times we switched to this ipl from a different ipl 1426system.cpu1.kern.ipl_good::total 52547 # number of times we switched to this ipl from a different ipl 1427system.cpu1.kern.ipl_ticks::0 1909614154000 97.38% 97.38% # number of cycles we spent at this ipl 1428system.cpu1.kern.ipl_ticks::22 700846000 0.04% 97.42% # number of cycles we spent at this ipl 1429system.cpu1.kern.ipl_ticks::30 353816000 0.02% 97.44% # number of cycles we spent at this ipl 1430system.cpu1.kern.ipl_ticks::31 50271593000 2.56% 100.00% # number of cycles we spent at this ipl 1431system.cpu1.kern.ipl_ticks::total 1960940409000 # number of cycles we spent at this ipl 1432system.cpu1.kern.ipl_used::0 0.967704 # fraction of swpipl calls that actually changed the ipl |
| 1418system.cpu1.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl 1419system.cpu1.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl | 1433system.cpu1.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl 1434system.cpu1.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl |
| 1420system.cpu1.kern.ipl_used::31 0.683136 # fraction of swpipl calls that actually changed the ipl 1421system.cpu1.kern.ipl_used::total 0.808621 # fraction of swpipl calls that actually changed the ipl | 1435system.cpu1.kern.ipl_used::31 0.622344 # fraction of swpipl calls that actually changed the ipl 1436system.cpu1.kern.ipl_used::total 0.767894 # fraction of swpipl calls that actually changed the ipl |
| 1422system.cpu1.kern.syscall::3 10 10.87% 10.87% # number of syscalls executed 1423system.cpu1.kern.syscall::6 9 9.78% 20.65% # number of syscalls executed 1424system.cpu1.kern.syscall::15 1 1.09% 21.74% # number of syscalls executed 1425system.cpu1.kern.syscall::17 5 5.43% 27.17% # number of syscalls executed 1426system.cpu1.kern.syscall::23 3 3.26% 30.43% # number of syscalls executed 1427system.cpu1.kern.syscall::24 3 3.26% 33.70% # number of syscalls executed 1428system.cpu1.kern.syscall::33 3 3.26% 36.96% # number of syscalls executed 1429system.cpu1.kern.syscall::45 15 16.30% 53.26% # number of syscalls executed 1430system.cpu1.kern.syscall::47 3 3.26% 56.52% # number of syscalls executed 1431system.cpu1.kern.syscall::59 1 1.09% 57.61% # number of syscalls executed 1432system.cpu1.kern.syscall::71 27 29.35% 86.96% # number of syscalls executed 1433system.cpu1.kern.syscall::74 9 9.78% 96.74% # number of syscalls executed 1434system.cpu1.kern.syscall::132 3 3.26% 100.00% # number of syscalls executed 1435system.cpu1.kern.syscall::total 92 # number of syscalls executed 1436system.cpu1.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed | 1437system.cpu1.kern.syscall::3 10 10.87% 10.87% # number of syscalls executed 1438system.cpu1.kern.syscall::6 9 9.78% 20.65% # number of syscalls executed 1439system.cpu1.kern.syscall::15 1 1.09% 21.74% # number of syscalls executed 1440system.cpu1.kern.syscall::17 5 5.43% 27.17% # number of syscalls executed 1441system.cpu1.kern.syscall::23 3 3.26% 30.43% # number of syscalls executed 1442system.cpu1.kern.syscall::24 3 3.26% 33.70% # number of syscalls executed 1443system.cpu1.kern.syscall::33 3 3.26% 36.96% # number of syscalls executed 1444system.cpu1.kern.syscall::45 15 16.30% 53.26% # number of syscalls executed 1445system.cpu1.kern.syscall::47 3 3.26% 56.52% # number of syscalls executed 1446system.cpu1.kern.syscall::59 1 1.09% 57.61% # number of syscalls executed 1447system.cpu1.kern.syscall::71 27 29.35% 86.96% # number of syscalls executed 1448system.cpu1.kern.syscall::74 9 9.78% 96.74% # number of syscalls executed 1449system.cpu1.kern.syscall::132 3 3.26% 100.00% # number of syscalls executed 1450system.cpu1.kern.syscall::total 92 # number of syscalls executed 1451system.cpu1.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed |
| 1437system.cpu1.kern.callpal::wripir 16 0.02% 0.02% # number of callpals executed 1438system.cpu1.kern.callpal::wrmces 1 0.00% 0.02% # number of callpals executed 1439system.cpu1.kern.callpal::wrfen 1 0.00% 0.02% # number of callpals executed 1440system.cpu1.kern.callpal::swpctx 2020 2.13% 2.15% # number of callpals executed 1441system.cpu1.kern.callpal::tbi 3 0.00% 2.16% # number of callpals executed 1442system.cpu1.kern.callpal::wrent 7 0.01% 2.16% # number of callpals executed 1443system.cpu1.kern.callpal::swpipl 87059 91.90% 94.06% # number of callpals executed 1444system.cpu1.kern.callpal::rdps 2187 2.31% 96.37% # number of callpals executed 1445system.cpu1.kern.callpal::wrkgp 1 0.00% 96.37% # number of callpals executed 1446system.cpu1.kern.callpal::wrusp 3 0.00% 96.38% # number of callpals executed 1447system.cpu1.kern.callpal::whami 3 0.00% 96.38% # number of callpals executed 1448system.cpu1.kern.callpal::rti 3266 3.45% 99.83% # number of callpals executed 1449system.cpu1.kern.callpal::callsys 121 0.13% 99.95% # number of callpals executed 1450system.cpu1.kern.callpal::imb 42 0.04% 100.00% # number of callpals executed | 1452system.cpu1.kern.callpal::wripir 424 0.60% 0.60% # number of callpals executed 1453system.cpu1.kern.callpal::wrmces 1 0.00% 0.60% # number of callpals executed 1454system.cpu1.kern.callpal::wrfen 1 0.00% 0.60% # number of callpals executed 1455system.cpu1.kern.callpal::swpctx 1955 2.77% 3.37% # number of callpals executed 1456system.cpu1.kern.callpal::tbi 3 0.00% 3.38% # number of callpals executed 1457system.cpu1.kern.callpal::wrent 7 0.01% 3.39% # number of callpals executed 1458system.cpu1.kern.callpal::swpipl 62269 88.12% 91.51% # number of callpals executed 1459system.cpu1.kern.callpal::rdps 2146 3.04% 94.54% # number of callpals executed 1460system.cpu1.kern.callpal::wrkgp 1 0.00% 94.54% # number of callpals executed 1461system.cpu1.kern.callpal::wrusp 3 0.00% 94.55% # number of callpals executed 1462system.cpu1.kern.callpal::whami 3 0.00% 94.55% # number of callpals executed 1463system.cpu1.kern.callpal::rti 3685 5.21% 99.77% # number of callpals executed 1464system.cpu1.kern.callpal::callsys 121 0.17% 99.94% # number of callpals executed 1465system.cpu1.kern.callpal::imb 42 0.06% 100.00% # number of callpals executed |
| 1451system.cpu1.kern.callpal::rdunique 1 0.00% 100.00% # number of callpals executed | 1466system.cpu1.kern.callpal::rdunique 1 0.00% 100.00% # number of callpals executed |
| 1452system.cpu1.kern.callpal::total 94732 # number of callpals executed 1453system.cpu1.kern.mode_switch::kernel 2415 # number of protection mode switches | 1467system.cpu1.kern.callpal::total 70663 # number of callpals executed 1468system.cpu1.kern.mode_switch::kernel 1918 # number of protection mode switches |
| 1454system.cpu1.kern.mode_switch::user 367 # number of protection mode switches | 1469system.cpu1.kern.mode_switch::user 367 # number of protection mode switches |
| 1455system.cpu1.kern.mode_switch::idle 2037 # number of protection mode switches 1456system.cpu1.kern.mode_good::kernel 415 | 1470system.cpu1.kern.mode_switch::idle 2888 # number of protection mode switches 1471system.cpu1.kern.mode_good::kernel 797 |
| 1457system.cpu1.kern.mode_good::user 367 | 1472system.cpu1.kern.mode_good::user 367 |
| 1458system.cpu1.kern.mode_good::idle 48 1459system.cpu1.kern.mode_switch_good::kernel 0.171843 # fraction of useful protection mode switches | 1473system.cpu1.kern.mode_good::idle 430 1474system.cpu1.kern.mode_switch_good::kernel 0.415537 # fraction of useful protection mode switches |
| 1460system.cpu1.kern.mode_switch_good::user 1 # fraction of useful protection mode switches | 1475system.cpu1.kern.mode_switch_good::user 1 # fraction of useful protection mode switches |
| 1461system.cpu1.kern.mode_switch_good::idle 0.023564 # fraction of useful protection mode switches 1462system.cpu1.kern.mode_switch_good::total 0.172235 # fraction of useful protection mode switches 1463system.cpu1.kern.mode_ticks::kernel 65779284000 3.35% 3.35% # number of ticks spent at the given mode 1464system.cpu1.kern.mode_ticks::user 1486343500 0.08% 3.43% # number of ticks spent at the given mode 1465system.cpu1.kern.mode_ticks::idle 1893759051500 96.57% 100.00% # number of ticks spent at the given mode 1466system.cpu1.kern.swap_context 2021 # number of times the context was actually changed 1467system.cpu1.icache.tags.replacements 463035 # number of replacements 1468system.cpu1.icache.tags.tagsinuse 500.061178 # Cycle average of tags in use 1469system.cpu1.icache.tags.total_refs 20635046 # Total number of references to valid blocks. 1470system.cpu1.icache.tags.sampled_refs 463547 # Sample count of references to valid blocks. 1471system.cpu1.icache.tags.avg_refs 44.515542 # Average number of references to valid blocks. 1472system.cpu1.icache.tags.warmup_cycle 97712638250 # Cycle when the warmup percentage was hit. 1473system.cpu1.icache.tags.occ_blocks::cpu1.inst 500.061178 # Average occupied blocks per requestor 1474system.cpu1.icache.tags.occ_percent::cpu1.inst 0.976682 # Average percentage of cache occupancy 1475system.cpu1.icache.tags.occ_percent::total 0.976682 # Average percentage of cache occupancy 1476system.cpu1.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 1477system.cpu1.icache.tags.age_task_id_blocks_1024::2 108 # Occupied blocks per task id 1478system.cpu1.icache.tags.age_task_id_blocks_1024::3 404 # Occupied blocks per task id 1479system.cpu1.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 1480system.cpu1.icache.tags.tag_accesses 21562220 # Number of tag accesses 1481system.cpu1.icache.tags.data_accesses 21562220 # Number of data accesses 1482system.cpu1.icache.ReadReq_hits::cpu1.inst 20635046 # number of ReadReq hits 1483system.cpu1.icache.ReadReq_hits::total 20635046 # number of ReadReq hits 1484system.cpu1.icache.demand_hits::cpu1.inst 20635046 # number of demand (read+write) hits 1485system.cpu1.icache.demand_hits::total 20635046 # number of demand (read+write) hits 1486system.cpu1.icache.overall_hits::cpu1.inst 20635046 # number of overall hits 1487system.cpu1.icache.overall_hits::total 20635046 # number of overall hits 1488system.cpu1.icache.ReadReq_misses::cpu1.inst 463587 # number of ReadReq misses 1489system.cpu1.icache.ReadReq_misses::total 463587 # number of ReadReq misses 1490system.cpu1.icache.demand_misses::cpu1.inst 463587 # number of demand (read+write) misses 1491system.cpu1.icache.demand_misses::total 463587 # number of demand (read+write) misses 1492system.cpu1.icache.overall_misses::cpu1.inst 463587 # number of overall misses 1493system.cpu1.icache.overall_misses::total 463587 # number of overall misses 1494system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 6202855739 # number of ReadReq miss cycles 1495system.cpu1.icache.ReadReq_miss_latency::total 6202855739 # number of ReadReq miss cycles 1496system.cpu1.icache.demand_miss_latency::cpu1.inst 6202855739 # number of demand (read+write) miss cycles 1497system.cpu1.icache.demand_miss_latency::total 6202855739 # number of demand (read+write) miss cycles 1498system.cpu1.icache.overall_miss_latency::cpu1.inst 6202855739 # number of overall miss cycles 1499system.cpu1.icache.overall_miss_latency::total 6202855739 # number of overall miss cycles 1500system.cpu1.icache.ReadReq_accesses::cpu1.inst 21098633 # number of ReadReq accesses(hits+misses) 1501system.cpu1.icache.ReadReq_accesses::total 21098633 # number of ReadReq accesses(hits+misses) 1502system.cpu1.icache.demand_accesses::cpu1.inst 21098633 # number of demand (read+write) accesses 1503system.cpu1.icache.demand_accesses::total 21098633 # number of demand (read+write) accesses 1504system.cpu1.icache.overall_accesses::cpu1.inst 21098633 # number of overall (read+write) accesses 1505system.cpu1.icache.overall_accesses::total 21098633 # number of overall (read+write) accesses 1506system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.021972 # miss rate for ReadReq accesses 1507system.cpu1.icache.ReadReq_miss_rate::total 0.021972 # miss rate for ReadReq accesses 1508system.cpu1.icache.demand_miss_rate::cpu1.inst 0.021972 # miss rate for demand accesses 1509system.cpu1.icache.demand_miss_rate::total 0.021972 # miss rate for demand accesses 1510system.cpu1.icache.overall_miss_rate::cpu1.inst 0.021972 # miss rate for overall accesses 1511system.cpu1.icache.overall_miss_rate::total 0.021972 # miss rate for overall accesses 1512system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13380.133047 # average ReadReq miss latency 1513system.cpu1.icache.ReadReq_avg_miss_latency::total 13380.133047 # average ReadReq miss latency 1514system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13380.133047 # average overall miss latency 1515system.cpu1.icache.demand_avg_miss_latency::total 13380.133047 # average overall miss latency 1516system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13380.133047 # average overall miss latency 1517system.cpu1.icache.overall_avg_miss_latency::total 13380.133047 # average overall miss latency | 1476system.cpu1.kern.mode_switch_good::idle 0.148892 # fraction of useful protection mode switches 1477system.cpu1.kern.mode_switch_good::total 0.308138 # fraction of useful protection mode switches 1478system.cpu1.kern.mode_ticks::kernel 17565031500 0.90% 0.90% # number of ticks spent at the given mode 1479system.cpu1.kern.mode_ticks::user 1483893000 0.08% 0.97% # number of ticks spent at the given mode 1480system.cpu1.kern.mode_ticks::idle 1941003590000 99.03% 100.00% # number of ticks spent at the given mode 1481system.cpu1.kern.swap_context 1956 # number of times the context was actually changed 1482system.cpu1.icache.tags.replacements 311453 # number of replacements 1483system.cpu1.icache.tags.tagsinuse 446.345950 # Cycle average of tags in use 1484system.cpu1.icache.tags.total_refs 12455485 # Total number of references to valid blocks. 1485system.cpu1.icache.tags.sampled_refs 311964 # Sample count of references to valid blocks. 1486system.cpu1.icache.tags.avg_refs 39.926033 # Average number of references to valid blocks. 1487system.cpu1.icache.tags.warmup_cycle 1960014862500 # Cycle when the warmup percentage was hit. 1488system.cpu1.icache.tags.occ_blocks::cpu1.inst 446.345950 # Average occupied blocks per requestor 1489system.cpu1.icache.tags.occ_percent::cpu1.inst 0.871769 # Average percentage of cache occupancy 1490system.cpu1.icache.tags.occ_percent::total 0.871769 # Average percentage of cache occupancy 1491system.cpu1.icache.tags.occ_task_id_blocks::1024 511 # Occupied blocks per task id 1492system.cpu1.icache.tags.age_task_id_blocks_1024::2 71 # Occupied blocks per task id 1493system.cpu1.icache.tags.age_task_id_blocks_1024::3 440 # Occupied blocks per task id 1494system.cpu1.icache.tags.occ_task_id_percent::1024 0.998047 # Percentage of cache occupancy per task id 1495system.cpu1.icache.tags.tag_accesses 13079493 # Number of tag accesses 1496system.cpu1.icache.tags.data_accesses 13079493 # Number of data accesses 1497system.cpu1.icache.ReadReq_hits::cpu1.inst 12455485 # number of ReadReq hits 1498system.cpu1.icache.ReadReq_hits::total 12455485 # number of ReadReq hits 1499system.cpu1.icache.demand_hits::cpu1.inst 12455485 # number of demand (read+write) hits 1500system.cpu1.icache.demand_hits::total 12455485 # number of demand (read+write) hits 1501system.cpu1.icache.overall_hits::cpu1.inst 12455485 # number of overall hits 1502system.cpu1.icache.overall_hits::total 12455485 # number of overall hits 1503system.cpu1.icache.ReadReq_misses::cpu1.inst 312004 # number of ReadReq misses 1504system.cpu1.icache.ReadReq_misses::total 312004 # number of ReadReq misses 1505system.cpu1.icache.demand_misses::cpu1.inst 312004 # number of demand (read+write) misses 1506system.cpu1.icache.demand_misses::total 312004 # number of demand (read+write) misses 1507system.cpu1.icache.overall_misses::cpu1.inst 312004 # number of overall misses 1508system.cpu1.icache.overall_misses::total 312004 # number of overall misses 1509system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 4105450991 # number of ReadReq miss cycles 1510system.cpu1.icache.ReadReq_miss_latency::total 4105450991 # number of ReadReq miss cycles 1511system.cpu1.icache.demand_miss_latency::cpu1.inst 4105450991 # number of demand (read+write) miss cycles 1512system.cpu1.icache.demand_miss_latency::total 4105450991 # number of demand (read+write) miss cycles 1513system.cpu1.icache.overall_miss_latency::cpu1.inst 4105450991 # number of overall miss cycles 1514system.cpu1.icache.overall_miss_latency::total 4105450991 # number of overall miss cycles 1515system.cpu1.icache.ReadReq_accesses::cpu1.inst 12767489 # number of ReadReq accesses(hits+misses) 1516system.cpu1.icache.ReadReq_accesses::total 12767489 # number of ReadReq accesses(hits+misses) 1517system.cpu1.icache.demand_accesses::cpu1.inst 12767489 # number of demand (read+write) accesses 1518system.cpu1.icache.demand_accesses::total 12767489 # number of demand (read+write) accesses 1519system.cpu1.icache.overall_accesses::cpu1.inst 12767489 # number of overall (read+write) accesses 1520system.cpu1.icache.overall_accesses::total 12767489 # number of overall (read+write) accesses 1521system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.024437 # miss rate for ReadReq accesses 1522system.cpu1.icache.ReadReq_miss_rate::total 0.024437 # miss rate for ReadReq accesses 1523system.cpu1.icache.demand_miss_rate::cpu1.inst 0.024437 # miss rate for demand accesses 1524system.cpu1.icache.demand_miss_rate::total 0.024437 # miss rate for demand accesses 1525system.cpu1.icache.overall_miss_rate::cpu1.inst 0.024437 # miss rate for overall accesses 1526system.cpu1.icache.overall_miss_rate::total 0.024437 # miss rate for overall accesses 1527system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13158.328070 # average ReadReq miss latency 1528system.cpu1.icache.ReadReq_avg_miss_latency::total 13158.328070 # average ReadReq miss latency 1529system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13158.328070 # average overall miss latency 1530system.cpu1.icache.demand_avg_miss_latency::total 13158.328070 # average overall miss latency 1531system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13158.328070 # average overall miss latency 1532system.cpu1.icache.overall_avg_miss_latency::total 13158.328070 # average overall miss latency |
| 1518system.cpu1.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 1519system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 1520system.cpu1.icache.blocked::no_mshrs 0 # number of cycles access was blocked 1521system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked 1522system.cpu1.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 1523system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 1524system.cpu1.icache.fast_writes 0 # number of fast writes performed 1525system.cpu1.icache.cache_copies 0 # number of cache copies performed | 1533system.cpu1.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 1534system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 1535system.cpu1.icache.blocked::no_mshrs 0 # number of cycles access was blocked 1536system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked 1537system.cpu1.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 1538system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 1539system.cpu1.icache.fast_writes 0 # number of fast writes performed 1540system.cpu1.icache.cache_copies 0 # number of cache copies performed |
| 1526system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 463587 # number of ReadReq MSHR misses 1527system.cpu1.icache.ReadReq_mshr_misses::total 463587 # number of ReadReq MSHR misses 1528system.cpu1.icache.demand_mshr_misses::cpu1.inst 463587 # number of demand (read+write) MSHR misses 1529system.cpu1.icache.demand_mshr_misses::total 463587 # number of demand (read+write) MSHR misses 1530system.cpu1.icache.overall_mshr_misses::cpu1.inst 463587 # number of overall MSHR misses 1531system.cpu1.icache.overall_mshr_misses::total 463587 # number of overall MSHR misses 1532system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 5274833261 # number of ReadReq MSHR miss cycles 1533system.cpu1.icache.ReadReq_mshr_miss_latency::total 5274833261 # number of ReadReq MSHR miss cycles 1534system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 5274833261 # number of demand (read+write) MSHR miss cycles 1535system.cpu1.icache.demand_mshr_miss_latency::total 5274833261 # number of demand (read+write) MSHR miss cycles 1536system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 5274833261 # number of overall MSHR miss cycles 1537system.cpu1.icache.overall_mshr_miss_latency::total 5274833261 # number of overall MSHR miss cycles 1538system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.021972 # mshr miss rate for ReadReq accesses 1539system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.021972 # mshr miss rate for ReadReq accesses 1540system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.021972 # mshr miss rate for demand accesses 1541system.cpu1.icache.demand_mshr_miss_rate::total 0.021972 # mshr miss rate for demand accesses 1542system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.021972 # mshr miss rate for overall accesses 1543system.cpu1.icache.overall_mshr_miss_rate::total 0.021972 # mshr miss rate for overall accesses 1544system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11378.302802 # average ReadReq mshr miss latency 1545system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11378.302802 # average ReadReq mshr miss latency 1546system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11378.302802 # average overall mshr miss latency 1547system.cpu1.icache.demand_avg_mshr_miss_latency::total 11378.302802 # average overall mshr miss latency 1548system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11378.302802 # average overall mshr miss latency 1549system.cpu1.icache.overall_avg_mshr_miss_latency::total 11378.302802 # average overall mshr miss latency | 1541system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 312004 # number of ReadReq MSHR misses 1542system.cpu1.icache.ReadReq_mshr_misses::total 312004 # number of ReadReq MSHR misses 1543system.cpu1.icache.demand_mshr_misses::cpu1.inst 312004 # number of demand (read+write) MSHR misses 1544system.cpu1.icache.demand_mshr_misses::total 312004 # number of demand (read+write) MSHR misses 1545system.cpu1.icache.overall_mshr_misses::cpu1.inst 312004 # number of overall MSHR misses 1546system.cpu1.icache.overall_mshr_misses::total 312004 # number of overall MSHR misses 1547system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 3481247009 # number of ReadReq MSHR miss cycles 1548system.cpu1.icache.ReadReq_mshr_miss_latency::total 3481247009 # number of ReadReq MSHR miss cycles 1549system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 3481247009 # number of demand (read+write) MSHR miss cycles 1550system.cpu1.icache.demand_mshr_miss_latency::total 3481247009 # number of demand (read+write) MSHR miss cycles 1551system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 3481247009 # number of overall MSHR miss cycles 1552system.cpu1.icache.overall_mshr_miss_latency::total 3481247009 # number of overall MSHR miss cycles 1553system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.024437 # mshr miss rate for ReadReq accesses 1554system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.024437 # mshr miss rate for ReadReq accesses 1555system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.024437 # mshr miss rate for demand accesses 1556system.cpu1.icache.demand_mshr_miss_rate::total 0.024437 # mshr miss rate for demand accesses 1557system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.024437 # mshr miss rate for overall accesses 1558system.cpu1.icache.overall_mshr_miss_rate::total 0.024437 # mshr miss rate for overall accesses 1559system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11157.699930 # average ReadReq mshr miss latency 1560system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11157.699930 # average ReadReq mshr miss latency 1561system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11157.699930 # average overall mshr miss latency 1562system.cpu1.icache.demand_avg_mshr_miss_latency::total 11157.699930 # average overall mshr miss latency 1563system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11157.699930 # average overall mshr miss latency 1564system.cpu1.icache.overall_avg_mshr_miss_latency::total 11157.699930 # average overall mshr miss latency |
| 1550system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate | 1565system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate |
| 1551system.cpu1.dcache.tags.replacements 581700 # number of replacements 1552system.cpu1.dcache.tags.tagsinuse 492.027042 # Cycle average of tags in use 1553system.cpu1.dcache.tags.total_refs 5462019 # Total number of references to valid blocks. 1554system.cpu1.dcache.tags.sampled_refs 582040 # Sample count of references to valid blocks. 1555system.cpu1.dcache.tags.avg_refs 9.384267 # Average number of references to valid blocks. 1556system.cpu1.dcache.tags.warmup_cycle 61159690250 # Cycle when the warmup percentage was hit. 1557system.cpu1.dcache.tags.occ_blocks::cpu1.data 492.027042 # Average occupied blocks per requestor 1558system.cpu1.dcache.tags.occ_percent::cpu1.data 0.960990 # Average percentage of cache occupancy 1559system.cpu1.dcache.tags.occ_percent::total 0.960990 # Average percentage of cache occupancy 1560system.cpu1.dcache.tags.occ_task_id_blocks::1024 340 # Occupied blocks per task id 1561system.cpu1.dcache.tags.age_task_id_blocks_1024::2 42 # Occupied blocks per task id 1562system.cpu1.dcache.tags.age_task_id_blocks_1024::3 298 # Occupied blocks per task id 1563system.cpu1.dcache.tags.occ_task_id_percent::1024 0.664062 # Percentage of cache occupancy per task id 1564system.cpu1.dcache.tags.tag_accesses 24828314 # Number of tag accesses 1565system.cpu1.dcache.tags.data_accesses 24828314 # Number of data accesses 1566system.cpu1.dcache.ReadReq_hits::cpu1.data 3080149 # number of ReadReq hits 1567system.cpu1.dcache.ReadReq_hits::total 3080149 # number of ReadReq hits 1568system.cpu1.dcache.WriteReq_hits::cpu1.data 2259986 # number of WriteReq hits 1569system.cpu1.dcache.WriteReq_hits::total 2259986 # number of WriteReq hits 1570system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 60927 # number of LoadLockedReq hits 1571system.cpu1.dcache.LoadLockedReq_hits::total 60927 # number of LoadLockedReq hits 1572system.cpu1.dcache.StoreCondReq_hits::cpu1.data 71555 # number of StoreCondReq hits 1573system.cpu1.dcache.StoreCondReq_hits::total 71555 # number of StoreCondReq hits 1574system.cpu1.dcache.demand_hits::cpu1.data 5340135 # number of demand (read+write) hits 1575system.cpu1.dcache.demand_hits::total 5340135 # number of demand (read+write) hits 1576system.cpu1.dcache.overall_hits::cpu1.data 5340135 # number of overall hits 1577system.cpu1.dcache.overall_hits::total 5340135 # number of overall hits 1578system.cpu1.dcache.ReadReq_misses::cpu1.data 473178 # number of ReadReq misses 1579system.cpu1.dcache.ReadReq_misses::total 473178 # number of ReadReq misses 1580system.cpu1.dcache.WriteReq_misses::cpu1.data 102501 # number of WriteReq misses 1581system.cpu1.dcache.WriteReq_misses::total 102501 # number of WriteReq misses 1582system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 11671 # number of LoadLockedReq misses 1583system.cpu1.dcache.LoadLockedReq_misses::total 11671 # number of LoadLockedReq misses 1584system.cpu1.dcache.StoreCondReq_misses::cpu1.data 568 # number of StoreCondReq misses 1585system.cpu1.dcache.StoreCondReq_misses::total 568 # number of StoreCondReq misses 1586system.cpu1.dcache.demand_misses::cpu1.data 575679 # number of demand (read+write) misses 1587system.cpu1.dcache.demand_misses::total 575679 # number of demand (read+write) misses 1588system.cpu1.dcache.overall_misses::cpu1.data 575679 # number of overall misses 1589system.cpu1.dcache.overall_misses::total 575679 # number of overall misses 1590system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 5938208750 # number of ReadReq miss cycles 1591system.cpu1.dcache.ReadReq_miss_latency::total 5938208750 # number of ReadReq miss cycles 1592system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 2338814234 # number of WriteReq miss cycles 1593system.cpu1.dcache.WriteReq_miss_latency::total 2338814234 # number of WriteReq miss cycles 1594system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 149892750 # number of LoadLockedReq miss cycles 1595system.cpu1.dcache.LoadLockedReq_miss_latency::total 149892750 # number of LoadLockedReq miss cycles 1596system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 4181580 # number of StoreCondReq miss cycles 1597system.cpu1.dcache.StoreCondReq_miss_latency::total 4181580 # number of StoreCondReq miss cycles 1598system.cpu1.dcache.demand_miss_latency::cpu1.data 8277022984 # number of demand (read+write) miss cycles 1599system.cpu1.dcache.demand_miss_latency::total 8277022984 # number of demand (read+write) miss cycles 1600system.cpu1.dcache.overall_miss_latency::cpu1.data 8277022984 # number of overall miss cycles 1601system.cpu1.dcache.overall_miss_latency::total 8277022984 # number of overall miss cycles 1602system.cpu1.dcache.ReadReq_accesses::cpu1.data 3553327 # number of ReadReq accesses(hits+misses) 1603system.cpu1.dcache.ReadReq_accesses::total 3553327 # number of ReadReq accesses(hits+misses) 1604system.cpu1.dcache.WriteReq_accesses::cpu1.data 2362487 # number of WriteReq accesses(hits+misses) 1605system.cpu1.dcache.WriteReq_accesses::total 2362487 # number of WriteReq accesses(hits+misses) 1606system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 72598 # number of LoadLockedReq accesses(hits+misses) 1607system.cpu1.dcache.LoadLockedReq_accesses::total 72598 # number of LoadLockedReq accesses(hits+misses) 1608system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 72123 # number of StoreCondReq accesses(hits+misses) 1609system.cpu1.dcache.StoreCondReq_accesses::total 72123 # number of StoreCondReq accesses(hits+misses) 1610system.cpu1.dcache.demand_accesses::cpu1.data 5915814 # number of demand (read+write) accesses 1611system.cpu1.dcache.demand_accesses::total 5915814 # number of demand (read+write) accesses 1612system.cpu1.dcache.overall_accesses::cpu1.data 5915814 # number of overall (read+write) accesses 1613system.cpu1.dcache.overall_accesses::total 5915814 # number of overall (read+write) accesses 1614system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.133165 # miss rate for ReadReq accesses 1615system.cpu1.dcache.ReadReq_miss_rate::total 0.133165 # miss rate for ReadReq accesses 1616system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.043387 # miss rate for WriteReq accesses 1617system.cpu1.dcache.WriteReq_miss_rate::total 0.043387 # miss rate for WriteReq accesses 1618system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.160762 # miss rate for LoadLockedReq accesses 1619system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.160762 # miss rate for LoadLockedReq accesses 1620system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.007875 # miss rate for StoreCondReq accesses 1621system.cpu1.dcache.StoreCondReq_miss_rate::total 0.007875 # miss rate for StoreCondReq accesses 1622system.cpu1.dcache.demand_miss_rate::cpu1.data 0.097312 # miss rate for demand accesses 1623system.cpu1.dcache.demand_miss_rate::total 0.097312 # miss rate for demand accesses 1624system.cpu1.dcache.overall_miss_rate::cpu1.data 0.097312 # miss rate for overall accesses 1625system.cpu1.dcache.overall_miss_rate::total 0.097312 # miss rate for overall accesses 1626system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 12549.629843 # average ReadReq miss latency 1627system.cpu1.dcache.ReadReq_avg_miss_latency::total 12549.629843 # average ReadReq miss latency 1628system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 22817.477234 # average WriteReq miss latency 1629system.cpu1.dcache.WriteReq_avg_miss_latency::total 22817.477234 # average WriteReq miss latency 1630system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 12843.179676 # average LoadLockedReq miss latency 1631system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 12843.179676 # average LoadLockedReq miss latency 1632system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 7361.936620 # average StoreCondReq miss latency 1633system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 7361.936620 # average StoreCondReq miss latency 1634system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 14377.844222 # average overall miss latency 1635system.cpu1.dcache.demand_avg_miss_latency::total 14377.844222 # average overall miss latency 1636system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 14377.844222 # average overall miss latency 1637system.cpu1.dcache.overall_avg_miss_latency::total 14377.844222 # average overall miss latency | 1566system.cpu1.dcache.tags.replacements 155174 # number of replacements 1567system.cpu1.dcache.tags.tagsinuse 486.308424 # Cycle average of tags in use 1568system.cpu1.dcache.tags.total_refs 3855056 # Total number of references to valid blocks. 1569system.cpu1.dcache.tags.sampled_refs 155503 # Sample count of references to valid blocks. 1570system.cpu1.dcache.tags.avg_refs 24.790879 # Average number of references to valid blocks. 1571system.cpu1.dcache.tags.warmup_cycle 1048852145500 # Cycle when the warmup percentage was hit. 1572system.cpu1.dcache.tags.occ_blocks::cpu1.data 486.308424 # Average occupied blocks per requestor 1573system.cpu1.dcache.tags.occ_percent::cpu1.data 0.949821 # Average percentage of cache occupancy 1574system.cpu1.dcache.tags.occ_percent::total 0.949821 # Average percentage of cache occupancy 1575system.cpu1.dcache.tags.occ_task_id_blocks::1024 329 # Occupied blocks per task id 1576system.cpu1.dcache.tags.age_task_id_blocks_1024::2 32 # Occupied blocks per task id 1577system.cpu1.dcache.tags.age_task_id_blocks_1024::3 297 # Occupied blocks per task id 1578system.cpu1.dcache.tags.occ_task_id_percent::1024 0.642578 # Percentage of cache occupancy per task id 1579system.cpu1.dcache.tags.tag_accesses 16322131 # Number of tag accesses 1580system.cpu1.dcache.tags.data_accesses 16322131 # Number of data accesses 1581system.cpu1.dcache.ReadReq_hits::cpu1.data 2189503 # number of ReadReq hits 1582system.cpu1.dcache.ReadReq_hits::total 2189503 # number of ReadReq hits 1583system.cpu1.dcache.WriteReq_hits::cpu1.data 1567525 # number of WriteReq hits 1584system.cpu1.dcache.WriteReq_hits::total 1567525 # number of WriteReq hits 1585system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 46972 # number of LoadLockedReq hits 1586system.cpu1.dcache.LoadLockedReq_hits::total 46972 # number of LoadLockedReq hits 1587system.cpu1.dcache.StoreCondReq_hits::cpu1.data 49481 # number of StoreCondReq hits 1588system.cpu1.dcache.StoreCondReq_hits::total 49481 # number of StoreCondReq hits 1589system.cpu1.dcache.demand_hits::cpu1.data 3757028 # number of demand (read+write) hits 1590system.cpu1.dcache.demand_hits::total 3757028 # number of demand (read+write) hits 1591system.cpu1.dcache.overall_hits::cpu1.data 3757028 # number of overall hits 1592system.cpu1.dcache.overall_hits::total 3757028 # number of overall hits 1593system.cpu1.dcache.ReadReq_misses::cpu1.data 113756 # number of ReadReq misses 1594system.cpu1.dcache.ReadReq_misses::total 113756 # number of ReadReq misses 1595system.cpu1.dcache.WriteReq_misses::cpu1.data 55958 # number of WriteReq misses 1596system.cpu1.dcache.WriteReq_misses::total 55958 # number of WriteReq misses 1597system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 8862 # number of LoadLockedReq misses 1598system.cpu1.dcache.LoadLockedReq_misses::total 8862 # number of LoadLockedReq misses 1599system.cpu1.dcache.StoreCondReq_misses::cpu1.data 5884 # number of StoreCondReq misses 1600system.cpu1.dcache.StoreCondReq_misses::total 5884 # number of StoreCondReq misses 1601system.cpu1.dcache.demand_misses::cpu1.data 169714 # number of demand (read+write) misses 1602system.cpu1.dcache.demand_misses::total 169714 # number of demand (read+write) misses 1603system.cpu1.dcache.overall_misses::cpu1.data 169714 # number of overall misses 1604system.cpu1.dcache.overall_misses::total 169714 # number of overall misses 1605system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 1372027750 # number of ReadReq miss cycles 1606system.cpu1.dcache.ReadReq_miss_latency::total 1372027750 # number of ReadReq miss cycles 1607system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 1020320505 # number of WriteReq miss cycles 1608system.cpu1.dcache.WriteReq_miss_latency::total 1020320505 # number of WriteReq miss cycles 1609system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 80442000 # number of LoadLockedReq miss cycles 1610system.cpu1.dcache.LoadLockedReq_miss_latency::total 80442000 # number of LoadLockedReq miss cycles 1611system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 43305909 # number of StoreCondReq miss cycles 1612system.cpu1.dcache.StoreCondReq_miss_latency::total 43305909 # number of StoreCondReq miss cycles 1613system.cpu1.dcache.demand_miss_latency::cpu1.data 2392348255 # number of demand (read+write) miss cycles 1614system.cpu1.dcache.demand_miss_latency::total 2392348255 # number of demand (read+write) miss cycles 1615system.cpu1.dcache.overall_miss_latency::cpu1.data 2392348255 # number of overall miss cycles 1616system.cpu1.dcache.overall_miss_latency::total 2392348255 # number of overall miss cycles 1617system.cpu1.dcache.ReadReq_accesses::cpu1.data 2303259 # number of ReadReq accesses(hits+misses) 1618system.cpu1.dcache.ReadReq_accesses::total 2303259 # number of ReadReq accesses(hits+misses) 1619system.cpu1.dcache.WriteReq_accesses::cpu1.data 1623483 # number of WriteReq accesses(hits+misses) 1620system.cpu1.dcache.WriteReq_accesses::total 1623483 # number of WriteReq accesses(hits+misses) 1621system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 55834 # number of LoadLockedReq accesses(hits+misses) 1622system.cpu1.dcache.LoadLockedReq_accesses::total 55834 # number of LoadLockedReq accesses(hits+misses) 1623system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 55365 # number of StoreCondReq accesses(hits+misses) 1624system.cpu1.dcache.StoreCondReq_accesses::total 55365 # number of StoreCondReq accesses(hits+misses) 1625system.cpu1.dcache.demand_accesses::cpu1.data 3926742 # number of demand (read+write) accesses 1626system.cpu1.dcache.demand_accesses::total 3926742 # number of demand (read+write) accesses 1627system.cpu1.dcache.overall_accesses::cpu1.data 3926742 # number of overall (read+write) accesses 1628system.cpu1.dcache.overall_accesses::total 3926742 # number of overall (read+write) accesses 1629system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.049389 # miss rate for ReadReq accesses 1630system.cpu1.dcache.ReadReq_miss_rate::total 0.049389 # miss rate for ReadReq accesses 1631system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.034468 # miss rate for WriteReq accesses 1632system.cpu1.dcache.WriteReq_miss_rate::total 0.034468 # miss rate for WriteReq accesses 1633system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.158720 # miss rate for LoadLockedReq accesses 1634system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.158720 # miss rate for LoadLockedReq accesses 1635system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.106277 # miss rate for StoreCondReq accesses 1636system.cpu1.dcache.StoreCondReq_miss_rate::total 0.106277 # miss rate for StoreCondReq accesses 1637system.cpu1.dcache.demand_miss_rate::cpu1.data 0.043220 # miss rate for demand accesses 1638system.cpu1.dcache.demand_miss_rate::total 0.043220 # miss rate for demand accesses 1639system.cpu1.dcache.overall_miss_rate::cpu1.data 0.043220 # miss rate for overall accesses 1640system.cpu1.dcache.overall_miss_rate::total 0.043220 # miss rate for overall accesses 1641system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 12061.146225 # average ReadReq miss latency 1642system.cpu1.dcache.ReadReq_avg_miss_latency::total 12061.146225 # average ReadReq miss latency 1643system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 18233.684281 # average WriteReq miss latency 1644system.cpu1.dcache.WriteReq_avg_miss_latency::total 18233.684281 # average WriteReq miss latency 1645system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 9077.183480 # average LoadLockedReq miss latency 1646system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 9077.183480 # average LoadLockedReq miss latency 1647system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 7359.943746 # average StoreCondReq miss latency 1648system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 7359.943746 # average StoreCondReq miss latency 1649system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 14096.351833 # average overall miss latency 1650system.cpu1.dcache.demand_avg_miss_latency::total 14096.351833 # average overall miss latency 1651system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 14096.351833 # average overall miss latency 1652system.cpu1.dcache.overall_avg_miss_latency::total 14096.351833 # average overall miss latency |
| 1638system.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 1639system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 1640system.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 1641system.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked 1642system.cpu1.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 1643system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 1644system.cpu1.dcache.fast_writes 0 # number of fast writes performed 1645system.cpu1.dcache.cache_copies 0 # number of cache copies performed | 1653system.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 1654system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 1655system.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 1656system.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked 1657system.cpu1.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 1658system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 1659system.cpu1.dcache.fast_writes 0 # number of fast writes performed 1660system.cpu1.dcache.cache_copies 0 # number of cache copies performed |
| 1646system.cpu1.dcache.writebacks::writebacks 444927 # number of writebacks 1647system.cpu1.dcache.writebacks::total 444927 # number of writebacks 1648system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 473178 # number of ReadReq MSHR misses 1649system.cpu1.dcache.ReadReq_mshr_misses::total 473178 # number of ReadReq MSHR misses 1650system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 102501 # number of WriteReq MSHR misses 1651system.cpu1.dcache.WriteReq_mshr_misses::total 102501 # number of WriteReq MSHR misses 1652system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 11671 # number of LoadLockedReq MSHR misses 1653system.cpu1.dcache.LoadLockedReq_mshr_misses::total 11671 # number of LoadLockedReq MSHR misses 1654system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 568 # number of StoreCondReq MSHR misses 1655system.cpu1.dcache.StoreCondReq_mshr_misses::total 568 # number of StoreCondReq MSHR misses 1656system.cpu1.dcache.demand_mshr_misses::cpu1.data 575679 # number of demand (read+write) MSHR misses 1657system.cpu1.dcache.demand_mshr_misses::total 575679 # number of demand (read+write) MSHR misses 1658system.cpu1.dcache.overall_mshr_misses::cpu1.data 575679 # number of overall MSHR misses 1659system.cpu1.dcache.overall_mshr_misses::total 575679 # number of overall MSHR misses 1660system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 4991497250 # number of ReadReq MSHR miss cycles 1661system.cpu1.dcache.ReadReq_mshr_miss_latency::total 4991497250 # number of ReadReq MSHR miss cycles 1662system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 2127317766 # number of WriteReq MSHR miss cycles 1663system.cpu1.dcache.WriteReq_mshr_miss_latency::total 2127317766 # number of WriteReq MSHR miss cycles 1664system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 126550250 # number of LoadLockedReq MSHR miss cycles 1665system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 126550250 # number of LoadLockedReq MSHR miss cycles 1666system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 3045420 # number of StoreCondReq MSHR miss cycles 1667system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 3045420 # number of StoreCondReq MSHR miss cycles 1668system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 7118815016 # number of demand (read+write) MSHR miss cycles 1669system.cpu1.dcache.demand_mshr_miss_latency::total 7118815016 # number of demand (read+write) MSHR miss cycles 1670system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 7118815016 # number of overall MSHR miss cycles 1671system.cpu1.dcache.overall_mshr_miss_latency::total 7118815016 # number of overall MSHR miss cycles 1672system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 479658500 # number of ReadReq MSHR uncacheable cycles 1673system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 479658500 # number of ReadReq MSHR uncacheable cycles 1674system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 907862000 # number of WriteReq MSHR uncacheable cycles 1675system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 907862000 # number of WriteReq MSHR uncacheable cycles 1676system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 1387520500 # number of overall MSHR uncacheable cycles 1677system.cpu1.dcache.overall_mshr_uncacheable_latency::total 1387520500 # number of overall MSHR uncacheable cycles 1678system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.133165 # mshr miss rate for ReadReq accesses 1679system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.133165 # mshr miss rate for ReadReq accesses 1680system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.043387 # mshr miss rate for WriteReq accesses 1681system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.043387 # mshr miss rate for WriteReq accesses 1682system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.160762 # mshr miss rate for LoadLockedReq accesses 1683system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.160762 # mshr miss rate for LoadLockedReq accesses 1684system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.007875 # mshr miss rate for StoreCondReq accesses 1685system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.007875 # mshr miss rate for StoreCondReq accesses 1686system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.097312 # mshr miss rate for demand accesses 1687system.cpu1.dcache.demand_mshr_miss_rate::total 0.097312 # mshr miss rate for demand accesses 1688system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.097312 # mshr miss rate for overall accesses 1689system.cpu1.dcache.overall_mshr_miss_rate::total 0.097312 # mshr miss rate for overall accesses 1690system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 10548.878540 # average ReadReq mshr miss latency 1691system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10548.878540 # average ReadReq mshr miss latency 1692system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 20754.117189 # average WriteReq mshr miss latency 1693system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 20754.117189 # average WriteReq mshr miss latency 1694system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 10843.136835 # average LoadLockedReq mshr miss latency 1695system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10843.136835 # average LoadLockedReq mshr miss latency 1696system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 5361.654930 # average StoreCondReq mshr miss latency 1697system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 5361.654930 # average StoreCondReq mshr miss latency 1698system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 12365.945285 # average overall mshr miss latency 1699system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12365.945285 # average overall mshr miss latency 1700system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 12365.945285 # average overall mshr miss latency 1701system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12365.945285 # average overall mshr miss latency | 1661system.cpu1.dcache.writebacks::writebacks 106457 # number of writebacks 1662system.cpu1.dcache.writebacks::total 106457 # number of writebacks 1663system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 113756 # number of ReadReq MSHR misses 1664system.cpu1.dcache.ReadReq_mshr_misses::total 113756 # number of ReadReq MSHR misses 1665system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 55958 # number of WriteReq MSHR misses 1666system.cpu1.dcache.WriteReq_mshr_misses::total 55958 # number of WriteReq MSHR misses 1667system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 8862 # number of LoadLockedReq MSHR misses 1668system.cpu1.dcache.LoadLockedReq_mshr_misses::total 8862 # number of LoadLockedReq MSHR misses 1669system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 5884 # number of StoreCondReq MSHR misses 1670system.cpu1.dcache.StoreCondReq_mshr_misses::total 5884 # number of StoreCondReq MSHR misses 1671system.cpu1.dcache.demand_mshr_misses::cpu1.data 169714 # number of demand (read+write) MSHR misses 1672system.cpu1.dcache.demand_mshr_misses::total 169714 # number of demand (read+write) MSHR misses 1673system.cpu1.dcache.overall_mshr_misses::cpu1.data 169714 # number of overall MSHR misses 1674system.cpu1.dcache.overall_mshr_misses::total 169714 # number of overall MSHR misses 1675system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 1144439250 # number of ReadReq MSHR miss cycles 1676system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1144439250 # number of ReadReq MSHR miss cycles 1677system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 906162495 # number of WriteReq MSHR miss cycles 1678system.cpu1.dcache.WriteReq_mshr_miss_latency::total 906162495 # number of WriteReq MSHR miss cycles 1679system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 62718000 # number of LoadLockedReq MSHR miss cycles 1680system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 62718000 # number of LoadLockedReq MSHR miss cycles 1681system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 31536091 # number of StoreCondReq MSHR miss cycles 1682system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 31536091 # number of StoreCondReq MSHR miss cycles 1683system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 2050601745 # number of demand (read+write) MSHR miss cycles 1684system.cpu1.dcache.demand_mshr_miss_latency::total 2050601745 # number of demand (read+write) MSHR miss cycles 1685system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 2050601745 # number of overall MSHR miss cycles 1686system.cpu1.dcache.overall_mshr_miss_latency::total 2050601745 # number of overall MSHR miss cycles 1687system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 18765500 # number of ReadReq MSHR uncacheable cycles 1688system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 18765500 # number of ReadReq MSHR uncacheable cycles 1689system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 713325000 # number of WriteReq MSHR uncacheable cycles 1690system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 713325000 # number of WriteReq MSHR uncacheable cycles 1691system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 732090500 # number of overall MSHR uncacheable cycles 1692system.cpu1.dcache.overall_mshr_uncacheable_latency::total 732090500 # number of overall MSHR uncacheable cycles 1693system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.049389 # mshr miss rate for ReadReq accesses 1694system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.049389 # mshr miss rate for ReadReq accesses 1695system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.034468 # mshr miss rate for WriteReq accesses 1696system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.034468 # mshr miss rate for WriteReq accesses 1697system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.158720 # mshr miss rate for LoadLockedReq accesses 1698system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.158720 # mshr miss rate for LoadLockedReq accesses 1699system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.106277 # mshr miss rate for StoreCondReq accesses 1700system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.106277 # mshr miss rate for StoreCondReq accesses 1701system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.043220 # mshr miss rate for demand accesses 1702system.cpu1.dcache.demand_mshr_miss_rate::total 0.043220 # mshr miss rate for demand accesses 1703system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.043220 # mshr miss rate for overall accesses 1704system.cpu1.dcache.overall_mshr_miss_rate::total 0.043220 # mshr miss rate for overall accesses 1705system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 10060.473733 # average ReadReq mshr miss latency 1706system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10060.473733 # average ReadReq mshr miss latency 1707system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 16193.618339 # average WriteReq mshr miss latency 1708system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 16193.618339 # average WriteReq mshr miss latency 1709system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 7077.183480 # average LoadLockedReq mshr miss latency 1710system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 7077.183480 # average LoadLockedReq mshr miss latency 1711system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 5359.634772 # average StoreCondReq mshr miss latency 1712system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 5359.634772 # average StoreCondReq mshr miss latency 1713system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 12082.690556 # average overall mshr miss latency 1714system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12082.690556 # average overall mshr miss latency 1715system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 12082.690556 # average overall mshr miss latency 1716system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12082.690556 # average overall mshr miss latency |
| 1702system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency 1703system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 1704system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency 1705system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency 1706system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency 1707system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 1708system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 1709 1710---------- End Simulation Statistics ---------- | 1717system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency 1718system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 1719system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency 1720system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency 1721system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency 1722system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 1723system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 1724 1725---------- End Simulation Statistics ---------- |