config.ini (11312:3d7a85d71bd1) | config.ini (11440:76b5639162af) |
---|---|
1[root] 2type=Root 3children=system 4eventq_index=0 5full_system=true 6sim_quantum=0 7time_sync_enable=false 8time_sync_period=100000000000 --- 20 unchanged lines hidden (view full) --- 29mmap_using_noreserve=false 30multi_thread=false 31num_work_ids=16 32pal=/dist/m5/system/binaries/ts_osfpal 33readfile=/z/atgutier/gem5/gem5-commit/tests/halt.sh 34symbolfile= 35system_rev=1024 36system_type=34 | 1[root] 2type=Root 3children=system 4eventq_index=0 5full_system=true 6sim_quantum=0 7time_sync_enable=false 8time_sync_period=100000000000 --- 20 unchanged lines hidden (view full) --- 29mmap_using_noreserve=false 30multi_thread=false 31num_work_ids=16 32pal=/dist/m5/system/binaries/ts_osfpal 33readfile=/z/atgutier/gem5/gem5-commit/tests/halt.sh 34symbolfile= 35system_rev=1024 36system_type=34 |
37thermal_components= 38thermal_model=Null |
|
37work_begin_ckpt_count=0 38work_begin_cpu_id_exit=-1 39work_begin_exit_count=0 40work_cpus_ckpt_count=0 41work_end_ckpt_count=0 42work_end_exit_count=0 43work_item_id=-1 44system_port=system.membus.slave[0] --- 58 unchanged lines hidden (view full) --- 103type=Cache 104children=tags 105addr_ranges=0:18446744073709551615 106assoc=4 107clk_domain=system.cpu_clk_domain 108clusivity=mostly_incl 109demand_mshr_reserve=1 110eventq_index=0 | 39work_begin_ckpt_count=0 40work_begin_cpu_id_exit=-1 41work_begin_exit_count=0 42work_cpus_ckpt_count=0 43work_end_ckpt_count=0 44work_end_exit_count=0 45work_item_id=-1 46system_port=system.membus.slave[0] --- 58 unchanged lines hidden (view full) --- 105type=Cache 106children=tags 107addr_ranges=0:18446744073709551615 108assoc=4 109clk_domain=system.cpu_clk_domain 110clusivity=mostly_incl 111demand_mshr_reserve=1 112eventq_index=0 |
111forward_snoops=true | |
112hit_latency=2 113is_read_only=false 114max_miss_count=0 115mshrs=4 116prefetch_on_access=false 117prefetcher=Null 118response_latency=2 119sequential_access=false --- 25 unchanged lines hidden (view full) --- 145type=Cache 146children=tags 147addr_ranges=0:18446744073709551615 148assoc=1 149clk_domain=system.cpu_clk_domain 150clusivity=mostly_incl 151demand_mshr_reserve=1 152eventq_index=0 | 113hit_latency=2 114is_read_only=false 115max_miss_count=0 116mshrs=4 117prefetch_on_access=false 118prefetcher=Null 119response_latency=2 120sequential_access=false --- 25 unchanged lines hidden (view full) --- 146type=Cache 147children=tags 148addr_ranges=0:18446744073709551615 149assoc=1 150clk_domain=system.cpu_clk_domain 151clusivity=mostly_incl 152demand_mshr_reserve=1 153eventq_index=0 |
153forward_snoops=true | |
154hit_latency=2 155is_read_only=true 156max_miss_count=0 157mshrs=4 158prefetch_on_access=false 159prefetcher=Null 160response_latency=2 161sequential_access=false --- 75 unchanged lines hidden (view full) --- 237type=Cache 238children=tags 239addr_ranges=0:18446744073709551615 240assoc=4 241clk_domain=system.cpu_clk_domain 242clusivity=mostly_incl 243demand_mshr_reserve=1 244eventq_index=0 | 154hit_latency=2 155is_read_only=true 156max_miss_count=0 157mshrs=4 158prefetch_on_access=false 159prefetcher=Null 160response_latency=2 161sequential_access=false --- 75 unchanged lines hidden (view full) --- 237type=Cache 238children=tags 239addr_ranges=0:18446744073709551615 240assoc=4 241clk_domain=system.cpu_clk_domain 242clusivity=mostly_incl 243demand_mshr_reserve=1 244eventq_index=0 |
245forward_snoops=true | |
246hit_latency=2 247is_read_only=false 248max_miss_count=0 249mshrs=4 250prefetch_on_access=false 251prefetcher=Null 252response_latency=2 253sequential_access=false --- 25 unchanged lines hidden (view full) --- 279type=Cache 280children=tags 281addr_ranges=0:18446744073709551615 282assoc=1 283clk_domain=system.cpu_clk_domain 284clusivity=mostly_incl 285demand_mshr_reserve=1 286eventq_index=0 | 245hit_latency=2 246is_read_only=false 247max_miss_count=0 248mshrs=4 249prefetch_on_access=false 250prefetcher=Null 251response_latency=2 252sequential_access=false --- 25 unchanged lines hidden (view full) --- 278type=Cache 279children=tags 280addr_ranges=0:18446744073709551615 281assoc=1 282clk_domain=system.cpu_clk_domain 283clusivity=mostly_incl 284demand_mshr_reserve=1 285eventq_index=0 |
287forward_snoops=true | |
288hit_latency=2 289is_read_only=true 290max_miss_count=0 291mshrs=4 292prefetch_on_access=false 293prefetcher=Null 294response_latency=2 295sequential_access=false --- 117 unchanged lines hidden (view full) --- 413type=Cache 414children=tags 415addr_ranges=0:134217727 416assoc=8 417clk_domain=system.clk_domain 418clusivity=mostly_incl 419demand_mshr_reserve=1 420eventq_index=0 | 286hit_latency=2 287is_read_only=true 288max_miss_count=0 289mshrs=4 290prefetch_on_access=false 291prefetcher=Null 292response_latency=2 293sequential_access=false --- 117 unchanged lines hidden (view full) --- 411type=Cache 412children=tags 413addr_ranges=0:134217727 414assoc=8 415clk_domain=system.clk_domain 416clusivity=mostly_incl 417demand_mshr_reserve=1 418eventq_index=0 |
421forward_snoops=false | |
422hit_latency=50 423is_read_only=false 424max_miss_count=0 425mshrs=20 426prefetch_on_access=false 427prefetcher=Null 428response_latency=50 429sequential_access=false --- 20 unchanged lines hidden (view full) --- 450type=Cache 451children=tags 452addr_ranges=0:18446744073709551615 453assoc=8 454clk_domain=system.cpu_clk_domain 455clusivity=mostly_incl 456demand_mshr_reserve=1 457eventq_index=0 | 419hit_latency=50 420is_read_only=false 421max_miss_count=0 422mshrs=20 423prefetch_on_access=false 424prefetcher=Null 425response_latency=50 426sequential_access=false --- 20 unchanged lines hidden (view full) --- 447type=Cache 448children=tags 449addr_ranges=0:18446744073709551615 450assoc=8 451clk_domain=system.cpu_clk_domain 452clusivity=mostly_incl 453demand_mshr_reserve=1 454eventq_index=0 |
458forward_snoops=true | |
459hit_latency=20 460is_read_only=false 461max_miss_count=0 462mshrs=20 463prefetch_on_access=false 464prefetcher=Null 465response_latency=20 466sequential_access=false --- 18 unchanged lines hidden (view full) --- 485 486[system.membus] 487type=CoherentXBar 488children=badaddr_responder 489clk_domain=system.clk_domain 490eventq_index=0 491forward_latency=4 492frontend_latency=3 | 455hit_latency=20 456is_read_only=false 457max_miss_count=0 458mshrs=20 459prefetch_on_access=false 460prefetcher=Null 461response_latency=20 462sequential_access=false --- 18 unchanged lines hidden (view full) --- 481 482[system.membus] 483type=CoherentXBar 484children=badaddr_responder 485clk_domain=system.clk_domain 486eventq_index=0 487forward_latency=4 488frontend_latency=3 |
489point_of_coherency=true |
|
493response_latency=2 494snoop_filter=Null 495snoop_response_latency=4 496system=system 497use_default_range=false 498width=16 499default=system.membus.badaddr_responder.pio 500master=system.bridge.slave system.physmem.port --- 53 unchanged lines hidden (view full) --- 554 555[system.toL2Bus] 556type=CoherentXBar 557children=snoop_filter 558clk_domain=system.cpu_clk_domain 559eventq_index=0 560forward_latency=0 561frontend_latency=1 | 490response_latency=2 491snoop_filter=Null 492snoop_response_latency=4 493system=system 494use_default_range=false 495width=16 496default=system.membus.badaddr_responder.pio 497master=system.bridge.slave system.physmem.port --- 53 unchanged lines hidden (view full) --- 551 552[system.toL2Bus] 553type=CoherentXBar 554children=snoop_filter 555clk_domain=system.cpu_clk_domain 556eventq_index=0 557forward_latency=0 558frontend_latency=1 |
559point_of_coherency=false |
|
562response_latency=1 563snoop_filter=system.toL2Bus.snoop_filter 564snoop_response_latency=1 565system=system 566use_default_range=false 567width=32 568master=system.l2c.cpu_side 569slave=system.cpu0.icache.mem_side system.cpu0.dcache.mem_side system.cpu1.icache.mem_side system.cpu1.dcache.mem_side --- 628 unchanged lines hidden --- | 560response_latency=1 561snoop_filter=system.toL2Bus.snoop_filter 562snoop_response_latency=1 563system=system 564use_default_range=false 565width=32 566master=system.l2c.cpu_side 567slave=system.cpu0.icache.mem_side system.cpu0.dcache.mem_side system.cpu1.icache.mem_side system.cpu1.dcache.mem_side --- 628 unchanged lines hidden --- |