| stats.txt (9265:8fe936e937bd) | stats.txt (9285:9901180cd573) |
|---|---|
| 1 2---------- Begin Simulation Statistics ---------- | 1 2---------- Begin Simulation Statistics ---------- |
| 3sim_seconds 0.076020 # Number of seconds simulated 4sim_ticks 76020082000 # Number of ticks simulated 5final_tick 76020082000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) | 3sim_seconds 0.075929 # Number of seconds simulated 4sim_ticks 75929256000 # Number of ticks simulated 5final_tick 75929256000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) |
| 6sim_freq 1000000000000 # Frequency of simulated ticks | 6sim_freq 1000000000000 # Frequency of simulated ticks |
| 7host_inst_rate 108434 # Simulator instruction rate (inst/s) 8host_op_rate 118724 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 47832871 # Simulator tick rate (ticks/s) 10host_mem_usage 232824 # Number of bytes of host memory used 11host_seconds 1589.29 # Real time elapsed on the host 12sim_insts 172333166 # Number of instructions simulated 13sim_ops 188686648 # Number of ops (including micro ops) simulated 14system.physmem.bytes_read::cpu.inst 132416 # Number of bytes read from this memory 15system.physmem.bytes_read::cpu.data 112256 # Number of bytes read from this memory 16system.physmem.bytes_read::total 244672 # Number of bytes read from this memory 17system.physmem.bytes_inst_read::cpu.inst 132416 # Number of instructions bytes read from this memory 18system.physmem.bytes_inst_read::total 132416 # Number of instructions bytes read from this memory 19system.physmem.num_reads::cpu.inst 2069 # Number of read requests responded to by this memory 20system.physmem.num_reads::cpu.data 1754 # Number of read requests responded to by this memory 21system.physmem.num_reads::total 3823 # Number of read requests responded to by this memory 22system.physmem.bw_read::cpu.inst 1741856 # Total read bandwidth from this memory (bytes/s) 23system.physmem.bw_read::cpu.data 1476662 # Total read bandwidth from this memory (bytes/s) 24system.physmem.bw_read::total 3218518 # Total read bandwidth from this memory (bytes/s) 25system.physmem.bw_inst_read::cpu.inst 1741856 # Instruction read bandwidth from this memory (bytes/s) 26system.physmem.bw_inst_read::total 1741856 # Instruction read bandwidth from this memory (bytes/s) 27system.physmem.bw_total::cpu.inst 1741856 # Total bandwidth to/from this memory (bytes/s) 28system.physmem.bw_total::cpu.data 1476662 # Total bandwidth to/from this memory (bytes/s) 29system.physmem.bw_total::total 3218518 # Total bandwidth to/from this memory (bytes/s) | 7host_inst_rate 99785 # Simulator instruction rate (inst/s) 8host_op_rate 109254 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 43964821 # Simulator tick rate (ticks/s) 10host_mem_usage 238132 # Number of bytes of host memory used 11host_seconds 1727.05 # Real time elapsed on the host 12sim_insts 172333091 # Number of instructions simulated 13sim_ops 188686573 # Number of ops (including micro ops) simulated 14system.physmem.bytes_read::cpu.inst 132864 # Number of bytes read from this memory 15system.physmem.bytes_read::cpu.data 112384 # Number of bytes read from this memory 16system.physmem.bytes_read::total 245248 # Number of bytes read from this memory 17system.physmem.bytes_inst_read::cpu.inst 132864 # Number of instructions bytes read from this memory 18system.physmem.bytes_inst_read::total 132864 # Number of instructions bytes read from this memory 19system.physmem.num_reads::cpu.inst 2076 # Number of read requests responded to by this memory 20system.physmem.num_reads::cpu.data 1756 # Number of read requests responded to by this memory 21system.physmem.num_reads::total 3832 # Number of read requests responded to by this memory 22system.physmem.bw_read::cpu.inst 1749839 # Total read bandwidth from this memory (bytes/s) 23system.physmem.bw_read::cpu.data 1480115 # Total read bandwidth from this memory (bytes/s) 24system.physmem.bw_read::total 3229954 # Total read bandwidth from this memory (bytes/s) 25system.physmem.bw_inst_read::cpu.inst 1749839 # Instruction read bandwidth from this memory (bytes/s) 26system.physmem.bw_inst_read::total 1749839 # Instruction read bandwidth from this memory (bytes/s) 27system.physmem.bw_total::cpu.inst 1749839 # Total bandwidth to/from this memory (bytes/s) 28system.physmem.bw_total::cpu.data 1480115 # Total bandwidth to/from this memory (bytes/s) 29system.physmem.bw_total::total 3229954 # Total bandwidth to/from this memory (bytes/s) |
| 30system.cpu.dtb.inst_hits 0 # ITB inst hits 31system.cpu.dtb.inst_misses 0 # ITB inst misses 32system.cpu.dtb.read_hits 0 # DTB read hits 33system.cpu.dtb.read_misses 0 # DTB read misses 34system.cpu.dtb.write_hits 0 # DTB write hits 35system.cpu.dtb.write_misses 0 # DTB write misses 36system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed 37system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA --- 27 unchanged lines hidden (view full) --- 65system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 66system.cpu.itb.read_accesses 0 # DTB read accesses 67system.cpu.itb.write_accesses 0 # DTB write accesses 68system.cpu.itb.inst_accesses 0 # ITB inst accesses 69system.cpu.itb.hits 0 # DTB hits 70system.cpu.itb.misses 0 # DTB misses 71system.cpu.itb.accesses 0 # DTB accesses 72system.cpu.workload.num_syscalls 400 # Number of system calls | 30system.cpu.dtb.inst_hits 0 # ITB inst hits 31system.cpu.dtb.inst_misses 0 # ITB inst misses 32system.cpu.dtb.read_hits 0 # DTB read hits 33system.cpu.dtb.read_misses 0 # DTB read misses 34system.cpu.dtb.write_hits 0 # DTB write hits 35system.cpu.dtb.write_misses 0 # DTB write misses 36system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed 37system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA --- 27 unchanged lines hidden (view full) --- 65system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 66system.cpu.itb.read_accesses 0 # DTB read accesses 67system.cpu.itb.write_accesses 0 # DTB write accesses 68system.cpu.itb.inst_accesses 0 # ITB inst accesses 69system.cpu.itb.hits 0 # DTB hits 70system.cpu.itb.misses 0 # DTB misses 71system.cpu.itb.accesses 0 # DTB accesses 72system.cpu.workload.num_syscalls 400 # Number of system calls |
| 73system.cpu.numCycles 152040165 # number of cpu cycles simulated | 73system.cpu.numCycles 151858513 # number of cpu cycles simulated |
| 74system.cpu.numWorkItemsStarted 0 # number of work items this cpu started 75system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed | 74system.cpu.numWorkItemsStarted 0 # number of work items this cpu started 75system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed |
| 76system.cpu.BPredUnit.lookups 96858484 # Number of BP lookups 77system.cpu.BPredUnit.condPredicted 76060964 # Number of conditional branches predicted 78system.cpu.BPredUnit.condIncorrect 6563923 # Number of conditional branches incorrect 79system.cpu.BPredUnit.BTBLookups 46433794 # Number of BTB lookups 80system.cpu.BPredUnit.BTBHits 44260375 # Number of BTB hits | 76system.cpu.BPredUnit.lookups 96795637 # Number of BP lookups 77system.cpu.BPredUnit.condPredicted 76023233 # Number of conditional branches predicted 78system.cpu.BPredUnit.condIncorrect 6554345 # Number of conditional branches incorrect 79system.cpu.BPredUnit.BTBLookups 46458722 # Number of BTB lookups 80system.cpu.BPredUnit.BTBHits 44211681 # Number of BTB hits |
| 81system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. | 81system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. |
| 82system.cpu.BPredUnit.usedRAS 4475068 # Number of times the RAS was used to get a target. 83system.cpu.BPredUnit.RASInCorrect 89115 # Number of incorrect RAS predictions. 84system.cpu.fetch.icacheStallCycles 40665802 # Number of cycles fetch is stalled on an Icache miss 85system.cpu.fetch.Insts 388394971 # Number of instructions fetch has processed 86system.cpu.fetch.Branches 96858484 # Number of branches that fetch encountered 87system.cpu.fetch.predictedBranches 48735443 # Number of branches that fetch has predicted taken 88system.cpu.fetch.Cycles 82285186 # Number of cycles fetch has run and was not squashing or blocked 89system.cpu.fetch.SquashCycles 28468460 # Number of cycles fetch has spent squashing 90system.cpu.fetch.BlockedCycles 7130109 # Number of cycles fetch has spent blocked 91system.cpu.fetch.MiscStallCycles 7 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 92system.cpu.fetch.PendingTrapStallCycles 9134 # Number of stall cycles due to pending traps | 82system.cpu.BPredUnit.usedRAS 4476295 # Number of times the RAS was used to get a target. 83system.cpu.BPredUnit.RASInCorrect 89485 # Number of incorrect RAS predictions. 84system.cpu.fetch.icacheStallCycles 40599440 # Number of cycles fetch is stalled on an Icache miss 85system.cpu.fetch.Insts 388212036 # Number of instructions fetch has processed 86system.cpu.fetch.Branches 96795637 # Number of branches that fetch encountered 87system.cpu.fetch.predictedBranches 48687976 # Number of branches that fetch has predicted taken 88system.cpu.fetch.Cycles 82231847 # Number of cycles fetch has run and was not squashing or blocked 89system.cpu.fetch.SquashCycles 28434690 # Number of cycles fetch has spent squashing 90system.cpu.fetch.BlockedCycles 7095448 # Number of cycles fetch has spent blocked 91system.cpu.fetch.MiscStallCycles 11 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 92system.cpu.fetch.PendingTrapStallCycles 8914 # Number of stall cycles due to pending traps |
| 93system.cpu.fetch.PendingQuiesceStallCycles 1 # Number of stall cycles due to pending quiesce instructions | 93system.cpu.fetch.PendingQuiesceStallCycles 1 # Number of stall cycles due to pending quiesce instructions |
| 94system.cpu.fetch.CacheLines 37715921 # Number of cache lines fetched 95system.cpu.fetch.IcacheSquashes 1893970 # Number of outstanding Icache misses that were squashed 96system.cpu.fetch.rateDist::samples 151978869 # Number of instructions fetched each cycle (Total) 97system.cpu.fetch.rateDist::mean 2.797548 # Number of instructions fetched each cycle (Total) 98system.cpu.fetch.rateDist::stdev 3.152738 # Number of instructions fetched each cycle (Total) | 94system.cpu.fetch.CacheLines 37656314 # Number of cache lines fetched 95system.cpu.fetch.IcacheSquashes 1885789 # Number of outstanding Icache misses that were squashed 96system.cpu.fetch.rateDist::samples 151799953 # Number of instructions fetched each cycle (Total) 97system.cpu.fetch.rateDist::mean 2.799634 # Number of instructions fetched each cycle (Total) 98system.cpu.fetch.rateDist::stdev 3.153355 # Number of instructions fetched each cycle (Total) |
| 99system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) | 99system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) |
| 100system.cpu.fetch.rateDist::0 69866943 45.97% 45.97% # Number of instructions fetched each cycle (Total) 101system.cpu.fetch.rateDist::1 5495765 3.62% 49.59% # Number of instructions fetched each cycle (Total) 102system.cpu.fetch.rateDist::2 10729414 7.06% 56.65% # Number of instructions fetched each cycle (Total) 103system.cpu.fetch.rateDist::3 10452168 6.88% 63.52% # Number of instructions fetched each cycle (Total) 104system.cpu.fetch.rateDist::4 8790327 5.78% 69.31% # Number of instructions fetched each cycle (Total) 105system.cpu.fetch.rateDist::5 6826108 4.49% 73.80% # Number of instructions fetched each cycle (Total) 106system.cpu.fetch.rateDist::6 6308927 4.15% 77.95% # Number of instructions fetched each cycle (Total) 107system.cpu.fetch.rateDist::7 8362057 5.50% 83.45% # Number of instructions fetched each cycle (Total) 108system.cpu.fetch.rateDist::8 25147160 16.55% 100.00% # Number of instructions fetched each cycle (Total) | 100system.cpu.fetch.rateDist::0 69738143 45.94% 45.94% # Number of instructions fetched each cycle (Total) 101system.cpu.fetch.rateDist::1 5498940 3.62% 49.56% # Number of instructions fetched each cycle (Total) 102system.cpu.fetch.rateDist::2 10708649 7.05% 56.62% # Number of instructions fetched each cycle (Total) 103system.cpu.fetch.rateDist::3 10436622 6.88% 63.49% # Number of instructions fetched each cycle (Total) 104system.cpu.fetch.rateDist::4 8785452 5.79% 69.28% # Number of instructions fetched each cycle (Total) 105system.cpu.fetch.rateDist::5 6828707 4.50% 73.78% # Number of instructions fetched each cycle (Total) 106system.cpu.fetch.rateDist::6 6299043 4.15% 77.93% # Number of instructions fetched each cycle (Total) 107system.cpu.fetch.rateDist::7 8356617 5.51% 83.43% # Number of instructions fetched each cycle (Total) 108system.cpu.fetch.rateDist::8 25147780 16.57% 100.00% # Number of instructions fetched each cycle (Total) |
| 109system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 110system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 111system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) | 109system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 110system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 111system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) |
| 112system.cpu.fetch.rateDist::total 151978869 # Number of instructions fetched each cycle (Total) 113system.cpu.fetch.branchRate 0.637059 # Number of branch fetches per cycle 114system.cpu.fetch.rate 2.554555 # Number of inst fetches per cycle 115system.cpu.decode.IdleCycles 46697521 # Number of cycles decode is idle 116system.cpu.decode.BlockedCycles 5834788 # Number of cycles decode is blocked 117system.cpu.decode.RunCycles 76594287 # Number of cycles decode is running 118system.cpu.decode.UnblockCycles 1116884 # Number of cycles decode is unblocking 119system.cpu.decode.SquashCycles 21735389 # Number of cycles decode is squashing 120system.cpu.decode.BranchResolved 14843189 # Number of times decode resolved a branch 121system.cpu.decode.BranchMispred 162820 # Number of times decode detected a branch misprediction 122system.cpu.decode.DecodedInsts 401520259 # Number of instructions handled by decode 123system.cpu.decode.SquashedInsts 676254 # Number of squashed instructions handled by decode 124system.cpu.rename.SquashCycles 21735389 # Number of cycles rename is squashing 125system.cpu.rename.IdleCycles 52210117 # Number of cycles rename is idle 126system.cpu.rename.BlockCycles 723485 # Number of cycles rename is blocking 127system.cpu.rename.serializeStallCycles 695226 # count of cycles rename stalled for serializing inst 128system.cpu.rename.RunCycles 72137663 # Number of cycles rename is running 129system.cpu.rename.UnblockCycles 4476989 # Number of cycles rename is unblocking 130system.cpu.rename.RenamedInsts 379210260 # Number of instructions processed by rename | 112system.cpu.fetch.rateDist::total 151799953 # Number of instructions fetched each cycle (Total) 113system.cpu.fetch.branchRate 0.637407 # Number of branch fetches per cycle 114system.cpu.fetch.rate 2.556406 # Number of inst fetches per cycle 115system.cpu.decode.IdleCycles 46621790 # Number of cycles decode is idle 116system.cpu.decode.BlockedCycles 5807519 # Number of cycles decode is blocked 117system.cpu.decode.RunCycles 76550031 # Number of cycles decode is running 118system.cpu.decode.UnblockCycles 1109408 # Number of cycles decode is unblocking 119system.cpu.decode.SquashCycles 21711205 # Number of cycles decode is squashing 120system.cpu.decode.BranchResolved 14812709 # Number of times decode resolved a branch 121system.cpu.decode.BranchMispred 162826 # Number of times decode detected a branch misprediction 122system.cpu.decode.DecodedInsts 401248063 # Number of instructions handled by decode 123system.cpu.decode.SquashedInsts 743977 # Number of squashed instructions handled by decode 124system.cpu.rename.SquashCycles 21711205 # Number of cycles rename is squashing 125system.cpu.rename.IdleCycles 52126095 # Number of cycles rename is idle 126system.cpu.rename.BlockCycles 710072 # Number of cycles rename is blocking 127system.cpu.rename.serializeStallCycles 694282 # count of cycles rename stalled for serializing inst 128system.cpu.rename.RunCycles 72094443 # Number of cycles rename is running 129system.cpu.rename.UnblockCycles 4463856 # Number of cycles rename is unblocking 130system.cpu.rename.RenamedInsts 378978195 # Number of instructions processed by rename |
| 131system.cpu.rename.ROBFullEvents 4 # Number of times rename has blocked due to ROB full | 131system.cpu.rename.ROBFullEvents 4 # Number of times rename has blocked due to ROB full |
| 132system.cpu.rename.IQFullEvents 320036 # Number of times rename has blocked due to IQ full 133system.cpu.rename.LSQFullEvents 3584710 # Number of times rename has blocked due to LSQ full 134system.cpu.rename.RenamedOperands 642738695 # Number of destination operands rename has renamed 135system.cpu.rename.RenameLookups 1615361151 # Number of register rename lookups that rename has made 136system.cpu.rename.int_rename_lookups 1597815620 # Number of integer rename lookups 137system.cpu.rename.fp_rename_lookups 17545531 # Number of floating rename lookups 138system.cpu.rename.CommittedMaps 298092371 # Number of HB maps that are committed 139system.cpu.rename.UndoneMaps 344646324 # Number of HB maps that are undone due to squashing 140system.cpu.rename.serializingInsts 33437 # count of serializing insts renamed 141system.cpu.rename.tempSerializingInsts 33435 # count of temporary serializing insts renamed 142system.cpu.rename.skidInsts 12677945 # count of insts added to the skid buffer 143system.cpu.memDep0.insertedLoads 44005038 # Number of loads inserted to the mem dependence unit. 144system.cpu.memDep0.insertedStores 16906133 # Number of stores inserted to the mem dependence unit. 145system.cpu.memDep0.conflictingLoads 5806665 # Number of conflicting loads. 146system.cpu.memDep0.conflictingStores 3723076 # Number of conflicting stores. 147system.cpu.iq.iqInstsAdded 335023972 # Number of instructions added to the IQ (excludes non-spec) 148system.cpu.iq.iqNonSpecInstsAdded 55533 # Number of non-speculative instructions added to the IQ 149system.cpu.iq.iqInstsIssued 252928025 # Number of instructions issued 150system.cpu.iq.iqSquashedInstsIssued 900898 # Number of squashed instructions issued 151system.cpu.iq.iqSquashedInstsExamined 145168889 # Number of squashed instructions iterated over during squash; mainly for profiling 152system.cpu.iq.iqSquashedOperandsExamined 374298631 # Number of squashed operands that are examined and possibly removed from graph 153system.cpu.iq.iqSquashedNonSpecRemoved 4288 # Number of squashed non-spec instructions that were removed 154system.cpu.iq.issued_per_cycle::samples 151978869 # Number of insts issued each cycle 155system.cpu.iq.issued_per_cycle::mean 1.664232 # Number of insts issued each cycle 156system.cpu.iq.issued_per_cycle::stdev 1.759052 # Number of insts issued each cycle | 132system.cpu.rename.IQFullEvents 318341 # Number of times rename has blocked due to IQ full 133system.cpu.rename.LSQFullEvents 3575220 # Number of times rename has blocked due to LSQ full 134system.cpu.rename.RenamedOperands 642418416 # Number of destination operands rename has renamed 135system.cpu.rename.RenameLookups 1614444989 # Number of register rename lookups that rename has made 136system.cpu.rename.int_rename_lookups 1596851669 # Number of integer rename lookups 137system.cpu.rename.fp_rename_lookups 17593320 # Number of floating rename lookups 138system.cpu.rename.CommittedMaps 298092251 # Number of HB maps that are committed 139system.cpu.rename.UndoneMaps 344326165 # Number of HB maps that are undone due to squashing 140system.cpu.rename.serializingInsts 33370 # count of serializing insts renamed 141system.cpu.rename.tempSerializingInsts 33366 # count of temporary serializing insts renamed 142system.cpu.rename.skidInsts 12643089 # count of insts added to the skid buffer 143system.cpu.memDep0.insertedLoads 43991113 # Number of loads inserted to the mem dependence unit. 144system.cpu.memDep0.insertedStores 16880527 # Number of stores inserted to the mem dependence unit. 145system.cpu.memDep0.conflictingLoads 5791698 # Number of conflicting loads. 146system.cpu.memDep0.conflictingStores 3695359 # Number of conflicting stores. 147system.cpu.iq.iqInstsAdded 334838724 # Number of instructions added to the IQ (excludes non-spec) 148system.cpu.iq.iqNonSpecInstsAdded 55508 # Number of non-speculative instructions added to the IQ 149system.cpu.iq.iqInstsIssued 252834206 # Number of instructions issued 150system.cpu.iq.iqSquashedInstsIssued 902162 # Number of squashed instructions issued 151system.cpu.iq.iqSquashedInstsExamined 144982237 # Number of squashed instructions iterated over during squash; mainly for profiling 152system.cpu.iq.iqSquashedOperandsExamined 373879643 # Number of squashed operands that are examined and possibly removed from graph 153system.cpu.iq.iqSquashedNonSpecRemoved 4278 # Number of squashed non-spec instructions that were removed 154system.cpu.iq.issued_per_cycle::samples 151799953 # Number of insts issued each cycle 155system.cpu.iq.issued_per_cycle::mean 1.665575 # Number of insts issued each cycle 156system.cpu.iq.issued_per_cycle::stdev 1.759908 # Number of insts issued each cycle |
| 157system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle | 157system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle |
| 158system.cpu.iq.issued_per_cycle::0 58441388 38.45% 38.45% # Number of insts issued each cycle 159system.cpu.iq.issued_per_cycle::1 23049169 15.17% 53.62% # Number of insts issued each cycle 160system.cpu.iq.issued_per_cycle::2 25167243 16.56% 70.18% # Number of insts issued each cycle 161system.cpu.iq.issued_per_cycle::3 20506081 13.49% 83.67% # Number of insts issued each cycle 162system.cpu.iq.issued_per_cycle::4 12879623 8.47% 92.15% # Number of insts issued each cycle 163system.cpu.iq.issued_per_cycle::5 6582625 4.33% 96.48% # Number of insts issued each cycle 164system.cpu.iq.issued_per_cycle::6 4058401 2.67% 99.15% # Number of insts issued each cycle 165system.cpu.iq.issued_per_cycle::7 1110608 0.73% 99.88% # Number of insts issued each cycle 166system.cpu.iq.issued_per_cycle::8 183731 0.12% 100.00% # Number of insts issued each cycle | 158system.cpu.iq.issued_per_cycle::0 58349265 38.44% 38.44% # Number of insts issued each cycle 159system.cpu.iq.issued_per_cycle::1 22992328 15.15% 53.58% # Number of insts issued each cycle 160system.cpu.iq.issued_per_cycle::2 25145387 16.56% 70.15% # Number of insts issued each cycle 161system.cpu.iq.issued_per_cycle::3 20486668 13.50% 83.65% # Number of insts issued each cycle 162system.cpu.iq.issued_per_cycle::4 12884605 8.49% 92.13% # Number of insts issued each cycle 163system.cpu.iq.issued_per_cycle::5 6585084 4.34% 96.47% # Number of insts issued each cycle 164system.cpu.iq.issued_per_cycle::6 4053755 2.67% 99.14% # Number of insts issued each cycle 165system.cpu.iq.issued_per_cycle::7 1118158 0.74% 99.88% # Number of insts issued each cycle 166system.cpu.iq.issued_per_cycle::8 184703 0.12% 100.00% # Number of insts issued each cycle |
| 167system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 168system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 169system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle | 167system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 168system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 169system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle |
| 170system.cpu.iq.issued_per_cycle::total 151978869 # Number of insts issued each cycle | 170system.cpu.iq.issued_per_cycle::total 151799953 # Number of insts issued each cycle |
| 171system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available | 171system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available |
| 172system.cpu.iq.fu_full::IntAlu 958151 37.34% 37.34% # attempts to use FU when none available 173system.cpu.iq.fu_full::IntMult 5590 0.22% 37.56% # attempts to use FU when none available 174system.cpu.iq.fu_full::IntDiv 0 0.00% 37.56% # attempts to use FU when none available 175system.cpu.iq.fu_full::FloatAdd 0 0.00% 37.56% # attempts to use FU when none available 176system.cpu.iq.fu_full::FloatCmp 0 0.00% 37.56% # attempts to use FU when none available 177system.cpu.iq.fu_full::FloatCvt 0 0.00% 37.56% # attempts to use FU when none available 178system.cpu.iq.fu_full::FloatMult 0 0.00% 37.56% # attempts to use FU when none available 179system.cpu.iq.fu_full::FloatDiv 0 0.00% 37.56% # attempts to use FU when none available 180system.cpu.iq.fu_full::FloatSqrt 0 0.00% 37.56% # attempts to use FU when none available 181system.cpu.iq.fu_full::SimdAdd 0 0.00% 37.56% # attempts to use FU when none available 182system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 37.56% # attempts to use FU when none available 183system.cpu.iq.fu_full::SimdAlu 0 0.00% 37.56% # attempts to use FU when none available 184system.cpu.iq.fu_full::SimdCmp 0 0.00% 37.56% # attempts to use FU when none available 185system.cpu.iq.fu_full::SimdCvt 0 0.00% 37.56% # attempts to use FU when none available 186system.cpu.iq.fu_full::SimdMisc 0 0.00% 37.56% # attempts to use FU when none available 187system.cpu.iq.fu_full::SimdMult 0 0.00% 37.56% # attempts to use FU when none available 188system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 37.56% # attempts to use FU when none available 189system.cpu.iq.fu_full::SimdShift 0 0.00% 37.56% # attempts to use FU when none available 190system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 37.56% # attempts to use FU when none available 191system.cpu.iq.fu_full::SimdSqrt 0 0.00% 37.56% # attempts to use FU when none available 192system.cpu.iq.fu_full::SimdFloatAdd 95 0.00% 37.57% # attempts to use FU when none available 193system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 37.57% # attempts to use FU when none available 194system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 37.57% # attempts to use FU when none available 195system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 37.57% # attempts to use FU when none available 196system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 37.57% # attempts to use FU when none available 197system.cpu.iq.fu_full::SimdFloatMisc 28 0.00% 37.57% # attempts to use FU when none available 198system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 37.57% # attempts to use FU when none available 199system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 37.57% # attempts to use FU when none available 200system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 37.57% # attempts to use FU when none available 201system.cpu.iq.fu_full::MemRead 1196632 46.64% 84.21% # attempts to use FU when none available 202system.cpu.iq.fu_full::MemWrite 405192 15.79% 100.00% # attempts to use FU when none available | 172system.cpu.iq.fu_full::IntAlu 967156 37.45% 37.45% # attempts to use FU when none available 173system.cpu.iq.fu_full::IntMult 5599 0.22% 37.67% # attempts to use FU when none available 174system.cpu.iq.fu_full::IntDiv 0 0.00% 37.67% # attempts to use FU when none available 175system.cpu.iq.fu_full::FloatAdd 0 0.00% 37.67% # attempts to use FU when none available 176system.cpu.iq.fu_full::FloatCmp 0 0.00% 37.67% # attempts to use FU when none available 177system.cpu.iq.fu_full::FloatCvt 0 0.00% 37.67% # attempts to use FU when none available 178system.cpu.iq.fu_full::FloatMult 0 0.00% 37.67% # attempts to use FU when none available 179system.cpu.iq.fu_full::FloatDiv 0 0.00% 37.67% # attempts to use FU when none available 180system.cpu.iq.fu_full::FloatSqrt 0 0.00% 37.67% # attempts to use FU when none available 181system.cpu.iq.fu_full::SimdAdd 0 0.00% 37.67% # attempts to use FU when none available 182system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 37.67% # attempts to use FU when none available 183system.cpu.iq.fu_full::SimdAlu 0 0.00% 37.67% # attempts to use FU when none available 184system.cpu.iq.fu_full::SimdCmp 0 0.00% 37.67% # attempts to use FU when none available 185system.cpu.iq.fu_full::SimdCvt 0 0.00% 37.67% # attempts to use FU when none available 186system.cpu.iq.fu_full::SimdMisc 0 0.00% 37.67% # attempts to use FU when none available 187system.cpu.iq.fu_full::SimdMult 0 0.00% 37.67% # attempts to use FU when none available 188system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 37.67% # attempts to use FU when none available 189system.cpu.iq.fu_full::SimdShift 0 0.00% 37.67% # attempts to use FU when none available 190system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 37.67% # attempts to use FU when none available 191system.cpu.iq.fu_full::SimdSqrt 0 0.00% 37.67% # attempts to use FU when none available 192system.cpu.iq.fu_full::SimdFloatAdd 95 0.00% 37.67% # attempts to use FU when none available 193system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 37.67% # attempts to use FU when none available 194system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 37.67% # attempts to use FU when none available 195system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 37.67% # attempts to use FU when none available 196system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 37.67% # attempts to use FU when none available 197system.cpu.iq.fu_full::SimdFloatMisc 33 0.00% 37.67% # attempts to use FU when none available 198system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 37.67% # attempts to use FU when none available 199system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 37.67% # attempts to use FU when none available 200system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 37.67% # attempts to use FU when none available 201system.cpu.iq.fu_full::MemRead 1198375 46.40% 84.07% # attempts to use FU when none available 202system.cpu.iq.fu_full::MemWrite 411308 15.93% 100.00% # attempts to use FU when none available |
| 203system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 204system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 205system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued | 203system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 204system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 205system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued |
| 206system.cpu.iq.FU_type_0::IntAlu 197423347 78.06% 78.06% # Type of FU issued 207system.cpu.iq.FU_type_0::IntMult 995576 0.39% 78.45% # Type of FU issued | 206system.cpu.iq.FU_type_0::IntAlu 197345283 78.05% 78.05% # Type of FU issued 207system.cpu.iq.FU_type_0::IntMult 996010 0.39% 78.45% # Type of FU issued |
| 208system.cpu.iq.FU_type_0::IntDiv 0 0.00% 78.45% # Type of FU issued 209system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 78.45% # Type of FU issued 210system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 78.45% # Type of FU issued 211system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 78.45% # Type of FU issued 212system.cpu.iq.FU_type_0::FloatMult 0 0.00% 78.45% # Type of FU issued 213system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 78.45% # Type of FU issued 214system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 78.45% # Type of FU issued 215system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 78.45% # Type of FU issued 216system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 78.45% # Type of FU issued 217system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 78.45% # Type of FU issued 218system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 78.45% # Type of FU issued 219system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 78.45% # Type of FU issued 220system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 78.45% # Type of FU issued 221system.cpu.iq.FU_type_0::SimdMult 0 0.00% 78.45% # Type of FU issued 222system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 78.45% # Type of FU issued 223system.cpu.iq.FU_type_0::SimdShift 0 0.00% 78.45% # Type of FU issued 224system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 78.45% # Type of FU issued 225system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 78.45% # Type of FU issued | 208system.cpu.iq.FU_type_0::IntDiv 0 0.00% 78.45% # Type of FU issued 209system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 78.45% # Type of FU issued 210system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 78.45% # Type of FU issued 211system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 78.45% # Type of FU issued 212system.cpu.iq.FU_type_0::FloatMult 0 0.00% 78.45% # Type of FU issued 213system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 78.45% # Type of FU issued 214system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 78.45% # Type of FU issued 215system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 78.45% # Type of FU issued 216system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 78.45% # Type of FU issued 217system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 78.45% # Type of FU issued 218system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 78.45% # Type of FU issued 219system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 78.45% # Type of FU issued 220system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 78.45% # Type of FU issued 221system.cpu.iq.FU_type_0::SimdMult 0 0.00% 78.45% # Type of FU issued 222system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 78.45% # Type of FU issued 223system.cpu.iq.FU_type_0::SimdShift 0 0.00% 78.45% # Type of FU issued 224system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 78.45% # Type of FU issued 225system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 78.45% # Type of FU issued |
| 226system.cpu.iq.FU_type_0::SimdFloatAdd 33202 0.01% 78.46% # Type of FU issued | 226system.cpu.iq.FU_type_0::SimdFloatAdd 33191 0.01% 78.46% # Type of FU issued |
| 227system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 78.46% # Type of FU issued | 227system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 78.46% # Type of FU issued |
| 228system.cpu.iq.FU_type_0::SimdFloatCmp 163925 0.06% 78.53% # Type of FU issued 229system.cpu.iq.FU_type_0::SimdFloatCvt 254716 0.10% 78.63% # Type of FU issued 230system.cpu.iq.FU_type_0::SimdFloatDiv 76426 0.03% 78.66% # Type of FU issued 231system.cpu.iq.FU_type_0::SimdFloatMisc 467079 0.18% 78.84% # Type of FU issued 232system.cpu.iq.FU_type_0::SimdFloatMult 206343 0.08% 78.92% # Type of FU issued 233system.cpu.iq.FU_type_0::SimdFloatMultAcc 71849 0.03% 78.95% # Type of FU issued 234system.cpu.iq.FU_type_0::SimdFloatSqrt 319 0.00% 78.95% # Type of FU issued 235system.cpu.iq.FU_type_0::MemRead 39030082 15.43% 94.38% # Type of FU issued 236system.cpu.iq.FU_type_0::MemWrite 14205161 5.62% 100.00% # Type of FU issued | 228system.cpu.iq.FU_type_0::SimdFloatCmp 164019 0.06% 78.53% # Type of FU issued 229system.cpu.iq.FU_type_0::SimdFloatCvt 254959 0.10% 78.63% # Type of FU issued 230system.cpu.iq.FU_type_0::SimdFloatDiv 76456 0.03% 78.66% # Type of FU issued 231system.cpu.iq.FU_type_0::SimdFloatMisc 467688 0.18% 78.84% # Type of FU issued 232system.cpu.iq.FU_type_0::SimdFloatMult 206418 0.08% 78.92% # Type of FU issued 233system.cpu.iq.FU_type_0::SimdFloatMultAcc 71860 0.03% 78.95% # Type of FU issued 234system.cpu.iq.FU_type_0::SimdFloatSqrt 321 0.00% 78.95% # Type of FU issued 235system.cpu.iq.FU_type_0::MemRead 39024792 15.43% 94.39% # Type of FU issued 236system.cpu.iq.FU_type_0::MemWrite 14193209 5.61% 100.00% # Type of FU issued |
| 237system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 238system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued | 237system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 238system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued |
| 239system.cpu.iq.FU_type_0::total 252928025 # Type of FU issued 240system.cpu.iq.rate 1.663561 # Inst issue rate 241system.cpu.iq.fu_busy_cnt 2565688 # FU busy when requested 242system.cpu.iq.fu_busy_rate 0.010144 # FU busy rate (busy events/executed inst) 243system.cpu.iq.int_inst_queue_reads 657530631 # Number of integer instruction queue reads 244system.cpu.iq.int_inst_queue_writes 478025695 # Number of integer instruction queue writes 245system.cpu.iq.int_inst_queue_wakeup_accesses 240682393 # Number of integer instruction queue wakeup accesses 246system.cpu.iq.fp_inst_queue_reads 3770874 # Number of floating instruction queue reads 247system.cpu.iq.fp_inst_queue_writes 2241416 # Number of floating instruction queue writes 248system.cpu.iq.fp_inst_queue_wakeup_accesses 1850793 # Number of floating instruction queue wakeup accesses 249system.cpu.iq.int_alu_accesses 253600335 # Number of integer alu accesses 250system.cpu.iq.fp_alu_accesses 1893378 # Number of floating point alu accesses 251system.cpu.iew.lsq.thread0.forwLoads 2031332 # Number of loads that had data forwarded from stores | 239system.cpu.iq.FU_type_0::total 252834206 # Type of FU issued 240system.cpu.iq.rate 1.664933 # Inst issue rate 241system.cpu.iq.fu_busy_cnt 2582566 # FU busy when requested 242system.cpu.iq.fu_busy_rate 0.010214 # FU busy rate (busy events/executed inst) 243system.cpu.iq.int_inst_queue_reads 657177755 # Number of integer instruction queue reads 244system.cpu.iq.int_inst_queue_writes 477646556 # Number of integer instruction queue writes 245system.cpu.iq.int_inst_queue_wakeup_accesses 240591983 # Number of integer instruction queue wakeup accesses 246system.cpu.iq.fp_inst_queue_reads 3775338 # Number of floating instruction queue reads 247system.cpu.iq.fp_inst_queue_writes 2248788 # Number of floating instruction queue writes 248system.cpu.iq.fp_inst_queue_wakeup_accesses 1851684 # Number of floating instruction queue wakeup accesses 249system.cpu.iq.int_alu_accesses 253520354 # Number of integer alu accesses 250system.cpu.iq.fp_alu_accesses 1896418 # Number of floating point alu accesses 251system.cpu.iew.lsq.thread0.forwLoads 2029780 # Number of loads that had data forwarded from stores |
| 252system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address | 252system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address |
| 253system.cpu.iew.lsq.thread0.squashedLoads 14149525 # Number of loads squashed 254system.cpu.iew.lsq.thread0.ignoredResponses 17193 # Number of memory responses ignored because the instruction is squashed 255system.cpu.iew.lsq.thread0.memOrderViolation 19478 # Number of memory ordering violations 256system.cpu.iew.lsq.thread0.squashedStores 4255470 # Number of stores squashed | 253system.cpu.iew.lsq.thread0.squashedLoads 14135615 # Number of loads squashed 254system.cpu.iew.lsq.thread0.ignoredResponses 17349 # Number of memory responses ignored because the instruction is squashed 255system.cpu.iew.lsq.thread0.memOrderViolation 19653 # Number of memory ordering violations 256system.cpu.iew.lsq.thread0.squashedStores 4229879 # Number of stores squashed |
| 257system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 258system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding | 257system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 258system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding |
| 259system.cpu.iew.lsq.thread0.rescheduledLoads 3 # Number of loads that were rescheduled | 259system.cpu.iew.lsq.thread0.rescheduledLoads 4 # Number of loads that were rescheduled |
| 260system.cpu.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked 261system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle | 260system.cpu.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked 261system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle |
| 262system.cpu.iew.iewSquashCycles 21735389 # Number of cycles IEW is squashing 263system.cpu.iew.iewBlockCycles 15851 # Number of cycles IEW is blocking 264system.cpu.iew.iewUnblockCycles 654 # Number of cycles IEW is unblocking 265system.cpu.iew.iewDispatchedInsts 335097391 # Number of instructions dispatched to IQ 266system.cpu.iew.iewDispSquashedInsts 841360 # Number of squashed instructions skipped by dispatch 267system.cpu.iew.iewDispLoadInsts 44005038 # Number of dispatched load instructions 268system.cpu.iew.iewDispStoreInsts 16906133 # Number of dispatched store instructions 269system.cpu.iew.iewDispNonSpecInsts 32986 # Number of dispatched non-speculative instructions 270system.cpu.iew.iewIQFullEvents 165 # Number of times the IQ has become full, causing a stall 271system.cpu.iew.iewLSQFullEvents 265 # Number of times the LSQ has become full, causing a stall 272system.cpu.iew.memOrderViolationEvents 19478 # Number of memory order violations 273system.cpu.iew.predictedTakenIncorrect 4108816 # Number of branches that were predicted taken incorrectly 274system.cpu.iew.predictedNotTakenIncorrect 3932770 # Number of branches that were predicted not taken incorrectly 275system.cpu.iew.branchMispredicts 8041586 # Number of branch mispredicts detected at execute 276system.cpu.iew.iewExecutedInsts 245927260 # Number of executed instructions 277system.cpu.iew.iewExecLoadInsts 37410682 # Number of load instructions executed 278system.cpu.iew.iewExecSquashedInsts 7000765 # Number of squashed instructions skipped in execute | 262system.cpu.iew.iewSquashCycles 21711205 # Number of cycles IEW is squashing 263system.cpu.iew.iewBlockCycles 12896 # Number of cycles IEW is blocking 264system.cpu.iew.iewUnblockCycles 616 # Number of cycles IEW is unblocking 265system.cpu.iew.iewDispatchedInsts 334912035 # Number of instructions dispatched to IQ 266system.cpu.iew.iewDispSquashedInsts 838129 # Number of squashed instructions skipped by dispatch 267system.cpu.iew.iewDispLoadInsts 43991113 # Number of dispatched load instructions 268system.cpu.iew.iewDispStoreInsts 16880527 # Number of dispatched store instructions 269system.cpu.iew.iewDispNonSpecInsts 32938 # Number of dispatched non-speculative instructions 270system.cpu.iew.iewIQFullEvents 159 # Number of times the IQ has become full, causing a stall 271system.cpu.iew.iewLSQFullEvents 266 # Number of times the LSQ has become full, causing a stall 272system.cpu.iew.memOrderViolationEvents 19653 # Number of memory order violations 273system.cpu.iew.predictedTakenIncorrect 4103971 # Number of branches that were predicted taken incorrectly 274system.cpu.iew.predictedNotTakenIncorrect 3924992 # Number of branches that were predicted not taken incorrectly 275system.cpu.iew.branchMispredicts 8028963 # Number of branch mispredicts detected at execute 276system.cpu.iew.iewExecutedInsts 245839126 # Number of executed instructions 277system.cpu.iew.iewExecLoadInsts 37402304 # Number of load instructions executed 278system.cpu.iew.iewExecSquashedInsts 6995080 # Number of squashed instructions skipped in execute |
| 279system.cpu.iew.exec_swp 0 # number of swp insts executed | 279system.cpu.iew.exec_swp 0 # number of swp insts executed |
| 280system.cpu.iew.exec_nop 17886 # number of nop insts executed 281system.cpu.iew.exec_refs 51227779 # number of memory reference insts executed 282system.cpu.iew.exec_branches 54055496 # Number of branches executed 283system.cpu.iew.exec_stores 13817097 # Number of stores executed 284system.cpu.iew.exec_rate 1.617515 # Inst execution rate 285system.cpu.iew.wb_sent 243665877 # cumulative count of insts sent to commit 286system.cpu.iew.wb_count 242533186 # cumulative count of insts written-back 287system.cpu.iew.wb_producers 150106940 # num instructions producing a value 288system.cpu.iew.wb_consumers 269220391 # num instructions consuming a value | 280system.cpu.iew.exec_nop 17803 # number of nop insts executed 281system.cpu.iew.exec_refs 51215601 # number of memory reference insts executed 282system.cpu.iew.exec_branches 54034095 # Number of branches executed 283system.cpu.iew.exec_stores 13813297 # Number of stores executed 284system.cpu.iew.exec_rate 1.618870 # Inst execution rate 285system.cpu.iew.wb_sent 243576806 # cumulative count of insts sent to commit 286system.cpu.iew.wb_count 242443667 # cumulative count of insts written-back 287system.cpu.iew.wb_producers 150073604 # num instructions producing a value 288system.cpu.iew.wb_consumers 269189037 # num instructions consuming a value |
| 289system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ | 289system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ |
| 290system.cpu.iew.wb_rate 1.595192 # insts written-back per cycle 291system.cpu.iew.wb_fanout 0.557562 # average fanout of values written-back | 290system.cpu.iew.wb_rate 1.596510 # insts written-back per cycle 291system.cpu.iew.wb_fanout 0.557503 # average fanout of values written-back |
| 292system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ | 292system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ |
| 293system.cpu.commit.commitSquashedInsts 146396335 # The number of squashed insts skipped by commit 294system.cpu.commit.commitNonSpecStalls 51245 # The number of times commit has been forced to stall to communicate backwards 295system.cpu.commit.branchMispredicts 6410682 # The number of times a branch was mispredicted 296system.cpu.commit.committed_per_cycle::samples 130243481 # Number of insts commited each cycle 297system.cpu.commit.committed_per_cycle::mean 1.448833 # Number of insts commited each cycle 298system.cpu.commit.committed_per_cycle::stdev 2.161152 # Number of insts commited each cycle | 293system.cpu.commit.commitSquashedInsts 146211047 # The number of squashed insts skipped by commit 294system.cpu.commit.commitNonSpecStalls 51230 # The number of times commit has been forced to stall to communicate backwards 295system.cpu.commit.branchMispredicts 6401258 # The number of times a branch was mispredicted 296system.cpu.commit.committed_per_cycle::samples 130088749 # Number of insts commited each cycle 297system.cpu.commit.committed_per_cycle::mean 1.450556 # Number of insts commited each cycle 298system.cpu.commit.committed_per_cycle::stdev 2.162504 # Number of insts commited each cycle |
| 299system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle | 299system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle |
| 300system.cpu.commit.committed_per_cycle::0 59985952 46.06% 46.06% # Number of insts commited each cycle 301system.cpu.commit.committed_per_cycle::1 32109376 24.65% 70.71% # Number of insts commited each cycle 302system.cpu.commit.committed_per_cycle::2 13980234 10.73% 81.44% # Number of insts commited each cycle 303system.cpu.commit.committed_per_cycle::3 7652770 5.88% 87.32% # Number of insts commited each cycle 304system.cpu.commit.committed_per_cycle::4 4424001 3.40% 90.72% # Number of insts commited each cycle 305system.cpu.commit.committed_per_cycle::5 1333573 1.02% 91.74% # Number of insts commited each cycle 306system.cpu.commit.committed_per_cycle::6 1734640 1.33% 93.07% # Number of insts commited each cycle 307system.cpu.commit.committed_per_cycle::7 1282307 0.98% 94.06% # Number of insts commited each cycle 308system.cpu.commit.committed_per_cycle::8 7740628 5.94% 100.00% # Number of insts commited each cycle | 300system.cpu.commit.committed_per_cycle::0 59880842 46.03% 46.03% # Number of insts commited each cycle 301system.cpu.commit.committed_per_cycle::1 32046581 24.63% 70.67% # Number of insts commited each cycle 302system.cpu.commit.committed_per_cycle::2 13987597 10.75% 81.42% # Number of insts commited each cycle 303system.cpu.commit.committed_per_cycle::3 7657894 5.89% 87.30% # Number of insts commited each cycle 304system.cpu.commit.committed_per_cycle::4 4414755 3.39% 90.70% # Number of insts commited each cycle 305system.cpu.commit.committed_per_cycle::5 1334314 1.03% 91.72% # Number of insts commited each cycle 306system.cpu.commit.committed_per_cycle::6 1737378 1.34% 93.06% # Number of insts commited each cycle 307system.cpu.commit.committed_per_cycle::7 1284458 0.99% 94.05% # Number of insts commited each cycle 308system.cpu.commit.committed_per_cycle::8 7744930 5.95% 100.00% # Number of insts commited each cycle |
| 309system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 310system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 311system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle | 309system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 310system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 311system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle |
| 312system.cpu.commit.committed_per_cycle::total 130243481 # Number of insts commited each cycle 313system.cpu.commit.committedInsts 172347554 # Number of instructions committed 314system.cpu.commit.committedOps 188701036 # Number of ops (including micro ops) committed | 312system.cpu.commit.committed_per_cycle::total 130088749 # Number of insts commited each cycle 313system.cpu.commit.committedInsts 172347479 # Number of instructions committed 314system.cpu.commit.committedOps 188700961 # Number of ops (including micro ops) committed |
| 315system.cpu.commit.swp_count 0 # Number of s/w prefetches committed | 315system.cpu.commit.swp_count 0 # Number of s/w prefetches committed |
| 316system.cpu.commit.refs 42506176 # Number of memory references committed 317system.cpu.commit.loads 29855513 # Number of loads committed | 316system.cpu.commit.refs 42506146 # Number of memory references committed 317system.cpu.commit.loads 29855498 # Number of loads committed |
| 318system.cpu.commit.membars 22408 # Number of memory barriers committed | 318system.cpu.commit.membars 22408 # Number of memory barriers committed |
| 319system.cpu.commit.branches 40306340 # Number of branches committed | 319system.cpu.commit.branches 40306325 # Number of branches committed |
| 320system.cpu.commit.fp_insts 1752310 # Number of committed floating point instructions. | 320system.cpu.commit.fp_insts 1752310 # Number of committed floating point instructions. |
| 321system.cpu.commit.int_insts 150130333 # Number of committed integer instructions. | 321system.cpu.commit.int_insts 150130273 # Number of committed integer instructions. |
| 322system.cpu.commit.function_calls 1848934 # Number of function calls committed. | 322system.cpu.commit.function_calls 1848934 # Number of function calls committed. |
| 323system.cpu.commit.bw_lim_events 7740628 # number cycles where commit BW limit reached | 323system.cpu.commit.bw_lim_events 7744930 # number cycles where commit BW limit reached |
| 324system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits | 324system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits |
| 325system.cpu.rob.rob_reads 457595023 # The number of ROB reads 326system.cpu.rob.rob_writes 692049675 # The number of ROB writes 327system.cpu.timesIdled 1805 # Number of times that the entire CPU went into an idle state and unscheduled itself 328system.cpu.idleCycles 61296 # Total number of cycles that the CPU has spent unscheduled due to idling 329system.cpu.committedInsts 172333166 # Number of Instructions Simulated 330system.cpu.committedOps 188686648 # Number of Ops (including micro ops) Simulated 331system.cpu.committedInsts_total 172333166 # Number of Instructions Simulated 332system.cpu.cpi 0.882246 # CPI: Cycles Per Instruction 333system.cpu.cpi_total 0.882246 # CPI: Total CPI of All Threads 334system.cpu.ipc 1.133471 # IPC: Instructions Per Cycle 335system.cpu.ipc_total 1.133471 # IPC: Total IPC of All Threads 336system.cpu.int_regfile_reads 1092342028 # number of integer regfile reads 337system.cpu.int_regfile_writes 388769433 # number of integer regfile writes 338system.cpu.fp_regfile_reads 2911784 # number of floating regfile reads 339system.cpu.fp_regfile_writes 2509539 # number of floating regfile writes 340system.cpu.misc_regfile_reads 474699170 # number of misc regfile reads 341system.cpu.misc_regfile_writes 832094 # number of misc regfile writes 342system.cpu.icache.replacements 2665 # number of replacements 343system.cpu.icache.tagsinuse 1365.695198 # Cycle average of tags in use 344system.cpu.icache.total_refs 37710725 # Total number of references to valid blocks. 345system.cpu.icache.sampled_refs 4406 # Sample count of references to valid blocks. 346system.cpu.icache.avg_refs 8558.948025 # Average number of references to valid blocks. | 325system.cpu.rob.rob_reads 457250626 # The number of ROB reads 326system.cpu.rob.rob_writes 691654263 # The number of ROB writes 327system.cpu.timesIdled 1589 # Number of times that the entire CPU went into an idle state and unscheduled itself 328system.cpu.idleCycles 58560 # Total number of cycles that the CPU has spent unscheduled due to idling 329system.cpu.committedInsts 172333091 # Number of Instructions Simulated 330system.cpu.committedOps 188686573 # Number of Ops (including micro ops) Simulated 331system.cpu.committedInsts_total 172333091 # Number of Instructions Simulated 332system.cpu.cpi 0.881192 # CPI: Cycles Per Instruction 333system.cpu.cpi_total 0.881192 # CPI: Total CPI of All Threads 334system.cpu.ipc 1.134827 # IPC: Instructions Per Cycle 335system.cpu.ipc_total 1.134827 # IPC: Total IPC of All Threads 336system.cpu.int_regfile_reads 1091994433 # number of integer regfile reads 337system.cpu.int_regfile_writes 388620965 # number of integer regfile writes 338system.cpu.fp_regfile_reads 2912840 # number of floating regfile reads 339system.cpu.fp_regfile_writes 2511233 # number of floating regfile writes 340system.cpu.misc_regfile_reads 474441039 # number of misc regfile reads 341system.cpu.misc_regfile_writes 832064 # number of misc regfile writes 342system.cpu.icache.replacements 2657 # number of replacements 343system.cpu.icache.tagsinuse 1370.154308 # Cycle average of tags in use 344system.cpu.icache.total_refs 37651093 # Total number of references to valid blocks. 345system.cpu.icache.sampled_refs 4401 # Sample count of references to valid blocks. 346system.cpu.icache.avg_refs 8555.122245 # Average number of references to valid blocks. |
| 347system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. | 347system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. |
| 348system.cpu.icache.occ_blocks::cpu.inst 1365.695198 # Average occupied blocks per requestor 349system.cpu.icache.occ_percent::cpu.inst 0.666843 # Average percentage of cache occupancy 350system.cpu.icache.occ_percent::total 0.666843 # Average percentage of cache occupancy 351system.cpu.icache.ReadReq_hits::cpu.inst 37710725 # number of ReadReq hits 352system.cpu.icache.ReadReq_hits::total 37710725 # number of ReadReq hits 353system.cpu.icache.demand_hits::cpu.inst 37710725 # number of demand (read+write) hits 354system.cpu.icache.demand_hits::total 37710725 # number of demand (read+write) hits 355system.cpu.icache.overall_hits::cpu.inst 37710725 # number of overall hits 356system.cpu.icache.overall_hits::total 37710725 # number of overall hits 357system.cpu.icache.ReadReq_misses::cpu.inst 5196 # number of ReadReq misses 358system.cpu.icache.ReadReq_misses::total 5196 # number of ReadReq misses 359system.cpu.icache.demand_misses::cpu.inst 5196 # number of demand (read+write) misses 360system.cpu.icache.demand_misses::total 5196 # number of demand (read+write) misses 361system.cpu.icache.overall_misses::cpu.inst 5196 # number of overall misses 362system.cpu.icache.overall_misses::total 5196 # number of overall misses 363system.cpu.icache.ReadReq_miss_latency::cpu.inst 114882000 # number of ReadReq miss cycles 364system.cpu.icache.ReadReq_miss_latency::total 114882000 # number of ReadReq miss cycles 365system.cpu.icache.demand_miss_latency::cpu.inst 114882000 # number of demand (read+write) miss cycles 366system.cpu.icache.demand_miss_latency::total 114882000 # number of demand (read+write) miss cycles 367system.cpu.icache.overall_miss_latency::cpu.inst 114882000 # number of overall miss cycles 368system.cpu.icache.overall_miss_latency::total 114882000 # number of overall miss cycles 369system.cpu.icache.ReadReq_accesses::cpu.inst 37715921 # number of ReadReq accesses(hits+misses) 370system.cpu.icache.ReadReq_accesses::total 37715921 # number of ReadReq accesses(hits+misses) 371system.cpu.icache.demand_accesses::cpu.inst 37715921 # number of demand (read+write) accesses 372system.cpu.icache.demand_accesses::total 37715921 # number of demand (read+write) accesses 373system.cpu.icache.overall_accesses::cpu.inst 37715921 # number of overall (read+write) accesses 374system.cpu.icache.overall_accesses::total 37715921 # number of overall (read+write) accesses 375system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000138 # miss rate for ReadReq accesses 376system.cpu.icache.ReadReq_miss_rate::total 0.000138 # miss rate for ReadReq accesses 377system.cpu.icache.demand_miss_rate::cpu.inst 0.000138 # miss rate for demand accesses 378system.cpu.icache.demand_miss_rate::total 0.000138 # miss rate for demand accesses 379system.cpu.icache.overall_miss_rate::cpu.inst 0.000138 # miss rate for overall accesses 380system.cpu.icache.overall_miss_rate::total 0.000138 # miss rate for overall accesses 381system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 22109.699769 # average ReadReq miss latency 382system.cpu.icache.ReadReq_avg_miss_latency::total 22109.699769 # average ReadReq miss latency 383system.cpu.icache.demand_avg_miss_latency::cpu.inst 22109.699769 # average overall miss latency 384system.cpu.icache.demand_avg_miss_latency::total 22109.699769 # average overall miss latency 385system.cpu.icache.overall_avg_miss_latency::cpu.inst 22109.699769 # average overall miss latency 386system.cpu.icache.overall_avg_miss_latency::total 22109.699769 # average overall miss latency | 348system.cpu.icache.occ_blocks::cpu.inst 1370.154308 # Average occupied blocks per requestor 349system.cpu.icache.occ_percent::cpu.inst 0.669021 # Average percentage of cache occupancy 350system.cpu.icache.occ_percent::total 0.669021 # Average percentage of cache occupancy 351system.cpu.icache.ReadReq_hits::cpu.inst 37651093 # number of ReadReq hits 352system.cpu.icache.ReadReq_hits::total 37651093 # number of ReadReq hits 353system.cpu.icache.demand_hits::cpu.inst 37651093 # number of demand (read+write) hits 354system.cpu.icache.demand_hits::total 37651093 # number of demand (read+write) hits 355system.cpu.icache.overall_hits::cpu.inst 37651093 # number of overall hits 356system.cpu.icache.overall_hits::total 37651093 # number of overall hits 357system.cpu.icache.ReadReq_misses::cpu.inst 5221 # number of ReadReq misses 358system.cpu.icache.ReadReq_misses::total 5221 # number of ReadReq misses 359system.cpu.icache.demand_misses::cpu.inst 5221 # number of demand (read+write) misses 360system.cpu.icache.demand_misses::total 5221 # number of demand (read+write) misses 361system.cpu.icache.overall_misses::cpu.inst 5221 # number of overall misses 362system.cpu.icache.overall_misses::total 5221 # number of overall misses 363system.cpu.icache.ReadReq_miss_latency::cpu.inst 109554000 # number of ReadReq miss cycles 364system.cpu.icache.ReadReq_miss_latency::total 109554000 # number of ReadReq miss cycles 365system.cpu.icache.demand_miss_latency::cpu.inst 109554000 # number of demand (read+write) miss cycles 366system.cpu.icache.demand_miss_latency::total 109554000 # number of demand (read+write) miss cycles 367system.cpu.icache.overall_miss_latency::cpu.inst 109554000 # number of overall miss cycles 368system.cpu.icache.overall_miss_latency::total 109554000 # number of overall miss cycles 369system.cpu.icache.ReadReq_accesses::cpu.inst 37656314 # number of ReadReq accesses(hits+misses) 370system.cpu.icache.ReadReq_accesses::total 37656314 # number of ReadReq accesses(hits+misses) 371system.cpu.icache.demand_accesses::cpu.inst 37656314 # number of demand (read+write) accesses 372system.cpu.icache.demand_accesses::total 37656314 # number of demand (read+write) accesses 373system.cpu.icache.overall_accesses::cpu.inst 37656314 # number of overall (read+write) accesses 374system.cpu.icache.overall_accesses::total 37656314 # number of overall (read+write) accesses 375system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000139 # miss rate for ReadReq accesses 376system.cpu.icache.ReadReq_miss_rate::total 0.000139 # miss rate for ReadReq accesses 377system.cpu.icache.demand_miss_rate::cpu.inst 0.000139 # miss rate for demand accesses 378system.cpu.icache.demand_miss_rate::total 0.000139 # miss rate for demand accesses 379system.cpu.icache.overall_miss_rate::cpu.inst 0.000139 # miss rate for overall accesses 380system.cpu.icache.overall_miss_rate::total 0.000139 # miss rate for overall accesses 381system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 20983.336526 # average ReadReq miss latency 382system.cpu.icache.ReadReq_avg_miss_latency::total 20983.336526 # average ReadReq miss latency 383system.cpu.icache.demand_avg_miss_latency::cpu.inst 20983.336526 # average overall miss latency 384system.cpu.icache.demand_avg_miss_latency::total 20983.336526 # average overall miss latency 385system.cpu.icache.overall_avg_miss_latency::cpu.inst 20983.336526 # average overall miss latency 386system.cpu.icache.overall_avg_miss_latency::total 20983.336526 # average overall miss latency |
| 387system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 388system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 389system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 390system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 391system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 392system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 393system.cpu.icache.fast_writes 0 # number of fast writes performed 394system.cpu.icache.cache_copies 0 # number of cache copies performed | 387system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 388system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 389system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 390system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 391system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 392system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 393system.cpu.icache.fast_writes 0 # number of fast writes performed 394system.cpu.icache.cache_copies 0 # number of cache copies performed |
| 395system.cpu.icache.ReadReq_mshr_hits::cpu.inst 790 # number of ReadReq MSHR hits 396system.cpu.icache.ReadReq_mshr_hits::total 790 # number of ReadReq MSHR hits 397system.cpu.icache.demand_mshr_hits::cpu.inst 790 # number of demand (read+write) MSHR hits 398system.cpu.icache.demand_mshr_hits::total 790 # number of demand (read+write) MSHR hits 399system.cpu.icache.overall_mshr_hits::cpu.inst 790 # number of overall MSHR hits 400system.cpu.icache.overall_mshr_hits::total 790 # number of overall MSHR hits 401system.cpu.icache.ReadReq_mshr_misses::cpu.inst 4406 # number of ReadReq MSHR misses 402system.cpu.icache.ReadReq_mshr_misses::total 4406 # number of ReadReq MSHR misses 403system.cpu.icache.demand_mshr_misses::cpu.inst 4406 # number of demand (read+write) MSHR misses 404system.cpu.icache.demand_mshr_misses::total 4406 # number of demand (read+write) MSHR misses 405system.cpu.icache.overall_mshr_misses::cpu.inst 4406 # number of overall MSHR misses 406system.cpu.icache.overall_mshr_misses::total 4406 # number of overall MSHR misses 407system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 80533500 # number of ReadReq MSHR miss cycles 408system.cpu.icache.ReadReq_mshr_miss_latency::total 80533500 # number of ReadReq MSHR miss cycles 409system.cpu.icache.demand_mshr_miss_latency::cpu.inst 80533500 # number of demand (read+write) MSHR miss cycles 410system.cpu.icache.demand_mshr_miss_latency::total 80533500 # number of demand (read+write) MSHR miss cycles 411system.cpu.icache.overall_mshr_miss_latency::cpu.inst 80533500 # number of overall MSHR miss cycles 412system.cpu.icache.overall_mshr_miss_latency::total 80533500 # number of overall MSHR miss cycles | 395system.cpu.icache.ReadReq_mshr_hits::cpu.inst 819 # number of ReadReq MSHR hits 396system.cpu.icache.ReadReq_mshr_hits::total 819 # number of ReadReq MSHR hits 397system.cpu.icache.demand_mshr_hits::cpu.inst 819 # number of demand (read+write) MSHR hits 398system.cpu.icache.demand_mshr_hits::total 819 # number of demand (read+write) MSHR hits 399system.cpu.icache.overall_mshr_hits::cpu.inst 819 # number of overall MSHR hits 400system.cpu.icache.overall_mshr_hits::total 819 # number of overall MSHR hits 401system.cpu.icache.ReadReq_mshr_misses::cpu.inst 4402 # number of ReadReq MSHR misses 402system.cpu.icache.ReadReq_mshr_misses::total 4402 # number of ReadReq MSHR misses 403system.cpu.icache.demand_mshr_misses::cpu.inst 4402 # number of demand (read+write) MSHR misses 404system.cpu.icache.demand_mshr_misses::total 4402 # number of demand (read+write) MSHR misses 405system.cpu.icache.overall_mshr_misses::cpu.inst 4402 # number of overall MSHR misses 406system.cpu.icache.overall_mshr_misses::total 4402 # number of overall MSHR misses 407system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 80099500 # number of ReadReq MSHR miss cycles 408system.cpu.icache.ReadReq_mshr_miss_latency::total 80099500 # number of ReadReq MSHR miss cycles 409system.cpu.icache.demand_mshr_miss_latency::cpu.inst 80099500 # number of demand (read+write) MSHR miss cycles 410system.cpu.icache.demand_mshr_miss_latency::total 80099500 # number of demand (read+write) MSHR miss cycles 411system.cpu.icache.overall_mshr_miss_latency::cpu.inst 80099500 # number of overall MSHR miss cycles 412system.cpu.icache.overall_mshr_miss_latency::total 80099500 # number of overall MSHR miss cycles |
| 413system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000117 # mshr miss rate for ReadReq accesses 414system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000117 # mshr miss rate for ReadReq accesses 415system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000117 # mshr miss rate for demand accesses 416system.cpu.icache.demand_mshr_miss_rate::total 0.000117 # mshr miss rate for demand accesses 417system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000117 # mshr miss rate for overall accesses 418system.cpu.icache.overall_mshr_miss_rate::total 0.000117 # mshr miss rate for overall accesses | 413system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000117 # mshr miss rate for ReadReq accesses 414system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000117 # mshr miss rate for ReadReq accesses 415system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000117 # mshr miss rate for demand accesses 416system.cpu.icache.demand_mshr_miss_rate::total 0.000117 # mshr miss rate for demand accesses 417system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000117 # mshr miss rate for overall accesses 418system.cpu.icache.overall_mshr_miss_rate::total 0.000117 # mshr miss rate for overall accesses |
| 419system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 18278.143441 # average ReadReq mshr miss latency 420system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18278.143441 # average ReadReq mshr miss latency 421system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 18278.143441 # average overall mshr miss latency 422system.cpu.icache.demand_avg_mshr_miss_latency::total 18278.143441 # average overall mshr miss latency 423system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 18278.143441 # average overall mshr miss latency 424system.cpu.icache.overall_avg_mshr_miss_latency::total 18278.143441 # average overall mshr miss latency | 419system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 18196.160836 # average ReadReq mshr miss latency 420system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18196.160836 # average ReadReq mshr miss latency 421system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 18196.160836 # average overall mshr miss latency 422system.cpu.icache.demand_avg_mshr_miss_latency::total 18196.160836 # average overall mshr miss latency 423system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 18196.160836 # average overall mshr miss latency 424system.cpu.icache.overall_avg_mshr_miss_latency::total 18196.160836 # average overall mshr miss latency |
| 425system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate | 425system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate |
| 426system.cpu.dcache.replacements 59 # number of replacements 427system.cpu.dcache.tagsinuse 1417.829919 # Cycle average of tags in use 428system.cpu.dcache.total_refs 47315704 # Total number of references to valid blocks. | 426system.cpu.dcache.replacements 57 # number of replacements 427system.cpu.dcache.tagsinuse 1414.265666 # Cycle average of tags in use 428system.cpu.dcache.total_refs 47308069 # Total number of references to valid blocks. |
| 429system.cpu.dcache.sampled_refs 1866 # Sample count of references to valid blocks. | 429system.cpu.dcache.sampled_refs 1866 # Sample count of references to valid blocks. |
| 430system.cpu.dcache.avg_refs 25356.754555 # Average number of references to valid blocks. | 430system.cpu.dcache.avg_refs 25352.662915 # Average number of references to valid blocks. |
| 431system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. | 431system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. |
| 432system.cpu.dcache.occ_blocks::cpu.data 1417.829919 # Average occupied blocks per requestor 433system.cpu.dcache.occ_percent::cpu.data 0.346150 # Average percentage of cache occupancy 434system.cpu.dcache.occ_percent::total 0.346150 # Average percentage of cache occupancy 435system.cpu.dcache.ReadReq_hits::cpu.data 34900386 # number of ReadReq hits 436system.cpu.dcache.ReadReq_hits::total 34900386 # number of ReadReq hits 437system.cpu.dcache.WriteReq_hits::cpu.data 12356583 # number of WriteReq hits 438system.cpu.dcache.WriteReq_hits::total 12356583 # number of WriteReq hits 439system.cpu.dcache.LoadLockedReq_hits::cpu.data 30299 # number of LoadLockedReq hits 440system.cpu.dcache.LoadLockedReq_hits::total 30299 # number of LoadLockedReq hits 441system.cpu.dcache.StoreCondReq_hits::cpu.data 28436 # number of StoreCondReq hits 442system.cpu.dcache.StoreCondReq_hits::total 28436 # number of StoreCondReq hits 443system.cpu.dcache.demand_hits::cpu.data 47256969 # number of demand (read+write) hits 444system.cpu.dcache.demand_hits::total 47256969 # number of demand (read+write) hits 445system.cpu.dcache.overall_hits::cpu.data 47256969 # number of overall hits 446system.cpu.dcache.overall_hits::total 47256969 # number of overall hits 447system.cpu.dcache.ReadReq_misses::cpu.data 1941 # number of ReadReq misses 448system.cpu.dcache.ReadReq_misses::total 1941 # number of ReadReq misses 449system.cpu.dcache.WriteReq_misses::cpu.data 7704 # number of WriteReq misses 450system.cpu.dcache.WriteReq_misses::total 7704 # number of WriteReq misses | 432system.cpu.dcache.occ_blocks::cpu.data 1414.265666 # Average occupied blocks per requestor 433system.cpu.dcache.occ_percent::cpu.data 0.345280 # Average percentage of cache occupancy 434system.cpu.dcache.occ_percent::total 0.345280 # Average percentage of cache occupancy 435system.cpu.dcache.ReadReq_hits::cpu.data 34892726 # number of ReadReq hits 436system.cpu.dcache.ReadReq_hits::total 34892726 # number of ReadReq hits 437system.cpu.dcache.WriteReq_hits::cpu.data 12356654 # number of WriteReq hits 438system.cpu.dcache.WriteReq_hits::total 12356654 # number of WriteReq hits 439system.cpu.dcache.LoadLockedReq_hits::cpu.data 30268 # number of LoadLockedReq hits 440system.cpu.dcache.LoadLockedReq_hits::total 30268 # number of LoadLockedReq hits 441system.cpu.dcache.StoreCondReq_hits::cpu.data 28421 # number of StoreCondReq hits 442system.cpu.dcache.StoreCondReq_hits::total 28421 # number of StoreCondReq hits 443system.cpu.dcache.demand_hits::cpu.data 47249380 # number of demand (read+write) hits 444system.cpu.dcache.demand_hits::total 47249380 # number of demand (read+write) hits 445system.cpu.dcache.overall_hits::cpu.data 47249380 # number of overall hits 446system.cpu.dcache.overall_hits::total 47249380 # number of overall hits 447system.cpu.dcache.ReadReq_misses::cpu.data 1980 # number of ReadReq misses 448system.cpu.dcache.ReadReq_misses::total 1980 # number of ReadReq misses 449system.cpu.dcache.WriteReq_misses::cpu.data 7633 # number of WriteReq misses 450system.cpu.dcache.WriteReq_misses::total 7633 # number of WriteReq misses |
| 451system.cpu.dcache.LoadLockedReq_misses::cpu.data 2 # number of LoadLockedReq misses 452system.cpu.dcache.LoadLockedReq_misses::total 2 # number of LoadLockedReq misses | 451system.cpu.dcache.LoadLockedReq_misses::cpu.data 2 # number of LoadLockedReq misses 452system.cpu.dcache.LoadLockedReq_misses::total 2 # number of LoadLockedReq misses |
| 453system.cpu.dcache.demand_misses::cpu.data 9645 # number of demand (read+write) misses 454system.cpu.dcache.demand_misses::total 9645 # number of demand (read+write) misses 455system.cpu.dcache.overall_misses::cpu.data 9645 # number of overall misses 456system.cpu.dcache.overall_misses::total 9645 # number of overall misses 457system.cpu.dcache.ReadReq_miss_latency::cpu.data 71450500 # number of ReadReq miss cycles 458system.cpu.dcache.ReadReq_miss_latency::total 71450500 # number of ReadReq miss cycles 459system.cpu.dcache.WriteReq_miss_latency::cpu.data 284851500 # number of WriteReq miss cycles 460system.cpu.dcache.WriteReq_miss_latency::total 284851500 # number of WriteReq miss cycles 461system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 80500 # number of LoadLockedReq miss cycles 462system.cpu.dcache.LoadLockedReq_miss_latency::total 80500 # number of LoadLockedReq miss cycles 463system.cpu.dcache.demand_miss_latency::cpu.data 356302000 # number of demand (read+write) miss cycles 464system.cpu.dcache.demand_miss_latency::total 356302000 # number of demand (read+write) miss cycles 465system.cpu.dcache.overall_miss_latency::cpu.data 356302000 # number of overall miss cycles 466system.cpu.dcache.overall_miss_latency::total 356302000 # number of overall miss cycles 467system.cpu.dcache.ReadReq_accesses::cpu.data 34902327 # number of ReadReq accesses(hits+misses) 468system.cpu.dcache.ReadReq_accesses::total 34902327 # number of ReadReq accesses(hits+misses) | 453system.cpu.dcache.demand_misses::cpu.data 9613 # number of demand (read+write) misses 454system.cpu.dcache.demand_misses::total 9613 # number of demand (read+write) misses 455system.cpu.dcache.overall_misses::cpu.data 9613 # number of overall misses 456system.cpu.dcache.overall_misses::total 9613 # number of overall misses 457system.cpu.dcache.ReadReq_miss_latency::cpu.data 63002000 # number of ReadReq miss cycles 458system.cpu.dcache.ReadReq_miss_latency::total 63002000 # number of ReadReq miss cycles 459system.cpu.dcache.WriteReq_miss_latency::cpu.data 235161500 # number of WriteReq miss cycles 460system.cpu.dcache.WriteReq_miss_latency::total 235161500 # number of WriteReq miss cycles 461system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 68000 # number of LoadLockedReq miss cycles 462system.cpu.dcache.LoadLockedReq_miss_latency::total 68000 # number of LoadLockedReq miss cycles 463system.cpu.dcache.demand_miss_latency::cpu.data 298163500 # number of demand (read+write) miss cycles 464system.cpu.dcache.demand_miss_latency::total 298163500 # number of demand (read+write) miss cycles 465system.cpu.dcache.overall_miss_latency::cpu.data 298163500 # number of overall miss cycles 466system.cpu.dcache.overall_miss_latency::total 298163500 # number of overall miss cycles 467system.cpu.dcache.ReadReq_accesses::cpu.data 34894706 # number of ReadReq accesses(hits+misses) 468system.cpu.dcache.ReadReq_accesses::total 34894706 # number of ReadReq accesses(hits+misses) |
| 469system.cpu.dcache.WriteReq_accesses::cpu.data 12364287 # number of WriteReq accesses(hits+misses) 470system.cpu.dcache.WriteReq_accesses::total 12364287 # number of WriteReq accesses(hits+misses) | 469system.cpu.dcache.WriteReq_accesses::cpu.data 12364287 # number of WriteReq accesses(hits+misses) 470system.cpu.dcache.WriteReq_accesses::total 12364287 # number of WriteReq accesses(hits+misses) |
| 471system.cpu.dcache.LoadLockedReq_accesses::cpu.data 30301 # number of LoadLockedReq accesses(hits+misses) 472system.cpu.dcache.LoadLockedReq_accesses::total 30301 # number of LoadLockedReq accesses(hits+misses) 473system.cpu.dcache.StoreCondReq_accesses::cpu.data 28436 # number of StoreCondReq accesses(hits+misses) 474system.cpu.dcache.StoreCondReq_accesses::total 28436 # number of StoreCondReq accesses(hits+misses) 475system.cpu.dcache.demand_accesses::cpu.data 47266614 # number of demand (read+write) accesses 476system.cpu.dcache.demand_accesses::total 47266614 # number of demand (read+write) accesses 477system.cpu.dcache.overall_accesses::cpu.data 47266614 # number of overall (read+write) accesses 478system.cpu.dcache.overall_accesses::total 47266614 # number of overall (read+write) accesses 479system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000056 # miss rate for ReadReq accesses 480system.cpu.dcache.ReadReq_miss_rate::total 0.000056 # miss rate for ReadReq accesses 481system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000623 # miss rate for WriteReq accesses 482system.cpu.dcache.WriteReq_miss_rate::total 0.000623 # miss rate for WriteReq accesses | 471system.cpu.dcache.LoadLockedReq_accesses::cpu.data 30270 # number of LoadLockedReq accesses(hits+misses) 472system.cpu.dcache.LoadLockedReq_accesses::total 30270 # number of LoadLockedReq accesses(hits+misses) 473system.cpu.dcache.StoreCondReq_accesses::cpu.data 28421 # number of StoreCondReq accesses(hits+misses) 474system.cpu.dcache.StoreCondReq_accesses::total 28421 # number of StoreCondReq accesses(hits+misses) 475system.cpu.dcache.demand_accesses::cpu.data 47258993 # number of demand (read+write) accesses 476system.cpu.dcache.demand_accesses::total 47258993 # number of demand (read+write) accesses 477system.cpu.dcache.overall_accesses::cpu.data 47258993 # number of overall (read+write) accesses 478system.cpu.dcache.overall_accesses::total 47258993 # number of overall (read+write) accesses 479system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000057 # miss rate for ReadReq accesses 480system.cpu.dcache.ReadReq_miss_rate::total 0.000057 # miss rate for ReadReq accesses 481system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000617 # miss rate for WriteReq accesses 482system.cpu.dcache.WriteReq_miss_rate::total 0.000617 # miss rate for WriteReq accesses |
| 483system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000066 # miss rate for LoadLockedReq accesses 484system.cpu.dcache.LoadLockedReq_miss_rate::total 0.000066 # miss rate for LoadLockedReq accesses | 483system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000066 # miss rate for LoadLockedReq accesses 484system.cpu.dcache.LoadLockedReq_miss_rate::total 0.000066 # miss rate for LoadLockedReq accesses |
| 485system.cpu.dcache.demand_miss_rate::cpu.data 0.000204 # miss rate for demand accesses 486system.cpu.dcache.demand_miss_rate::total 0.000204 # miss rate for demand accesses 487system.cpu.dcache.overall_miss_rate::cpu.data 0.000204 # miss rate for overall accesses 488system.cpu.dcache.overall_miss_rate::total 0.000204 # miss rate for overall accesses 489system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 36811.179804 # average ReadReq miss latency 490system.cpu.dcache.ReadReq_avg_miss_latency::total 36811.179804 # average ReadReq miss latency 491system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 36974.493769 # average WriteReq miss latency 492system.cpu.dcache.WriteReq_avg_miss_latency::total 36974.493769 # average WriteReq miss latency 493system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 40250 # average LoadLockedReq miss latency 494system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 40250 # average LoadLockedReq miss latency 495system.cpu.dcache.demand_avg_miss_latency::cpu.data 36941.627786 # average overall miss latency 496system.cpu.dcache.demand_avg_miss_latency::total 36941.627786 # average overall miss latency 497system.cpu.dcache.overall_avg_miss_latency::cpu.data 36941.627786 # average overall miss latency 498system.cpu.dcache.overall_avg_miss_latency::total 36941.627786 # average overall miss latency | 485system.cpu.dcache.demand_miss_rate::cpu.data 0.000203 # miss rate for demand accesses 486system.cpu.dcache.demand_miss_rate::total 0.000203 # miss rate for demand accesses 487system.cpu.dcache.overall_miss_rate::cpu.data 0.000203 # miss rate for overall accesses 488system.cpu.dcache.overall_miss_rate::total 0.000203 # miss rate for overall accesses 489system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 31819.191919 # average ReadReq miss latency 490system.cpu.dcache.ReadReq_avg_miss_latency::total 31819.191919 # average ReadReq miss latency 491system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 30808.528757 # average WriteReq miss latency 492system.cpu.dcache.WriteReq_avg_miss_latency::total 30808.528757 # average WriteReq miss latency 493system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 34000 # average LoadLockedReq miss latency 494system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 34000 # average LoadLockedReq miss latency 495system.cpu.dcache.demand_avg_miss_latency::cpu.data 31016.696141 # average overall miss latency 496system.cpu.dcache.demand_avg_miss_latency::total 31016.696141 # average overall miss latency 497system.cpu.dcache.overall_avg_miss_latency::cpu.data 31016.696141 # average overall miss latency 498system.cpu.dcache.overall_avg_miss_latency::total 31016.696141 # average overall miss latency |
| 499system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked | 499system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked |
| 500system.cpu.dcache.blocked_cycles::no_targets 18000 # number of cycles access was blocked | 500system.cpu.dcache.blocked_cycles::no_targets 4500 # number of cycles access was blocked |
| 501system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked | 501system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked |
| 502system.cpu.dcache.blocked::no_targets 2 # number of cycles access was blocked | 502system.cpu.dcache.blocked::no_targets 1 # number of cycles access was blocked |
| 503system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked | 503system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked |
| 504system.cpu.dcache.avg_blocked_cycles::no_targets 9000 # average number of cycles each access was blocked | 504system.cpu.dcache.avg_blocked_cycles::no_targets 4500 # average number of cycles each access was blocked |
| 505system.cpu.dcache.fast_writes 0 # number of fast writes performed 506system.cpu.dcache.cache_copies 0 # number of cache copies performed 507system.cpu.dcache.writebacks::writebacks 18 # number of writebacks 508system.cpu.dcache.writebacks::total 18 # number of writebacks | 505system.cpu.dcache.fast_writes 0 # number of fast writes performed 506system.cpu.dcache.cache_copies 0 # number of cache copies performed 507system.cpu.dcache.writebacks::writebacks 18 # number of writebacks 508system.cpu.dcache.writebacks::total 18 # number of writebacks |
| 509system.cpu.dcache.ReadReq_mshr_hits::cpu.data 1165 # number of ReadReq MSHR hits 510system.cpu.dcache.ReadReq_mshr_hits::total 1165 # number of ReadReq MSHR hits 511system.cpu.dcache.WriteReq_mshr_hits::cpu.data 6614 # number of WriteReq MSHR hits 512system.cpu.dcache.WriteReq_mshr_hits::total 6614 # number of WriteReq MSHR hits | 509system.cpu.dcache.ReadReq_mshr_hits::cpu.data 1197 # number of ReadReq MSHR hits 510system.cpu.dcache.ReadReq_mshr_hits::total 1197 # number of ReadReq MSHR hits 511system.cpu.dcache.WriteReq_mshr_hits::cpu.data 6550 # number of WriteReq MSHR hits 512system.cpu.dcache.WriteReq_mshr_hits::total 6550 # number of WriteReq MSHR hits |
| 513system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 2 # number of LoadLockedReq MSHR hits 514system.cpu.dcache.LoadLockedReq_mshr_hits::total 2 # number of LoadLockedReq MSHR hits | 513system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 2 # number of LoadLockedReq MSHR hits 514system.cpu.dcache.LoadLockedReq_mshr_hits::total 2 # number of LoadLockedReq MSHR hits |
| 515system.cpu.dcache.demand_mshr_hits::cpu.data 7779 # number of demand (read+write) MSHR hits 516system.cpu.dcache.demand_mshr_hits::total 7779 # number of demand (read+write) MSHR hits 517system.cpu.dcache.overall_mshr_hits::cpu.data 7779 # number of overall MSHR hits 518system.cpu.dcache.overall_mshr_hits::total 7779 # number of overall MSHR hits 519system.cpu.dcache.ReadReq_mshr_misses::cpu.data 776 # number of ReadReq MSHR misses 520system.cpu.dcache.ReadReq_mshr_misses::total 776 # number of ReadReq MSHR misses 521system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1090 # number of WriteReq MSHR misses 522system.cpu.dcache.WriteReq_mshr_misses::total 1090 # number of WriteReq MSHR misses | 515system.cpu.dcache.demand_mshr_hits::cpu.data 7747 # number of demand (read+write) MSHR hits 516system.cpu.dcache.demand_mshr_hits::total 7747 # number of demand (read+write) MSHR hits 517system.cpu.dcache.overall_mshr_hits::cpu.data 7747 # number of overall MSHR hits 518system.cpu.dcache.overall_mshr_hits::total 7747 # number of overall MSHR hits 519system.cpu.dcache.ReadReq_mshr_misses::cpu.data 783 # number of ReadReq MSHR misses 520system.cpu.dcache.ReadReq_mshr_misses::total 783 # number of ReadReq MSHR misses 521system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1083 # number of WriteReq MSHR misses 522system.cpu.dcache.WriteReq_mshr_misses::total 1083 # number of WriteReq MSHR misses |
| 523system.cpu.dcache.demand_mshr_misses::cpu.data 1866 # number of demand (read+write) MSHR misses 524system.cpu.dcache.demand_mshr_misses::total 1866 # number of demand (read+write) MSHR misses 525system.cpu.dcache.overall_mshr_misses::cpu.data 1866 # number of overall MSHR misses 526system.cpu.dcache.overall_mshr_misses::total 1866 # number of overall MSHR misses | 523system.cpu.dcache.demand_mshr_misses::cpu.data 1866 # number of demand (read+write) MSHR misses 524system.cpu.dcache.demand_mshr_misses::total 1866 # number of demand (read+write) MSHR misses 525system.cpu.dcache.overall_mshr_misses::cpu.data 1866 # number of overall MSHR misses 526system.cpu.dcache.overall_mshr_misses::total 1866 # number of overall MSHR misses |
| 527system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 26418500 # number of ReadReq MSHR miss cycles 528system.cpu.dcache.ReadReq_mshr_miss_latency::total 26418500 # number of ReadReq MSHR miss cycles 529system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 38775500 # number of WriteReq MSHR miss cycles 530system.cpu.dcache.WriteReq_mshr_miss_latency::total 38775500 # number of WriteReq MSHR miss cycles 531system.cpu.dcache.demand_mshr_miss_latency::cpu.data 65194000 # number of demand (read+write) MSHR miss cycles 532system.cpu.dcache.demand_mshr_miss_latency::total 65194000 # number of demand (read+write) MSHR miss cycles 533system.cpu.dcache.overall_mshr_miss_latency::cpu.data 65194000 # number of overall MSHR miss cycles 534system.cpu.dcache.overall_mshr_miss_latency::total 65194000 # number of overall MSHR miss cycles | 527system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 26488000 # number of ReadReq MSHR miss cycles 528system.cpu.dcache.ReadReq_mshr_miss_latency::total 26488000 # number of ReadReq MSHR miss cycles 529system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 38587500 # number of WriteReq MSHR miss cycles 530system.cpu.dcache.WriteReq_mshr_miss_latency::total 38587500 # number of WriteReq MSHR miss cycles 531system.cpu.dcache.demand_mshr_miss_latency::cpu.data 65075500 # number of demand (read+write) MSHR miss cycles 532system.cpu.dcache.demand_mshr_miss_latency::total 65075500 # number of demand (read+write) MSHR miss cycles 533system.cpu.dcache.overall_mshr_miss_latency::cpu.data 65075500 # number of overall MSHR miss cycles 534system.cpu.dcache.overall_mshr_miss_latency::total 65075500 # number of overall MSHR miss cycles |
| 535system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000022 # mshr miss rate for ReadReq accesses 536system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000022 # mshr miss rate for ReadReq accesses 537system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000088 # mshr miss rate for WriteReq accesses 538system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000088 # mshr miss rate for WriteReq accesses 539system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000039 # mshr miss rate for demand accesses 540system.cpu.dcache.demand_mshr_miss_rate::total 0.000039 # mshr miss rate for demand accesses 541system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000039 # mshr miss rate for overall accesses 542system.cpu.dcache.overall_mshr_miss_rate::total 0.000039 # mshr miss rate for overall accesses | 535system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000022 # mshr miss rate for ReadReq accesses 536system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000022 # mshr miss rate for ReadReq accesses 537system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000088 # mshr miss rate for WriteReq accesses 538system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000088 # mshr miss rate for WriteReq accesses 539system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000039 # mshr miss rate for demand accesses 540system.cpu.dcache.demand_mshr_miss_rate::total 0.000039 # mshr miss rate for demand accesses 541system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000039 # mshr miss rate for overall accesses 542system.cpu.dcache.overall_mshr_miss_rate::total 0.000039 # mshr miss rate for overall accesses |
| 543system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 34044.458763 # average ReadReq mshr miss latency 544system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34044.458763 # average ReadReq mshr miss latency 545system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 35573.853211 # average WriteReq mshr miss latency 546system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35573.853211 # average WriteReq mshr miss latency 547system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 34937.834941 # average overall mshr miss latency 548system.cpu.dcache.demand_avg_mshr_miss_latency::total 34937.834941 # average overall mshr miss latency 549system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 34937.834941 # average overall mshr miss latency 550system.cpu.dcache.overall_avg_mshr_miss_latency::total 34937.834941 # average overall mshr miss latency | 543system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 33828.863346 # average ReadReq mshr miss latency 544system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33828.863346 # average ReadReq mshr miss latency 545system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 35630.193906 # average WriteReq mshr miss latency 546system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35630.193906 # average WriteReq mshr miss latency 547system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 34874.330118 # average overall mshr miss latency 548system.cpu.dcache.demand_avg_mshr_miss_latency::total 34874.330118 # average overall mshr miss latency 549system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 34874.330118 # average overall mshr miss latency 550system.cpu.dcache.overall_avg_mshr_miss_latency::total 34874.330118 # average overall mshr miss latency |
| 551system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 552system.cpu.l2cache.replacements 0 # number of replacements | 551system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 552system.cpu.l2cache.replacements 0 # number of replacements |
| 553system.cpu.l2cache.tagsinuse 1986.935708 # Cycle average of tags in use 554system.cpu.l2cache.total_refs 2423 # Total number of references to valid blocks. 555system.cpu.l2cache.sampled_refs 2750 # Sample count of references to valid blocks. 556system.cpu.l2cache.avg_refs 0.881091 # Average number of references to valid blocks. | 553system.cpu.l2cache.tagsinuse 1997.690169 # Cycle average of tags in use 554system.cpu.l2cache.total_refs 2410 # Total number of references to valid blocks. 555system.cpu.l2cache.sampled_refs 2765 # Sample count of references to valid blocks. 556system.cpu.l2cache.avg_refs 0.871609 # Average number of references to valid blocks. |
| 557system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. | 557system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. |
| 558system.cpu.l2cache.occ_blocks::writebacks 3.999816 # Average occupied blocks per requestor 559system.cpu.l2cache.occ_blocks::cpu.inst 1446.546837 # Average occupied blocks per requestor 560system.cpu.l2cache.occ_blocks::cpu.data 536.389055 # Average occupied blocks per requestor | 558system.cpu.l2cache.occ_blocks::writebacks 3.999879 # Average occupied blocks per requestor 559system.cpu.l2cache.occ_blocks::cpu.inst 1450.944432 # Average occupied blocks per requestor 560system.cpu.l2cache.occ_blocks::cpu.data 542.745858 # Average occupied blocks per requestor |
| 561system.cpu.l2cache.occ_percent::writebacks 0.000122 # Average percentage of cache occupancy | 561system.cpu.l2cache.occ_percent::writebacks 0.000122 # Average percentage of cache occupancy |
| 562system.cpu.l2cache.occ_percent::cpu.inst 0.044145 # Average percentage of cache occupancy 563system.cpu.l2cache.occ_percent::cpu.data 0.016369 # Average percentage of cache occupancy 564system.cpu.l2cache.occ_percent::total 0.060636 # Average percentage of cache occupancy 565system.cpu.l2cache.ReadReq_hits::cpu.inst 2332 # number of ReadReq hits 566system.cpu.l2cache.ReadReq_hits::cpu.data 90 # number of ReadReq hits 567system.cpu.l2cache.ReadReq_hits::total 2422 # number of ReadReq hits | 562system.cpu.l2cache.occ_percent::cpu.inst 0.044279 # Average percentage of cache occupancy 563system.cpu.l2cache.occ_percent::cpu.data 0.016563 # Average percentage of cache occupancy 564system.cpu.l2cache.occ_percent::total 0.060965 # Average percentage of cache occupancy 565system.cpu.l2cache.ReadReq_hits::cpu.inst 2321 # number of ReadReq hits 566system.cpu.l2cache.ReadReq_hits::cpu.data 88 # number of ReadReq hits 567system.cpu.l2cache.ReadReq_hits::total 2409 # number of ReadReq hits |
| 568system.cpu.l2cache.Writeback_hits::writebacks 18 # number of Writeback hits 569system.cpu.l2cache.Writeback_hits::total 18 # number of Writeback hits 570system.cpu.l2cache.ReadExReq_hits::cpu.data 9 # number of ReadExReq hits 571system.cpu.l2cache.ReadExReq_hits::total 9 # number of ReadExReq hits | 568system.cpu.l2cache.Writeback_hits::writebacks 18 # number of Writeback hits 569system.cpu.l2cache.Writeback_hits::total 18 # number of Writeback hits 570system.cpu.l2cache.ReadExReq_hits::cpu.data 9 # number of ReadExReq hits 571system.cpu.l2cache.ReadExReq_hits::total 9 # number of ReadExReq hits |
| 572system.cpu.l2cache.demand_hits::cpu.inst 2332 # number of demand (read+write) hits 573system.cpu.l2cache.demand_hits::cpu.data 99 # number of demand (read+write) hits 574system.cpu.l2cache.demand_hits::total 2431 # number of demand (read+write) hits 575system.cpu.l2cache.overall_hits::cpu.inst 2332 # number of overall hits 576system.cpu.l2cache.overall_hits::cpu.data 99 # number of overall hits 577system.cpu.l2cache.overall_hits::total 2431 # number of overall hits 578system.cpu.l2cache.ReadReq_misses::cpu.inst 2074 # number of ReadReq misses 579system.cpu.l2cache.ReadReq_misses::cpu.data 685 # number of ReadReq misses 580system.cpu.l2cache.ReadReq_misses::total 2759 # number of ReadReq misses 581system.cpu.l2cache.ReadExReq_misses::cpu.data 1082 # number of ReadExReq misses 582system.cpu.l2cache.ReadExReq_misses::total 1082 # number of ReadExReq misses 583system.cpu.l2cache.demand_misses::cpu.inst 2074 # number of demand (read+write) misses 584system.cpu.l2cache.demand_misses::cpu.data 1767 # number of demand (read+write) misses 585system.cpu.l2cache.demand_misses::total 3841 # number of demand (read+write) misses 586system.cpu.l2cache.overall_misses::cpu.inst 2074 # number of overall misses 587system.cpu.l2cache.overall_misses::cpu.data 1767 # number of overall misses 588system.cpu.l2cache.overall_misses::total 3841 # number of overall misses 589system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 73125000 # number of ReadReq miss cycles 590system.cpu.l2cache.ReadReq_miss_latency::cpu.data 25174500 # number of ReadReq miss cycles 591system.cpu.l2cache.ReadReq_miss_latency::total 98299500 # number of ReadReq miss cycles 592system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 37623500 # number of ReadExReq miss cycles 593system.cpu.l2cache.ReadExReq_miss_latency::total 37623500 # number of ReadExReq miss cycles 594system.cpu.l2cache.demand_miss_latency::cpu.inst 73125000 # number of demand (read+write) miss cycles 595system.cpu.l2cache.demand_miss_latency::cpu.data 62798000 # number of demand (read+write) miss cycles 596system.cpu.l2cache.demand_miss_latency::total 135923000 # number of demand (read+write) miss cycles 597system.cpu.l2cache.overall_miss_latency::cpu.inst 73125000 # number of overall miss cycles 598system.cpu.l2cache.overall_miss_latency::cpu.data 62798000 # number of overall miss cycles 599system.cpu.l2cache.overall_miss_latency::total 135923000 # number of overall miss cycles 600system.cpu.l2cache.ReadReq_accesses::cpu.inst 4406 # number of ReadReq accesses(hits+misses) 601system.cpu.l2cache.ReadReq_accesses::cpu.data 775 # number of ReadReq accesses(hits+misses) 602system.cpu.l2cache.ReadReq_accesses::total 5181 # number of ReadReq accesses(hits+misses) | 572system.cpu.l2cache.demand_hits::cpu.inst 2321 # number of demand (read+write) hits 573system.cpu.l2cache.demand_hits::cpu.data 97 # number of demand (read+write) hits 574system.cpu.l2cache.demand_hits::total 2418 # number of demand (read+write) hits 575system.cpu.l2cache.overall_hits::cpu.inst 2321 # number of overall hits 576system.cpu.l2cache.overall_hits::cpu.data 97 # number of overall hits 577system.cpu.l2cache.overall_hits::total 2418 # number of overall hits 578system.cpu.l2cache.ReadReq_misses::cpu.inst 2081 # number of ReadReq misses 579system.cpu.l2cache.ReadReq_misses::cpu.data 694 # number of ReadReq misses 580system.cpu.l2cache.ReadReq_misses::total 2775 # number of ReadReq misses 581system.cpu.l2cache.ReadExReq_misses::cpu.data 1075 # number of ReadExReq misses 582system.cpu.l2cache.ReadExReq_misses::total 1075 # number of ReadExReq misses 583system.cpu.l2cache.demand_misses::cpu.inst 2081 # number of demand (read+write) misses 584system.cpu.l2cache.demand_misses::cpu.data 1769 # number of demand (read+write) misses 585system.cpu.l2cache.demand_misses::total 3850 # number of demand (read+write) misses 586system.cpu.l2cache.overall_misses::cpu.inst 2081 # number of overall misses 587system.cpu.l2cache.overall_misses::cpu.data 1769 # number of overall misses 588system.cpu.l2cache.overall_misses::total 3850 # number of overall misses 589system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 73359000 # number of ReadReq miss cycles 590system.cpu.l2cache.ReadReq_miss_latency::cpu.data 25546500 # number of ReadReq miss cycles 591system.cpu.l2cache.ReadReq_miss_latency::total 98905500 # number of ReadReq miss cycles 592system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 37525500 # number of ReadExReq miss cycles 593system.cpu.l2cache.ReadExReq_miss_latency::total 37525500 # number of ReadExReq miss cycles 594system.cpu.l2cache.demand_miss_latency::cpu.inst 73359000 # number of demand (read+write) miss cycles 595system.cpu.l2cache.demand_miss_latency::cpu.data 63072000 # number of demand (read+write) miss cycles 596system.cpu.l2cache.demand_miss_latency::total 136431000 # number of demand (read+write) miss cycles 597system.cpu.l2cache.overall_miss_latency::cpu.inst 73359000 # number of overall miss cycles 598system.cpu.l2cache.overall_miss_latency::cpu.data 63072000 # number of overall miss cycles 599system.cpu.l2cache.overall_miss_latency::total 136431000 # number of overall miss cycles 600system.cpu.l2cache.ReadReq_accesses::cpu.inst 4402 # number of ReadReq accesses(hits+misses) 601system.cpu.l2cache.ReadReq_accesses::cpu.data 782 # number of ReadReq accesses(hits+misses) 602system.cpu.l2cache.ReadReq_accesses::total 5184 # number of ReadReq accesses(hits+misses) |
| 603system.cpu.l2cache.Writeback_accesses::writebacks 18 # number of Writeback accesses(hits+misses) 604system.cpu.l2cache.Writeback_accesses::total 18 # number of Writeback accesses(hits+misses) | 603system.cpu.l2cache.Writeback_accesses::writebacks 18 # number of Writeback accesses(hits+misses) 604system.cpu.l2cache.Writeback_accesses::total 18 # number of Writeback accesses(hits+misses) |
| 605system.cpu.l2cache.ReadExReq_accesses::cpu.data 1091 # number of ReadExReq accesses(hits+misses) 606system.cpu.l2cache.ReadExReq_accesses::total 1091 # number of ReadExReq accesses(hits+misses) 607system.cpu.l2cache.demand_accesses::cpu.inst 4406 # number of demand (read+write) accesses | 605system.cpu.l2cache.ReadExReq_accesses::cpu.data 1084 # number of ReadExReq accesses(hits+misses) 606system.cpu.l2cache.ReadExReq_accesses::total 1084 # number of ReadExReq accesses(hits+misses) 607system.cpu.l2cache.demand_accesses::cpu.inst 4402 # number of demand (read+write) accesses |
| 608system.cpu.l2cache.demand_accesses::cpu.data 1866 # number of demand (read+write) accesses | 608system.cpu.l2cache.demand_accesses::cpu.data 1866 # number of demand (read+write) accesses |
| 609system.cpu.l2cache.demand_accesses::total 6272 # number of demand (read+write) accesses 610system.cpu.l2cache.overall_accesses::cpu.inst 4406 # number of overall (read+write) accesses | 609system.cpu.l2cache.demand_accesses::total 6268 # number of demand (read+write) accesses 610system.cpu.l2cache.overall_accesses::cpu.inst 4402 # number of overall (read+write) accesses |
| 611system.cpu.l2cache.overall_accesses::cpu.data 1866 # number of overall (read+write) accesses | 611system.cpu.l2cache.overall_accesses::cpu.data 1866 # number of overall (read+write) accesses |
| 612system.cpu.l2cache.overall_accesses::total 6272 # number of overall (read+write) accesses 613system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.470722 # miss rate for ReadReq accesses 614system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.883871 # miss rate for ReadReq accesses 615system.cpu.l2cache.ReadReq_miss_rate::total 0.532523 # miss rate for ReadReq accesses 616system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.991751 # miss rate for ReadExReq accesses 617system.cpu.l2cache.ReadExReq_miss_rate::total 0.991751 # miss rate for ReadExReq accesses 618system.cpu.l2cache.demand_miss_rate::cpu.inst 0.470722 # miss rate for demand accesses 619system.cpu.l2cache.demand_miss_rate::cpu.data 0.946945 # miss rate for demand accesses 620system.cpu.l2cache.demand_miss_rate::total 0.612404 # miss rate for demand accesses 621system.cpu.l2cache.overall_miss_rate::cpu.inst 0.470722 # miss rate for overall accesses 622system.cpu.l2cache.overall_miss_rate::cpu.data 0.946945 # miss rate for overall accesses 623system.cpu.l2cache.overall_miss_rate::total 0.612404 # miss rate for overall accesses 624system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 35257.955641 # average ReadReq miss latency 625system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 36751.094891 # average ReadReq miss latency 626system.cpu.l2cache.ReadReq_avg_miss_latency::total 35628.669808 # average ReadReq miss latency 627system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34772.181146 # average ReadExReq miss latency 628system.cpu.l2cache.ReadExReq_avg_miss_latency::total 34772.181146 # average ReadExReq miss latency 629system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 35257.955641 # average overall miss latency 630system.cpu.l2cache.demand_avg_miss_latency::cpu.data 35539.332201 # average overall miss latency 631system.cpu.l2cache.demand_avg_miss_latency::total 35387.399115 # average overall miss latency 632system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 35257.955641 # average overall miss latency 633system.cpu.l2cache.overall_avg_miss_latency::cpu.data 35539.332201 # average overall miss latency 634system.cpu.l2cache.overall_avg_miss_latency::total 35387.399115 # average overall miss latency | 612system.cpu.l2cache.overall_accesses::total 6268 # number of overall (read+write) accesses 613system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.472740 # miss rate for ReadReq accesses 614system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.887468 # miss rate for ReadReq accesses 615system.cpu.l2cache.ReadReq_miss_rate::total 0.535301 # miss rate for ReadReq accesses 616system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.991697 # miss rate for ReadExReq accesses 617system.cpu.l2cache.ReadExReq_miss_rate::total 0.991697 # miss rate for ReadExReq accesses 618system.cpu.l2cache.demand_miss_rate::cpu.inst 0.472740 # miss rate for demand accesses 619system.cpu.l2cache.demand_miss_rate::cpu.data 0.948017 # miss rate for demand accesses 620system.cpu.l2cache.demand_miss_rate::total 0.614231 # miss rate for demand accesses 621system.cpu.l2cache.overall_miss_rate::cpu.inst 0.472740 # miss rate for overall accesses 622system.cpu.l2cache.overall_miss_rate::cpu.data 0.948017 # miss rate for overall accesses 623system.cpu.l2cache.overall_miss_rate::total 0.614231 # miss rate for overall accesses 624system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 35251.802018 # average ReadReq miss latency 625system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 36810.518732 # average ReadReq miss latency 626system.cpu.l2cache.ReadReq_avg_miss_latency::total 35641.621622 # average ReadReq miss latency 627system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34907.441860 # average ReadExReq miss latency 628system.cpu.l2cache.ReadExReq_avg_miss_latency::total 34907.441860 # average ReadExReq miss latency 629system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 35251.802018 # average overall miss latency 630system.cpu.l2cache.demand_avg_miss_latency::cpu.data 35654.041832 # average overall miss latency 631system.cpu.l2cache.demand_avg_miss_latency::total 35436.623377 # average overall miss latency 632system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 35251.802018 # average overall miss latency 633system.cpu.l2cache.overall_avg_miss_latency::cpu.data 35654.041832 # average overall miss latency 634system.cpu.l2cache.overall_avg_miss_latency::total 35436.623377 # average overall miss latency |
| 635system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 636system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 637system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 638system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 639system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 640system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 641system.cpu.l2cache.fast_writes 0 # number of fast writes performed 642system.cpu.l2cache.cache_copies 0 # number of cache copies performed 643system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 5 # number of ReadReq MSHR hits 644system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 13 # number of ReadReq MSHR hits 645system.cpu.l2cache.ReadReq_mshr_hits::total 18 # number of ReadReq MSHR hits 646system.cpu.l2cache.demand_mshr_hits::cpu.inst 5 # number of demand (read+write) MSHR hits 647system.cpu.l2cache.demand_mshr_hits::cpu.data 13 # number of demand (read+write) MSHR hits 648system.cpu.l2cache.demand_mshr_hits::total 18 # number of demand (read+write) MSHR hits 649system.cpu.l2cache.overall_mshr_hits::cpu.inst 5 # number of overall MSHR hits 650system.cpu.l2cache.overall_mshr_hits::cpu.data 13 # number of overall MSHR hits 651system.cpu.l2cache.overall_mshr_hits::total 18 # number of overall MSHR hits | 635system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 636system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 637system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 638system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 639system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 640system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 641system.cpu.l2cache.fast_writes 0 # number of fast writes performed 642system.cpu.l2cache.cache_copies 0 # number of cache copies performed 643system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 5 # number of ReadReq MSHR hits 644system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 13 # number of ReadReq MSHR hits 645system.cpu.l2cache.ReadReq_mshr_hits::total 18 # number of ReadReq MSHR hits 646system.cpu.l2cache.demand_mshr_hits::cpu.inst 5 # number of demand (read+write) MSHR hits 647system.cpu.l2cache.demand_mshr_hits::cpu.data 13 # number of demand (read+write) MSHR hits 648system.cpu.l2cache.demand_mshr_hits::total 18 # number of demand (read+write) MSHR hits 649system.cpu.l2cache.overall_mshr_hits::cpu.inst 5 # number of overall MSHR hits 650system.cpu.l2cache.overall_mshr_hits::cpu.data 13 # number of overall MSHR hits 651system.cpu.l2cache.overall_mshr_hits::total 18 # number of overall MSHR hits |
| 652system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 2069 # number of ReadReq MSHR misses 653system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 672 # number of ReadReq MSHR misses 654system.cpu.l2cache.ReadReq_mshr_misses::total 2741 # number of ReadReq MSHR misses 655system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 1082 # number of ReadExReq MSHR misses 656system.cpu.l2cache.ReadExReq_mshr_misses::total 1082 # number of ReadExReq MSHR misses 657system.cpu.l2cache.demand_mshr_misses::cpu.inst 2069 # number of demand (read+write) MSHR misses 658system.cpu.l2cache.demand_mshr_misses::cpu.data 1754 # number of demand (read+write) MSHR misses 659system.cpu.l2cache.demand_mshr_misses::total 3823 # number of demand (read+write) MSHR misses 660system.cpu.l2cache.overall_mshr_misses::cpu.inst 2069 # number of overall MSHR misses 661system.cpu.l2cache.overall_mshr_misses::cpu.data 1754 # number of overall MSHR misses 662system.cpu.l2cache.overall_mshr_misses::total 3823 # number of overall MSHR misses 663system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 66421500 # number of ReadReq MSHR miss cycles 664system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 22618000 # number of ReadReq MSHR miss cycles 665system.cpu.l2cache.ReadReq_mshr_miss_latency::total 89039500 # number of ReadReq MSHR miss cycles 666system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 34148500 # number of ReadExReq MSHR miss cycles 667system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 34148500 # number of ReadExReq MSHR miss cycles 668system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 66421500 # number of demand (read+write) MSHR miss cycles 669system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 56766500 # number of demand (read+write) MSHR miss cycles 670system.cpu.l2cache.demand_mshr_miss_latency::total 123188000 # number of demand (read+write) MSHR miss cycles 671system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 66421500 # number of overall MSHR miss cycles 672system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 56766500 # number of overall MSHR miss cycles 673system.cpu.l2cache.overall_mshr_miss_latency::total 123188000 # number of overall MSHR miss cycles 674system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.469587 # mshr miss rate for ReadReq accesses 675system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.867097 # mshr miss rate for ReadReq accesses 676system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.529048 # mshr miss rate for ReadReq accesses 677system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.991751 # mshr miss rate for ReadExReq accesses 678system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.991751 # mshr miss rate for ReadExReq accesses 679system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.469587 # mshr miss rate for demand accesses 680system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.939979 # mshr miss rate for demand accesses 681system.cpu.l2cache.demand_mshr_miss_rate::total 0.609534 # mshr miss rate for demand accesses 682system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.469587 # mshr miss rate for overall accesses 683system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.939979 # mshr miss rate for overall accesses 684system.cpu.l2cache.overall_mshr_miss_rate::total 0.609534 # mshr miss rate for overall accesses 685system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 32103.189947 # average ReadReq mshr miss latency 686system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 33657.738095 # average ReadReq mshr miss latency 687system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 32484.312295 # average ReadReq mshr miss latency 688system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31560.536044 # average ReadExReq mshr miss latency 689system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31560.536044 # average ReadExReq mshr miss latency 690system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 32103.189947 # average overall mshr miss latency 691system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 32364.025086 # average overall mshr miss latency 692system.cpu.l2cache.demand_avg_mshr_miss_latency::total 32222.861627 # average overall mshr miss latency 693system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 32103.189947 # average overall mshr miss latency 694system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 32364.025086 # average overall mshr miss latency 695system.cpu.l2cache.overall_avg_mshr_miss_latency::total 32222.861627 # average overall mshr miss latency | 652system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 2076 # number of ReadReq MSHR misses 653system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 681 # number of ReadReq MSHR misses 654system.cpu.l2cache.ReadReq_mshr_misses::total 2757 # number of ReadReq MSHR misses 655system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 1075 # number of ReadExReq MSHR misses 656system.cpu.l2cache.ReadExReq_mshr_misses::total 1075 # number of ReadExReq MSHR misses 657system.cpu.l2cache.demand_mshr_misses::cpu.inst 2076 # number of demand (read+write) MSHR misses 658system.cpu.l2cache.demand_mshr_misses::cpu.data 1756 # number of demand (read+write) MSHR misses 659system.cpu.l2cache.demand_mshr_misses::total 3832 # number of demand (read+write) MSHR misses 660system.cpu.l2cache.overall_mshr_misses::cpu.inst 2076 # number of overall MSHR misses 661system.cpu.l2cache.overall_mshr_misses::cpu.data 1756 # number of overall MSHR misses 662system.cpu.l2cache.overall_mshr_misses::total 3832 # number of overall MSHR misses 663system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 66628500 # number of ReadReq MSHR miss cycles 664system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 22957500 # number of ReadReq MSHR miss cycles 665system.cpu.l2cache.ReadReq_mshr_miss_latency::total 89586000 # number of ReadReq MSHR miss cycles 666system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 33945000 # number of ReadExReq MSHR miss cycles 667system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 33945000 # number of ReadExReq MSHR miss cycles 668system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 66628500 # number of demand (read+write) MSHR miss cycles 669system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 56902500 # number of demand (read+write) MSHR miss cycles 670system.cpu.l2cache.demand_mshr_miss_latency::total 123531000 # number of demand (read+write) MSHR miss cycles 671system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 66628500 # number of overall MSHR miss cycles 672system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 56902500 # number of overall MSHR miss cycles 673system.cpu.l2cache.overall_mshr_miss_latency::total 123531000 # number of overall MSHR miss cycles 674system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.471604 # mshr miss rate for ReadReq accesses 675system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.870844 # mshr miss rate for ReadReq accesses 676system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.531829 # mshr miss rate for ReadReq accesses 677system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.991697 # mshr miss rate for ReadExReq accesses 678system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.991697 # mshr miss rate for ReadExReq accesses 679system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.471604 # mshr miss rate for demand accesses 680system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.941050 # mshr miss rate for demand accesses 681system.cpu.l2cache.demand_mshr_miss_rate::total 0.611359 # mshr miss rate for demand accesses 682system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.471604 # mshr miss rate for overall accesses 683system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.941050 # mshr miss rate for overall accesses 684system.cpu.l2cache.overall_mshr_miss_rate::total 0.611359 # mshr miss rate for overall accesses 685system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 32094.653179 # average ReadReq mshr miss latency 686system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 33711.453744 # average ReadReq mshr miss latency 687system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 32494.015234 # average ReadReq mshr miss latency 688system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31576.744186 # average ReadExReq mshr miss latency 689system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31576.744186 # average ReadExReq mshr miss latency 690system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 32094.653179 # average overall mshr miss latency 691system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 32404.612756 # average overall mshr miss latency 692system.cpu.l2cache.demand_avg_mshr_miss_latency::total 32236.691023 # average overall mshr miss latency 693system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 32094.653179 # average overall mshr miss latency 694system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 32404.612756 # average overall mshr miss latency 695system.cpu.l2cache.overall_avg_mshr_miss_latency::total 32236.691023 # average overall mshr miss latency |
| 696system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 697 698---------- End Simulation Statistics ---------- | 696system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 697 698---------- End Simulation Statistics ---------- |