3,5c3,5
< sim_seconds 0.074201 # Number of seconds simulated
< sim_ticks 74201024500 # Number of ticks simulated
< final_tick 74201024500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
---
> sim_seconds 0.074220 # Number of seconds simulated
> sim_ticks 74219948500 # Number of ticks simulated
> final_tick 74219948500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
7,11c7,11
< host_inst_rate 115322 # Simulator instruction rate (inst/s)
< host_op_rate 126267 # Simulator op (including micro ops) rate (op/s)
< host_tick_rate 49662501 # Simulator tick rate (ticks/s)
< host_mem_usage 251448 # Number of bytes of host memory used
< host_seconds 1494.11 # Real time elapsed on the host
---
> host_inst_rate 110839 # Simulator instruction rate (inst/s)
> host_op_rate 121359 # Simulator op (including micro ops) rate (op/s)
> host_tick_rate 47744278 # Simulator tick rate (ticks/s)
> host_mem_usage 278976 # Number of bytes of host memory used
> host_seconds 1554.53 # Real time elapsed on the host
14,93c14,95
< system.physmem.bytes_read::cpu.inst 131328 # Number of bytes read from this memory
< system.physmem.bytes_read::cpu.data 111872 # Number of bytes read from this memory
< system.physmem.bytes_read::total 243200 # Number of bytes read from this memory
< system.physmem.bytes_inst_read::cpu.inst 131328 # Number of instructions bytes read from this memory
< system.physmem.bytes_inst_read::total 131328 # Number of instructions bytes read from this memory
< system.physmem.num_reads::cpu.inst 2052 # Number of read requests responded to by this memory
< system.physmem.num_reads::cpu.data 1748 # Number of read requests responded to by this memory
< system.physmem.num_reads::total 3800 # Number of read requests responded to by this memory
< system.physmem.bw_read::cpu.inst 1769895 # Total read bandwidth from this memory (bytes/s)
< system.physmem.bw_read::cpu.data 1507688 # Total read bandwidth from this memory (bytes/s)
< system.physmem.bw_read::total 3277583 # Total read bandwidth from this memory (bytes/s)
< system.physmem.bw_inst_read::cpu.inst 1769895 # Instruction read bandwidth from this memory (bytes/s)
< system.physmem.bw_inst_read::total 1769895 # Instruction read bandwidth from this memory (bytes/s)
< system.physmem.bw_total::cpu.inst 1769895 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.bw_total::cpu.data 1507688 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.bw_total::total 3277583 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.readReqs 3801 # Total number of read requests accepted by DRAM controller
< system.physmem.writeReqs 0 # Total number of write requests accepted by DRAM controller
< system.physmem.readBursts 3801 # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
< system.physmem.writeBursts 0 # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
< system.physmem.bytesRead 243200 # Total number of bytes read from memory
< system.physmem.bytesWritten 0 # Total number of bytes written to memory
< system.physmem.bytesConsumedRd 243200 # bytesRead derated as per pkt->getSize()
< system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize()
< system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by write Q
< system.physmem.neitherReadNorWrite 2 # Reqs where no action is needed
< system.physmem.perBankRdReqs::0 308 # Track reads on a per bank basis
< system.physmem.perBankRdReqs::1 215 # Track reads on a per bank basis
< system.physmem.perBankRdReqs::2 134 # Track reads on a per bank basis
< system.physmem.perBankRdReqs::3 308 # Track reads on a per bank basis
< system.physmem.perBankRdReqs::4 298 # Track reads on a per bank basis
< system.physmem.perBankRdReqs::5 300 # Track reads on a per bank basis
< system.physmem.perBankRdReqs::6 261 # Track reads on a per bank basis
< system.physmem.perBankRdReqs::7 216 # Track reads on a per bank basis
< system.physmem.perBankRdReqs::8 246 # Track reads on a per bank basis
< system.physmem.perBankRdReqs::9 215 # Track reads on a per bank basis
< system.physmem.perBankRdReqs::10 289 # Track reads on a per bank basis
< system.physmem.perBankRdReqs::11 194 # Track reads on a per bank basis
< system.physmem.perBankRdReqs::12 191 # Track reads on a per bank basis
< system.physmem.perBankRdReqs::13 208 # Track reads on a per bank basis
< system.physmem.perBankRdReqs::14 218 # Track reads on a per bank basis
< system.physmem.perBankRdReqs::15 200 # Track reads on a per bank basis
< system.physmem.perBankWrReqs::0 0 # Track writes on a per bank basis
< system.physmem.perBankWrReqs::1 0 # Track writes on a per bank basis
< system.physmem.perBankWrReqs::2 0 # Track writes on a per bank basis
< system.physmem.perBankWrReqs::3 0 # Track writes on a per bank basis
< system.physmem.perBankWrReqs::4 0 # Track writes on a per bank basis
< system.physmem.perBankWrReqs::5 0 # Track writes on a per bank basis
< system.physmem.perBankWrReqs::6 0 # Track writes on a per bank basis
< system.physmem.perBankWrReqs::7 0 # Track writes on a per bank basis
< system.physmem.perBankWrReqs::8 0 # Track writes on a per bank basis
< system.physmem.perBankWrReqs::9 0 # Track writes on a per bank basis
< system.physmem.perBankWrReqs::10 0 # Track writes on a per bank basis
< system.physmem.perBankWrReqs::11 0 # Track writes on a per bank basis
< system.physmem.perBankWrReqs::12 0 # Track writes on a per bank basis
< system.physmem.perBankWrReqs::13 0 # Track writes on a per bank basis
< system.physmem.perBankWrReqs::14 0 # Track writes on a per bank basis
< system.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis
< system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry
< system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry
< system.physmem.totGap 74201006000 # Total gap between requests
< system.physmem.readPktSize::0 0 # Categorize read packet sizes
< system.physmem.readPktSize::1 0 # Categorize read packet sizes
< system.physmem.readPktSize::2 0 # Categorize read packet sizes
< system.physmem.readPktSize::3 0 # Categorize read packet sizes
< system.physmem.readPktSize::4 0 # Categorize read packet sizes
< system.physmem.readPktSize::5 0 # Categorize read packet sizes
< system.physmem.readPktSize::6 3801 # Categorize read packet sizes
< system.physmem.writePktSize::0 0 # Categorize write packet sizes
< system.physmem.writePktSize::1 0 # Categorize write packet sizes
< system.physmem.writePktSize::2 0 # Categorize write packet sizes
< system.physmem.writePktSize::3 0 # Categorize write packet sizes
< system.physmem.writePktSize::4 0 # Categorize write packet sizes
< system.physmem.writePktSize::5 0 # Categorize write packet sizes
< system.physmem.writePktSize::6 0 # Categorize write packet sizes
< system.physmem.rdQLenPdf::0 2829 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::1 792 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::2 136 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::3 38 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::4 5 # What read queue length does an incoming req see
---
> system.physmem.bytes_read::cpu.inst 131072 # Number of bytes read from this memory
> system.physmem.bytes_read::cpu.data 111680 # Number of bytes read from this memory
> system.physmem.bytes_read::total 242752 # Number of bytes read from this memory
> system.physmem.bytes_inst_read::cpu.inst 131072 # Number of instructions bytes read from this memory
> system.physmem.bytes_inst_read::total 131072 # Number of instructions bytes read from this memory
> system.physmem.num_reads::cpu.inst 2048 # Number of read requests responded to by this memory
> system.physmem.num_reads::cpu.data 1745 # Number of read requests responded to by this memory
> system.physmem.num_reads::total 3793 # Number of read requests responded to by this memory
> system.physmem.bw_read::cpu.inst 1765994 # Total read bandwidth from this memory (bytes/s)
> system.physmem.bw_read::cpu.data 1504717 # Total read bandwidth from this memory (bytes/s)
> system.physmem.bw_read::total 3270711 # Total read bandwidth from this memory (bytes/s)
> system.physmem.bw_inst_read::cpu.inst 1765994 # Instruction read bandwidth from this memory (bytes/s)
> system.physmem.bw_inst_read::total 1765994 # Instruction read bandwidth from this memory (bytes/s)
> system.physmem.bw_total::cpu.inst 1765994 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.bw_total::cpu.data 1504717 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.bw_total::total 3270711 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.readReqs 3794 # Number of read requests accepted
> system.physmem.writeReqs 0 # Number of write requests accepted
> system.physmem.readBursts 3794 # Number of DRAM read bursts, including those serviced by the write queue
> system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue
> system.physmem.bytesReadDRAM 242816 # Total number of bytes read from DRAM
> system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue
> system.physmem.bytesWritten 0 # Total number of bytes written to DRAM
> system.physmem.bytesReadSys 242816 # Total read bytes from the system interface side
> system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side
> system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue
> system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
> system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
> system.physmem.perBankRdBursts::0 306 # Per bank write bursts
> system.physmem.perBankRdBursts::1 215 # Per bank write bursts
> system.physmem.perBankRdBursts::2 133 # Per bank write bursts
> system.physmem.perBankRdBursts::3 308 # Per bank write bursts
> system.physmem.perBankRdBursts::4 298 # Per bank write bursts
> system.physmem.perBankRdBursts::5 299 # Per bank write bursts
> system.physmem.perBankRdBursts::6 264 # Per bank write bursts
> system.physmem.perBankRdBursts::7 216 # Per bank write bursts
> system.physmem.perBankRdBursts::8 246 # Per bank write bursts
> system.physmem.perBankRdBursts::9 215 # Per bank write bursts
> system.physmem.perBankRdBursts::10 289 # Per bank write bursts
> system.physmem.perBankRdBursts::11 193 # Per bank write bursts
> system.physmem.perBankRdBursts::12 189 # Per bank write bursts
> system.physmem.perBankRdBursts::13 206 # Per bank write bursts
> system.physmem.perBankRdBursts::14 217 # Per bank write bursts
> system.physmem.perBankRdBursts::15 200 # Per bank write bursts
> system.physmem.perBankWrBursts::0 0 # Per bank write bursts
> system.physmem.perBankWrBursts::1 0 # Per bank write bursts
> system.physmem.perBankWrBursts::2 0 # Per bank write bursts
> system.physmem.perBankWrBursts::3 0 # Per bank write bursts
> system.physmem.perBankWrBursts::4 0 # Per bank write bursts
> system.physmem.perBankWrBursts::5 0 # Per bank write bursts
> system.physmem.perBankWrBursts::6 0 # Per bank write bursts
> system.physmem.perBankWrBursts::7 0 # Per bank write bursts
> system.physmem.perBankWrBursts::8 0 # Per bank write bursts
> system.physmem.perBankWrBursts::9 0 # Per bank write bursts
> system.physmem.perBankWrBursts::10 0 # Per bank write bursts
> system.physmem.perBankWrBursts::11 0 # Per bank write bursts
> system.physmem.perBankWrBursts::12 0 # Per bank write bursts
> system.physmem.perBankWrBursts::13 0 # Per bank write bursts
> system.physmem.perBankWrBursts::14 0 # Per bank write bursts
> system.physmem.perBankWrBursts::15 0 # Per bank write bursts
> system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
> system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
> system.physmem.totGap 74219930000 # Total gap between requests
> system.physmem.readPktSize::0 0 # Read request sizes (log2)
> system.physmem.readPktSize::1 0 # Read request sizes (log2)
> system.physmem.readPktSize::2 0 # Read request sizes (log2)
> system.physmem.readPktSize::3 0 # Read request sizes (log2)
> system.physmem.readPktSize::4 0 # Read request sizes (log2)
> system.physmem.readPktSize::5 0 # Read request sizes (log2)
> system.physmem.readPktSize::6 3794 # Read request sizes (log2)
> system.physmem.writePktSize::0 0 # Write request sizes (log2)
> system.physmem.writePktSize::1 0 # Write request sizes (log2)
> system.physmem.writePktSize::2 0 # Write request sizes (log2)
> system.physmem.writePktSize::3 0 # Write request sizes (log2)
> system.physmem.writePktSize::4 0 # Write request sizes (log2)
> system.physmem.writePktSize::5 0 # Write request sizes (log2)
> system.physmem.writePktSize::6 0 # Write request sizes (log2)
> system.physmem.rdQLenPdf::0 2825 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::1 784 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::2 142 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::3 36 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::4 6 # What read queue length does an incoming req see
153,226c155,212
< system.physmem.bytesPerActivate::samples 389 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::mean 616.966581 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::gmean 221.267348 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::stdev 1216.553816 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::64-65 139 35.73% 35.73% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::128-129 59 15.17% 50.90% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::192-193 33 8.48% 59.38% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::256-257 24 6.17% 65.55% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::320-321 15 3.86% 69.41% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::384-385 13 3.34% 72.75% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::448-449 4 1.03% 73.78% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::512-513 7 1.80% 75.58% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::576-577 5 1.29% 76.86% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::640-641 8 2.06% 78.92% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::704-705 4 1.03% 79.95% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::768-769 4 1.03% 80.98% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::832-833 3 0.77% 81.75% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::896-897 3 0.77% 82.52% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::960-961 5 1.29% 83.80% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::1024-1025 4 1.03% 84.83% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::1088-1089 4 1.03% 85.86% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::1152-1153 1 0.26% 86.12% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::1216-1217 1 0.26% 86.38% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::1280-1281 3 0.77% 87.15% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::1344-1345 3 0.77% 87.92% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::1408-1409 3 0.77% 88.69% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::1472-1473 2 0.51% 89.20% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::1536-1537 1 0.26% 89.46% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::1600-1601 3 0.77% 90.23% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::1664-1665 3 0.77% 91.00% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::1728-1729 1 0.26% 91.26% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::1792-1793 1 0.26% 91.52% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::1920-1921 1 0.26% 91.77% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::2048-2049 1 0.26% 92.03% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::2112-2113 2 0.51% 92.54% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::2176-2177 1 0.26% 92.80% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::2304-2305 1 0.26% 93.06% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::2368-2369 1 0.26% 93.32% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::2432-2433 1 0.26% 93.57% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::2624-2625 1 0.26% 93.83% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::2688-2689 1 0.26% 94.09% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::2816-2817 1 0.26% 94.34% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::2944-2945 1 0.26% 94.60% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::3008-3009 1 0.26% 94.86% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::3072-3073 1 0.26% 95.12% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::3200-3201 1 0.26% 95.37% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::3264-3265 4 1.03% 96.40% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::3712-3713 1 0.26% 96.66% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::4032-4033 1 0.26% 96.92% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::4352-4353 1 0.26% 97.17% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::4416-4417 1 0.26% 97.43% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::4480-4481 1 0.26% 97.69% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::4800-4801 1 0.26% 97.94% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::5120-5121 1 0.26% 98.20% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::5248-5249 1 0.26% 98.46% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::6208-6209 1 0.26% 98.71% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::6720-6721 1 0.26% 98.97% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::6848-6849 1 0.26% 99.23% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::8128-8129 1 0.26% 99.49% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::8192-8193 2 0.51% 100.00% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::total 389 # Bytes accessed per row activation
< system.physmem.totQLat 12962000 # Total cycles spent in queuing delays
< system.physmem.totMemAccLat 86183250 # Sum of mem lat for all requests
< system.physmem.totBusLat 19005000 # Total cycles spent in databus access
< system.physmem.totBankLat 54216250 # Total cycles spent in bank access
< system.physmem.avgQLat 3410.16 # Average queueing delay per request
< system.physmem.avgBankLat 14263.68 # Average bank access latency per request
< system.physmem.avgBusLat 5000.00 # Average bus latency per request
< system.physmem.avgMemAccLat 22673.84 # Average memory access latency
< system.physmem.avgRdBW 3.28 # Average achieved read bandwidth in MB/s
< system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s
< system.physmem.avgConsumedRdBW 3.28 # Average consumed read bandwidth in MB/s
< system.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s
< system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s
---
> system.physmem.bytesPerActivate::samples 717 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::mean 334.192469 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::gmean 180.652659 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::stdev 576.534776 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::64-65 257 35.84% 35.84% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::128-129 120 16.74% 52.58% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::192-193 71 9.90% 62.48% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::256-257 49 6.83% 69.32% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::320-321 19 2.65% 71.97% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::384-385 26 3.63% 75.59% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::448-449 20 2.79% 78.38% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::512-513 17 2.37% 80.75% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::576-577 17 2.37% 83.12% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::640-641 40 5.58% 88.70% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::704-705 17 2.37% 91.07% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::768-769 6 0.84% 91.91% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::832-833 6 0.84% 92.75% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::896-897 8 1.12% 93.86% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::960-961 6 0.84% 94.70% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::1024-1025 5 0.70% 95.40% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::1088-1089 4 0.56% 95.96% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::1152-1153 1 0.14% 96.09% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::1216-1217 2 0.28% 96.37% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::1280-1281 2 0.28% 96.65% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::1344-1345 2 0.28% 96.93% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::1408-1409 2 0.28% 97.21% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::1472-1473 1 0.14% 97.35% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::1536-1537 1 0.14% 97.49% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::1600-1601 1 0.14% 97.63% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::1664-1665 1 0.14% 97.77% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::1728-1729 1 0.14% 97.91% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::1792-1793 2 0.28% 98.19% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::1856-1857 1 0.14% 98.33% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::1984-1985 2 0.28% 98.61% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::2176-2177 1 0.14% 98.74% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::2688-2689 1 0.14% 98.88% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::2816-2817 1 0.14% 99.02% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::3008-3009 1 0.14% 99.16% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::3200-3201 1 0.14% 99.30% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::3392-3393 1 0.14% 99.44% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::3648-3649 1 0.14% 99.58% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::3712-3713 1 0.14% 99.72% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::6656-6657 1 0.14% 99.86% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::8192-8193 1 0.14% 100.00% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::total 717 # Bytes accessed per row activation
> system.physmem.totQLat 25205500 # Total ticks spent queuing
> system.physmem.totMemAccLat 100715500 # Total ticks spent from burst creation until serviced by the DRAM
> system.physmem.totBusLat 18970000 # Total ticks spent in databus transfers
> system.physmem.totBankLat 56540000 # Total ticks spent accessing banks
> system.physmem.avgQLat 6643.52 # Average queueing delay per DRAM burst
> system.physmem.avgBankLat 14902.48 # Average bank access latency per DRAM burst
> system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
> system.physmem.avgMemAccLat 26545.99 # Average memory access latency per DRAM burst
> system.physmem.avgRdBW 3.27 # Average DRAM read bandwidth in MiByte/s
> system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s
> system.physmem.avgRdBWSys 3.27 # Average system read bandwidth in MiByte/s
> system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s
> system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
228,230c214,218
< system.physmem.avgRdQLen 0.00 # Average read queue length over time
< system.physmem.avgWrQLen 0.00 # Average write queue length over time
< system.physmem.readRowHits 3412 # Number of row buffer hits during reads
---
> system.physmem.busUtilRead 0.03 # Data bus utilization in percentage for reads
> system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes
> system.physmem.avgRdQLen 0.00 # Average read queue length when enqueuing
> system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing
> system.physmem.readRowHits 3077 # Number of row buffer hits during reads
232c220
< system.physmem.readRowHitRate 89.77 # Row buffer hit rate for reads
---
> system.physmem.readRowHitRate 81.10 # Row buffer hit rate for reads
234,246c222,234
< system.physmem.avgGap 19521443.30 # Average gap between requests
< system.membus.throughput 3277583 # Throughput (bytes/s)
< system.membus.trans_dist::ReadReq 2726 # Transaction distribution
< system.membus.trans_dist::ReadResp 2725 # Transaction distribution
< system.membus.trans_dist::UpgradeReq 2 # Transaction distribution
< system.membus.trans_dist::UpgradeResp 2 # Transaction distribution
< system.membus.trans_dist::ReadExReq 1075 # Transaction distribution
< system.membus.trans_dist::ReadExResp 1075 # Transaction distribution
< system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 7605 # Packet count per connected master and slave (bytes)
< system.membus.pkt_count::total 7605 # Packet count per connected master and slave (bytes)
< system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 243200 # Cumulative packet size per connected master and slave (bytes)
< system.membus.tot_pkt_size::total 243200 # Cumulative packet size per connected master and slave (bytes)
< system.membus.data_through_bus 243200 # Total data (bytes)
---
> system.physmem.avgGap 19562448.60 # Average gap between requests
> system.physmem.pageHitRate 81.10 # Row buffer hit rate, read and write combined
> system.physmem.prechargeAllPercent 0.24 # Percentage of time for which DRAM has all the banks in precharge state
> system.membus.throughput 3270711 # Throughput (bytes/s)
> system.membus.trans_dist::ReadReq 2723 # Transaction distribution
> system.membus.trans_dist::ReadResp 2722 # Transaction distribution
> system.membus.trans_dist::ReadExReq 1071 # Transaction distribution
> system.membus.trans_dist::ReadExResp 1071 # Transaction distribution
> system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 7587 # Packet count per connected master and slave (bytes)
> system.membus.pkt_count::total 7587 # Packet count per connected master and slave (bytes)
> system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 242752 # Cumulative packet size per connected master and slave (bytes)
> system.membus.tot_pkt_size::total 242752 # Cumulative packet size per connected master and slave (bytes)
> system.membus.data_through_bus 242752 # Total data (bytes)
248c236
< system.membus.reqLayer0.occupancy 4684500 # Layer occupancy (ticks)
---
> system.membus.reqLayer0.occupancy 4683500 # Layer occupancy (ticks)
250c238
< system.membus.respLayer1.occupancy 35707998 # Layer occupancy (ticks)
---
> system.membus.respLayer1.occupancy 35533250 # Layer occupancy (ticks)
252,256c240,244
< system.cpu.branchPred.lookups 94803777 # Number of BP lookups
< system.cpu.branchPred.condPredicted 74793629 # Number of conditional branches predicted
< system.cpu.branchPred.condIncorrect 6279390 # Number of conditional branches incorrect
< system.cpu.branchPred.BTBLookups 44652033 # Number of BTB lookups
< system.cpu.branchPred.BTBHits 43049215 # Number of BTB hits
---
> system.cpu.branchPred.lookups 94784279 # Number of BP lookups
> system.cpu.branchPred.condPredicted 74784012 # Number of conditional branches predicted
> system.cpu.branchPred.condIncorrect 6281562 # Number of conditional branches incorrect
> system.cpu.branchPred.BTBLookups 44678427 # Number of BTB lookups
> system.cpu.branchPred.BTBHits 43050018 # Number of BTB hits
258,260c246,248
< system.cpu.branchPred.BTBHitPct 96.410425 # BTB Hit Percentage
< system.cpu.branchPred.usedRAS 4355984 # Number of times the RAS was used to get a target.
< system.cpu.branchPred.RASInCorrect 88442 # Number of incorrect RAS predictions.
---
> system.cpu.branchPred.BTBHitPct 96.355268 # BTB Hit Percentage
> system.cpu.branchPred.usedRAS 4356637 # Number of times the RAS was used to get a target.
> system.cpu.branchPred.RASInCorrect 88400 # Number of incorrect RAS predictions.
304c292
< system.cpu.numCycles 148402050 # number of cpu cycles simulated
---
> system.cpu.numCycles 148439898 # number of cpu cycles simulated
307,315c295,303
< system.cpu.fetch.icacheStallCycles 39645282 # Number of cycles fetch is stalled on an Icache miss
< system.cpu.fetch.Insts 380210735 # Number of instructions fetch has processed
< system.cpu.fetch.Branches 94803777 # Number of branches that fetch encountered
< system.cpu.fetch.predictedBranches 47405199 # Number of branches that fetch has predicted taken
< system.cpu.fetch.Cycles 80366135 # Number of cycles fetch has run and was not squashing or blocked
< system.cpu.fetch.SquashCycles 27283939 # Number of cycles fetch has spent squashing
< system.cpu.fetch.BlockedCycles 7211893 # Number of cycles fetch has spent blocked
< system.cpu.fetch.MiscStallCycles 12 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
< system.cpu.fetch.PendingTrapStallCycles 5835 # Number of stall cycles due to pending traps
---
> system.cpu.fetch.icacheStallCycles 39656913 # Number of cycles fetch is stalled on an Icache miss
> system.cpu.fetch.Insts 380179952 # Number of instructions fetch has processed
> system.cpu.fetch.Branches 94784279 # Number of branches that fetch encountered
> system.cpu.fetch.predictedBranches 47406655 # Number of branches that fetch has predicted taken
> system.cpu.fetch.Cycles 80370667 # Number of cycles fetch has run and was not squashing or blocked
> system.cpu.fetch.SquashCycles 27283129 # Number of cycles fetch has spent squashing
> system.cpu.fetch.BlockedCycles 7220970 # Number of cycles fetch has spent blocked
> system.cpu.fetch.MiscStallCycles 44 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
> system.cpu.fetch.PendingTrapStallCycles 6188 # Number of stall cycles due to pending traps
317,322c305,310
< system.cpu.fetch.IcacheWaitRetryStallCycles 74 # Number of stall cycles due to full MSHR
< system.cpu.fetch.CacheLines 36839707 # Number of cache lines fetched
< system.cpu.fetch.IcacheSquashes 1829204 # Number of outstanding Icache misses that were squashed
< system.cpu.fetch.rateDist::samples 148218142 # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::mean 2.802317 # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::stdev 3.153165 # Number of instructions fetched each cycle (Total)
---
> system.cpu.fetch.IcacheWaitRetryStallCycles 50 # Number of stall cycles due to full MSHR
> system.cpu.fetch.CacheLines 36850892 # Number of cache lines fetched
> system.cpu.fetch.IcacheSquashes 1831983 # Number of outstanding Icache misses that were squashed
> system.cpu.fetch.rateDist::samples 148240575 # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::mean 2.801601 # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::stdev 3.152871 # Number of instructions fetched each cycle (Total)
324,332c312,320
< system.cpu.fetch.rateDist::0 68020669 45.89% 45.89% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::1 5263809 3.55% 49.44% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::2 10529342 7.10% 56.55% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::3 10284383 6.94% 63.49% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::4 8663442 5.85% 69.33% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::5 6544357 4.42% 73.75% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::6 6237651 4.21% 77.96% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::7 8018779 5.41% 83.37% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::8 24655710 16.63% 100.00% # Number of instructions fetched each cycle (Total)
---
> system.cpu.fetch.rateDist::0 68038754 45.90% 45.90% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::1 5265463 3.55% 49.45% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::2 10540667 7.11% 56.56% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::3 10285704 6.94% 63.50% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::4 8660470 5.84% 69.34% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::5 6545128 4.42% 73.76% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::6 6246382 4.21% 77.97% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::7 8002829 5.40% 83.37% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::8 24655178 16.63% 100.00% # Number of instructions fetched each cycle (Total)
336,362c324,350
< system.cpu.fetch.rateDist::total 148218142 # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.branchRate 0.638831 # Number of branch fetches per cycle
< system.cpu.fetch.rate 2.562032 # Number of inst fetches per cycle
< system.cpu.decode.IdleCycles 45496346 # Number of cycles decode is idle
< system.cpu.decode.BlockedCycles 5881053 # Number of cycles decode is blocked
< system.cpu.decode.RunCycles 74801402 # Number of cycles decode is running
< system.cpu.decode.UnblockCycles 1203851 # Number of cycles decode is unblocking
< system.cpu.decode.SquashCycles 20835490 # Number of cycles decode is squashing
< system.cpu.decode.BranchResolved 14335605 # Number of times decode resolved a branch
< system.cpu.decode.BranchMispred 164633 # Number of times decode detected a branch misprediction
< system.cpu.decode.DecodedInsts 392823460 # Number of instructions handled by decode
< system.cpu.decode.SquashedInsts 736203 # Number of squashed instructions handled by decode
< system.cpu.rename.SquashCycles 20835490 # Number of cycles rename is squashing
< system.cpu.rename.IdleCycles 50883815 # Number of cycles rename is idle
< system.cpu.rename.BlockCycles 724795 # Number of cycles rename is blocking
< system.cpu.rename.serializeStallCycles 600466 # count of cycles rename stalled for serializing inst
< system.cpu.rename.RunCycles 70555670 # Number of cycles rename is running
< system.cpu.rename.UnblockCycles 4617906 # Number of cycles rename is unblocking
< system.cpu.rename.RenamedInsts 371356593 # Number of instructions processed by rename
< system.cpu.rename.ROBFullEvents 28 # Number of times rename has blocked due to ROB full
< system.cpu.rename.IQFullEvents 342994 # Number of times rename has blocked due to IQ full
< system.cpu.rename.LSQFullEvents 3662384 # Number of times rename has blocked due to LSQ full
< system.cpu.rename.FullRegisterEvents 29 # Number of times there has been no free registers
< system.cpu.rename.RenamedOperands 631760398 # Number of destination operands rename has renamed
< system.cpu.rename.RenameLookups 1581883462 # Number of register rename lookups that rename has made
< system.cpu.rename.int_rename_lookups 1507069248 # Number of integer rename lookups
< system.cpu.rename.fp_rename_lookups 3196133 # Number of floating rename lookups
---
> system.cpu.fetch.rateDist::total 148240575 # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.branchRate 0.638536 # Number of branch fetches per cycle
> system.cpu.fetch.rate 2.561171 # Number of inst fetches per cycle
> system.cpu.decode.IdleCycles 45513789 # Number of cycles decode is idle
> system.cpu.decode.BlockedCycles 5886753 # Number of cycles decode is blocked
> system.cpu.decode.RunCycles 74804125 # Number of cycles decode is running
> system.cpu.decode.UnblockCycles 1203493 # Number of cycles decode is unblocking
> system.cpu.decode.SquashCycles 20832415 # Number of cycles decode is squashing
> system.cpu.decode.BranchResolved 14327913 # Number of times decode resolved a branch
> system.cpu.decode.BranchMispred 164349 # Number of times decode detected a branch misprediction
> system.cpu.decode.DecodedInsts 392779898 # Number of instructions handled by decode
> system.cpu.decode.SquashedInsts 733794 # Number of squashed instructions handled by decode
> system.cpu.rename.SquashCycles 20832415 # Number of cycles rename is squashing
> system.cpu.rename.IdleCycles 50900742 # Number of cycles rename is idle
> system.cpu.rename.BlockCycles 730699 # Number of cycles rename is blocking
> system.cpu.rename.serializeStallCycles 603190 # count of cycles rename stalled for serializing inst
> system.cpu.rename.RunCycles 70558310 # Number of cycles rename is running
> system.cpu.rename.UnblockCycles 4615219 # Number of cycles rename is unblocking
> system.cpu.rename.RenamedInsts 371308094 # Number of instructions processed by rename
> system.cpu.rename.ROBFullEvents 19 # Number of times rename has blocked due to ROB full
> system.cpu.rename.IQFullEvents 339277 # Number of times rename has blocked due to IQ full
> system.cpu.rename.LSQFullEvents 3661219 # Number of times rename has blocked due to LSQ full
> system.cpu.rename.FullRegisterEvents 233 # Number of times there has been no free registers
> system.cpu.rename.RenamedOperands 631703486 # Number of destination operands rename has renamed
> system.cpu.rename.RenameLookups 1581699955 # Number of register rename lookups that rename has made
> system.cpu.rename.int_rename_lookups 1506871299 # Number of integer rename lookups
> system.cpu.rename.fp_rename_lookups 3203425 # Number of floating rename lookups
364,381c352,369
< system.cpu.rename.UndoneMaps 333716259 # Number of HB maps that are undone due to squashing
< system.cpu.rename.serializingInsts 25188 # count of serializing insts renamed
< system.cpu.rename.tempSerializingInsts 25185 # count of temporary serializing insts renamed
< system.cpu.rename.skidInsts 13032916 # count of insts added to the skid buffer
< system.cpu.memDep0.insertedLoads 43019038 # Number of loads inserted to the mem dependence unit.
< system.cpu.memDep0.insertedStores 16425001 # Number of stores inserted to the mem dependence unit.
< system.cpu.memDep0.conflictingLoads 5693552 # Number of conflicting loads.
< system.cpu.memDep0.conflictingStores 3686945 # Number of conflicting stores.
< system.cpu.iq.iqInstsAdded 329243417 # Number of instructions added to the IQ (excludes non-spec)
< system.cpu.iq.iqNonSpecInstsAdded 47203 # Number of non-speculative instructions added to the IQ
< system.cpu.iq.iqInstsIssued 249464214 # Number of instructions issued
< system.cpu.iq.iqSquashedInstsIssued 795417 # Number of squashed instructions issued
< system.cpu.iq.iqSquashedInstsExamined 139561180 # Number of squashed instructions iterated over during squash; mainly for profiling
< system.cpu.iq.iqSquashedOperandsExamined 362246737 # Number of squashed operands that are examined and possibly removed from graph
< system.cpu.iq.iqSquashedNonSpecRemoved 1987 # Number of squashed non-spec instructions that were removed
< system.cpu.iq.issued_per_cycle::samples 148218142 # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::mean 1.683088 # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::stdev 1.761802 # Number of insts issued each cycle
---
> system.cpu.rename.UndoneMaps 333659347 # Number of HB maps that are undone due to squashing
> system.cpu.rename.serializingInsts 25072 # count of serializing insts renamed
> system.cpu.rename.tempSerializingInsts 25068 # count of temporary serializing insts renamed
> system.cpu.rename.skidInsts 13010245 # count of insts added to the skid buffer
> system.cpu.memDep0.insertedLoads 43012685 # Number of loads inserted to the mem dependence unit.
> system.cpu.memDep0.insertedStores 16416405 # Number of stores inserted to the mem dependence unit.
> system.cpu.memDep0.conflictingLoads 5733542 # Number of conflicting loads.
> system.cpu.memDep0.conflictingStores 3666500 # Number of conflicting stores.
> system.cpu.iq.iqInstsAdded 329190158 # Number of instructions added to the IQ (excludes non-spec)
> system.cpu.iq.iqNonSpecInstsAdded 47154 # Number of non-speculative instructions added to the IQ
> system.cpu.iq.iqInstsIssued 249456619 # Number of instructions issued
> system.cpu.iq.iqSquashedInstsIssued 789371 # Number of squashed instructions issued
> system.cpu.iq.iqSquashedInstsExamined 139503403 # Number of squashed instructions iterated over during squash; mainly for profiling
> system.cpu.iq.iqSquashedOperandsExamined 362002811 # Number of squashed operands that are examined and possibly removed from graph
> system.cpu.iq.iqSquashedNonSpecRemoved 1938 # Number of squashed non-spec instructions that were removed
> system.cpu.iq.issued_per_cycle::samples 148240575 # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::mean 1.682782 # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::stdev 1.761427 # Number of insts issued each cycle
383,391c371,379
< system.cpu.iq.issued_per_cycle::0 56048230 37.81% 37.81% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::1 22642926 15.28% 53.09% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::2 24814212 16.74% 69.83% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::3 20312337 13.70% 83.54% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::4 12552656 8.47% 92.01% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::5 6518158 4.40% 96.40% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::6 4033272 2.72% 99.13% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::7 1116001 0.75% 99.88% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::8 180350 0.12% 100.00% # Number of insts issued each cycle
---
> system.cpu.iq.issued_per_cycle::0 56059831 37.82% 37.82% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::1 22638796 15.27% 53.09% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::2 24824163 16.75% 69.83% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::3 20343400 13.72% 83.56% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::4 12534795 8.46% 92.01% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::5 6516114 4.40% 96.41% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::6 4026097 2.72% 99.12% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::7 1116067 0.75% 99.88% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::8 181312 0.12% 100.00% # Number of insts issued each cycle
395c383
< system.cpu.iq.issued_per_cycle::total 148218142 # Number of insts issued each cycle
---
> system.cpu.iq.issued_per_cycle::total 148240575 # Number of insts issued each cycle
397,427c385,415
< system.cpu.iq.fu_full::IntAlu 965237 38.47% 38.47% # attempts to use FU when none available
< system.cpu.iq.fu_full::IntMult 5595 0.22% 38.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::IntDiv 0 0.00% 38.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatAdd 0 0.00% 38.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatCmp 0 0.00% 38.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatCvt 0 0.00% 38.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatMult 0 0.00% 38.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatDiv 0 0.00% 38.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatSqrt 0 0.00% 38.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdAdd 0 0.00% 38.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 38.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdAlu 0 0.00% 38.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdCmp 0 0.00% 38.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdCvt 0 0.00% 38.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdMisc 0 0.00% 38.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdMult 0 0.00% 38.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 38.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdShift 0 0.00% 38.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 38.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdSqrt 0 0.00% 38.69% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatAdd 98 0.00% 38.70% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 38.70% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 38.70% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 38.70% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 38.70% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatMisc 50 0.00% 38.70% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 38.70% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 38.70% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 38.70% # attempts to use FU when none available
< system.cpu.iq.fu_full::MemRead 1168121 46.56% 85.25% # attempts to use FU when none available
< system.cpu.iq.fu_full::MemWrite 370007 14.75% 100.00% # attempts to use FU when none available
---
> system.cpu.iq.fu_full::IntAlu 965215 38.57% 38.57% # attempts to use FU when none available
> system.cpu.iq.fu_full::IntMult 5593 0.22% 38.79% # attempts to use FU when none available
> system.cpu.iq.fu_full::IntDiv 0 0.00% 38.79% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatAdd 0 0.00% 38.79% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatCmp 0 0.00% 38.79% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatCvt 0 0.00% 38.79% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatMult 0 0.00% 38.79% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatDiv 0 0.00% 38.79% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatSqrt 0 0.00% 38.79% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdAdd 0 0.00% 38.79% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 38.79% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdAlu 0 0.00% 38.79% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdCmp 0 0.00% 38.79% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdCvt 0 0.00% 38.79% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdMisc 0 0.00% 38.79% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdMult 0 0.00% 38.79% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 38.79% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdShift 0 0.00% 38.79% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 38.79% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdSqrt 0 0.00% 38.79% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatAdd 101 0.00% 38.80% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 38.80% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 38.80% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 38.80% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 38.80% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatMisc 48 0.00% 38.80% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 38.80% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 38.80% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 38.80% # attempts to use FU when none available
> system.cpu.iq.fu_full::MemRead 1158967 46.31% 85.11% # attempts to use FU when none available
> system.cpu.iq.fu_full::MemWrite 372730 14.89% 100.00% # attempts to use FU when none available
431,432c419,420
< system.cpu.iq.FU_type_0::IntAlu 194903493 78.13% 78.13% # Type of FU issued
< system.cpu.iq.FU_type_0::IntMult 979289 0.39% 78.52% # Type of FU issued
---
> system.cpu.iq.FU_type_0::IntAlu 194899965 78.13% 78.13% # Type of FU issued
> system.cpu.iq.FU_type_0::IntMult 979613 0.39% 78.52% # Type of FU issued
451,456c439,444
< system.cpu.iq.FU_type_0::SimdFloatAdd 33083 0.01% 78.53% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 78.53% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdFloatCmp 164442 0.07% 78.60% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdFloatCvt 254821 0.10% 78.70% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdFloatDiv 76413 0.03% 78.73% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdFloatMisc 465720 0.19% 78.92% # Type of FU issued
---
> system.cpu.iq.FU_type_0::SimdFloatAdd 33082 0.01% 78.54% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 78.54% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdFloatCmp 164367 0.07% 78.60% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdFloatCvt 255141 0.10% 78.70% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdFloatDiv 76420 0.03% 78.73% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdFloatMisc 466123 0.19% 78.92% # Type of FU issued
458,461c446,449
< system.cpu.iq.FU_type_0::SimdFloatMultAcc 71858 0.03% 79.03% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdFloatSqrt 320 0.00% 79.03% # Type of FU issued
< system.cpu.iq.FU_type_0::MemRead 38359883 15.38% 94.41% # Type of FU issued
< system.cpu.iq.FU_type_0::MemWrite 13948512 5.59% 100.00% # Type of FU issued
---
> system.cpu.iq.FU_type_0::SimdFloatMultAcc 71866 0.03% 79.03% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdFloatSqrt 321 0.00% 79.03% # Type of FU issued
> system.cpu.iq.FU_type_0::MemRead 38355278 15.38% 94.41% # Type of FU issued
> system.cpu.iq.FU_type_0::MemWrite 13948063 5.59% 100.00% # Type of FU issued
464,476c452,464
< system.cpu.iq.FU_type_0::total 249464214 # Type of FU issued
< system.cpu.iq.rate 1.681002 # Inst issue rate
< system.cpu.iq.fu_busy_cnt 2509108 # FU busy when requested
< system.cpu.iq.fu_busy_rate 0.010058 # FU busy rate (busy events/executed inst)
< system.cpu.iq.int_inst_queue_reads 646714008 # Number of integer instruction queue reads
< system.cpu.iq.int_inst_queue_writes 466681926 # Number of integer instruction queue writes
< system.cpu.iq.int_inst_queue_wakeup_accesses 237887502 # Number of integer instruction queue wakeup accesses
< system.cpu.iq.fp_inst_queue_reads 3737087 # Number of floating instruction queue reads
< system.cpu.iq.fp_inst_queue_writes 2188015 # Number of floating instruction queue writes
< system.cpu.iq.fp_inst_queue_wakeup_accesses 1841410 # Number of floating instruction queue wakeup accesses
< system.cpu.iq.int_alu_accesses 250098110 # Number of integer alu accesses
< system.cpu.iq.fp_alu_accesses 1875212 # Number of floating point alu accesses
< system.cpu.iew.lsq.thread0.forwLoads 2005238 # Number of loads that had data forwarded from stores
---
> system.cpu.iq.FU_type_0::total 249456619 # Type of FU issued
> system.cpu.iq.rate 1.680523 # Inst issue rate
> system.cpu.iq.fu_busy_cnt 2502654 # FU busy when requested
> system.cpu.iq.fu_busy_rate 0.010032 # FU busy rate (busy events/executed inst)
> system.cpu.iq.int_inst_queue_reads 646705831 # Number of integer instruction queue reads
> system.cpu.iq.int_inst_queue_writes 466563436 # Number of integer instruction queue writes
> system.cpu.iq.int_inst_queue_wakeup_accesses 237885445 # Number of integer instruction queue wakeup accesses
> system.cpu.iq.fp_inst_queue_reads 3740007 # Number of floating instruction queue reads
> system.cpu.iq.fp_inst_queue_writes 2195697 # Number of floating instruction queue writes
> system.cpu.iq.fp_inst_queue_wakeup_accesses 1842613 # Number of floating instruction queue wakeup accesses
> system.cpu.iq.int_alu_accesses 250082854 # Number of integer alu accesses
> system.cpu.iq.fp_alu_accesses 1876419 # Number of floating point alu accesses
> system.cpu.iew.lsq.thread0.forwLoads 2013198 # Number of loads that had data forwarded from stores
478,481c466,469
< system.cpu.iew.lsq.thread0.squashedLoads 13169554 # Number of loads squashed
< system.cpu.iew.lsq.thread0.ignoredResponses 11470 # Number of memory responses ignored because the instruction is squashed
< system.cpu.iew.lsq.thread0.memOrderViolation 18663 # Number of memory ordering violations
< system.cpu.iew.lsq.thread0.squashedStores 3780367 # Number of stores squashed
---
> system.cpu.iew.lsq.thread0.squashedLoads 13163201 # Number of loads squashed
> system.cpu.iew.lsq.thread0.ignoredResponses 11604 # Number of memory responses ignored because the instruction is squashed
> system.cpu.iew.lsq.thread0.memOrderViolation 18881 # Number of memory ordering violations
> system.cpu.iew.lsq.thread0.squashedStores 3771771 # Number of stores squashed
484,485c472,473
< system.cpu.iew.lsq.thread0.rescheduledLoads 11 # Number of loads that were rescheduled
< system.cpu.iew.lsq.thread0.cacheBlocked 113 # Number of times an access to memory failed due to the cache being blocked
---
> system.cpu.iew.lsq.thread0.rescheduledLoads 18 # Number of loads that were rescheduled
> system.cpu.iew.lsq.thread0.cacheBlocked 107 # Number of times an access to memory failed due to the cache being blocked
487,503c475,491
< system.cpu.iew.iewSquashCycles 20835490 # Number of cycles IEW is squashing
< system.cpu.iew.iewBlockCycles 18710 # Number of cycles IEW is blocking
< system.cpu.iew.iewUnblockCycles 879 # Number of cycles IEW is unblocking
< system.cpu.iew.iewDispatchedInsts 329307607 # Number of instructions dispatched to IQ
< system.cpu.iew.iewDispSquashedInsts 785363 # Number of squashed instructions skipped by dispatch
< system.cpu.iew.iewDispLoadInsts 43019038 # Number of dispatched load instructions
< system.cpu.iew.iewDispStoreInsts 16425001 # Number of dispatched store instructions
< system.cpu.iew.iewDispNonSpecInsts 24795 # Number of dispatched non-speculative instructions
< system.cpu.iew.iewIQFullEvents 182 # Number of times the IQ has become full, causing a stall
< system.cpu.iew.iewLSQFullEvents 275 # Number of times the LSQ has become full, causing a stall
< system.cpu.iew.memOrderViolationEvents 18663 # Number of memory order violations
< system.cpu.iew.predictedTakenIncorrect 3889158 # Number of branches that were predicted taken incorrectly
< system.cpu.iew.predictedNotTakenIncorrect 3759638 # Number of branches that were predicted not taken incorrectly
< system.cpu.iew.branchMispredicts 7648796 # Number of branch mispredicts detected at execute
< system.cpu.iew.iewExecutedInsts 242968769 # Number of executed instructions
< system.cpu.iew.iewExecLoadInsts 36856935 # Number of load instructions executed
< system.cpu.iew.iewExecSquashedInsts 6495445 # Number of squashed instructions skipped in execute
---
> system.cpu.iew.iewSquashCycles 20832415 # Number of cycles IEW is squashing
> system.cpu.iew.iewBlockCycles 18550 # Number of cycles IEW is blocking
> system.cpu.iew.iewUnblockCycles 893 # Number of cycles IEW is unblocking
> system.cpu.iew.iewDispatchedInsts 329254508 # Number of instructions dispatched to IQ
> system.cpu.iew.iewDispSquashedInsts 785294 # Number of squashed instructions skipped by dispatch
> system.cpu.iew.iewDispLoadInsts 43012685 # Number of dispatched load instructions
> system.cpu.iew.iewDispStoreInsts 16416405 # Number of dispatched store instructions
> system.cpu.iew.iewDispNonSpecInsts 24746 # Number of dispatched non-speculative instructions
> system.cpu.iew.iewIQFullEvents 188 # Number of times the IQ has become full, causing a stall
> system.cpu.iew.iewLSQFullEvents 276 # Number of times the LSQ has become full, causing a stall
> system.cpu.iew.memOrderViolationEvents 18881 # Number of memory order violations
> system.cpu.iew.predictedTakenIncorrect 3889958 # Number of branches that were predicted taken incorrectly
> system.cpu.iew.predictedNotTakenIncorrect 3760086 # Number of branches that were predicted not taken incorrectly
> system.cpu.iew.branchMispredicts 7650044 # Number of branch mispredicts detected at execute
> system.cpu.iew.iewExecutedInsts 242960519 # Number of executed instructions
> system.cpu.iew.iewExecLoadInsts 36851938 # Number of load instructions executed
> system.cpu.iew.iewExecSquashedInsts 6496100 # Number of squashed instructions skipped in execute
505,513c493,501
< system.cpu.iew.exec_nop 16987 # number of nop insts executed
< system.cpu.iew.exec_refs 50502724 # number of memory reference insts executed
< system.cpu.iew.exec_branches 53433142 # Number of branches executed
< system.cpu.iew.exec_stores 13645789 # Number of stores executed
< system.cpu.iew.exec_rate 1.637233 # Inst execution rate
< system.cpu.iew.wb_sent 240789077 # cumulative count of insts sent to commit
< system.cpu.iew.wb_count 239728912 # cumulative count of insts written-back
< system.cpu.iew.wb_producers 148477198 # num instructions producing a value
< system.cpu.iew.wb_consumers 267296630 # num instructions consuming a value
---
> system.cpu.iew.exec_nop 17196 # number of nop insts executed
> system.cpu.iew.exec_refs 50500394 # number of memory reference insts executed
> system.cpu.iew.exec_branches 53426072 # Number of branches executed
> system.cpu.iew.exec_stores 13648456 # Number of stores executed
> system.cpu.iew.exec_rate 1.636760 # Inst execution rate
> system.cpu.iew.wb_sent 240785663 # cumulative count of insts sent to commit
> system.cpu.iew.wb_count 239728058 # cumulative count of insts written-back
> system.cpu.iew.wb_producers 148474079 # num instructions producing a value
> system.cpu.iew.wb_consumers 267261472 # num instructions consuming a value
515,516c503,504
< system.cpu.iew.wb_rate 1.615402 # insts written-back per cycle
< system.cpu.iew.wb_fanout 0.555477 # average fanout of values written-back
---
> system.cpu.iew.wb_rate 1.614984 # insts written-back per cycle
> system.cpu.iew.wb_fanout 0.555539 # average fanout of values written-back
518c506
< system.cpu.commit.commitSquashedInsts 140636703 # The number of squashed insts skipped by commit
---
> system.cpu.commit.commitSquashedInsts 140583620 # The number of squashed insts skipped by commit
520,523c508,511
< system.cpu.commit.branchMispredicts 6125970 # The number of times a branch was mispredicted
< system.cpu.commit.committed_per_cycle::samples 127382652 # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::mean 1.481135 # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::stdev 2.185870 # Number of insts commited each cycle
---
> system.cpu.commit.branchMispredicts 6128235 # The number of times a branch was mispredicted
> system.cpu.commit.committed_per_cycle::samples 127408160 # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::mean 1.480838 # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::stdev 2.185451 # Number of insts commited each cycle
525,533c513,521
< system.cpu.commit.committed_per_cycle::0 57681624 45.28% 45.28% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::1 31696418 24.88% 70.17% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::2 13781439 10.82% 80.98% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::3 7634613 5.99% 86.98% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::4 4380226 3.44% 90.42% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::5 1319827 1.04% 91.45% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::6 1706186 1.34% 92.79% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::7 1307951 1.03% 93.82% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::8 7874368 6.18% 100.00% # Number of insts commited each cycle
---
> system.cpu.commit.committed_per_cycle::0 57701826 45.29% 45.29% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::1 31696936 24.88% 70.17% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::2 13777779 10.81% 80.98% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::3 7640619 6.00% 86.98% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::4 4387787 3.44% 90.42% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::5 1321958 1.04% 91.46% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::6 1703212 1.34% 92.80% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::7 1308014 1.03% 93.82% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::8 7870029 6.18% 100.00% # Number of insts commited each cycle
537c525
< system.cpu.commit.committed_per_cycle::total 127382652 # Number of insts commited each cycle
---
> system.cpu.commit.committed_per_cycle::total 127408160 # Number of insts commited each cycle
548c536
< system.cpu.commit.bw_lim_events 7874368 # number cycles where commit BW limit reached
---
> system.cpu.commit.bw_lim_events 7870029 # number cycles where commit BW limit reached
550,553c538,541
< system.cpu.rob.rob_reads 448810677 # The number of ROB reads
< system.cpu.rob.rob_writes 679560182 # The number of ROB writes
< system.cpu.timesIdled 2800 # Number of times that the entire CPU went into an idle state and unscheduled itself
< system.cpu.idleCycles 183908 # Total number of cycles that the CPU has spent unscheduled due to idling
---
> system.cpu.rob.rob_reads 448787441 # The number of ROB reads
> system.cpu.rob.rob_writes 679451137 # The number of ROB writes
> system.cpu.timesIdled 2805 # Number of times that the entire CPU went into an idle state and unscheduled itself
> system.cpu.idleCycles 199323 # Total number of cycles that the CPU has spent unscheduled due to idling
557,565c545,553
< system.cpu.cpi 0.861285 # CPI: Cycles Per Instruction
< system.cpu.cpi_total 0.861285 # CPI: Total CPI of All Threads
< system.cpu.ipc 1.161056 # IPC: Instructions Per Cycle
< system.cpu.ipc_total 1.161056 # IPC: Total IPC of All Threads
< system.cpu.int_regfile_reads 1079439367 # number of integer regfile reads
< system.cpu.int_regfile_writes 384873719 # number of integer regfile writes
< system.cpu.fp_regfile_reads 2913212 # number of floating regfile reads
< system.cpu.fp_regfile_writes 2497494 # number of floating regfile writes
< system.cpu.misc_regfile_reads 54494427 # number of misc regfile reads
---
> system.cpu.cpi 0.861505 # CPI: Cycles Per Instruction
> system.cpu.cpi_total 0.861505 # CPI: Total CPI of All Threads
> system.cpu.ipc 1.160759 # IPC: Instructions Per Cycle
> system.cpu.ipc_total 1.160759 # IPC: Total IPC of All Threads
> system.cpu.int_regfile_reads 1079417004 # number of integer regfile reads
> system.cpu.int_regfile_writes 384871783 # number of integer regfile writes
> system.cpu.fp_regfile_reads 2913086 # number of floating regfile reads
> system.cpu.fp_regfile_writes 2499105 # number of floating regfile writes
> system.cpu.misc_regfile_reads 54501288 # number of misc regfile reads
567,569c555,557
< system.cpu.toL2Bus.throughput 5172543 # Throughput (bytes/s)
< system.cpu.toL2Bus.trans_dist::ReadReq 4897 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::ReadResp 4896 # Transaction distribution
---
> system.cpu.toL2Bus.throughput 5169500 # Throughput (bytes/s)
> system.cpu.toL2Bus.trans_dist::ReadReq 4899 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::ReadResp 4898 # Transaction distribution
571,579c559,565
< system.cpu.toL2Bus.trans_dist::UpgradeReq 2 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::UpgradeResp 2 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::ReadExReq 1083 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::ReadExResp 1083 # Transaction distribution
< system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 8247 # Packet count per connected master and slave (bytes)
< system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3732 # Packet count per connected master and slave (bytes)
< system.cpu.toL2Bus.pkt_count::total 11979 # Packet count per connected master and slave (bytes)
< system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 263808 # Cumulative packet size per connected master and slave (bytes)
< system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 119872 # Cumulative packet size per connected master and slave (bytes)
---
> system.cpu.toL2Bus.trans_dist::ReadExReq 1079 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::ReadExResp 1079 # Transaction distribution
> system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 8251 # Packet count per connected master and slave (bytes)
> system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3722 # Packet count per connected master and slave (bytes)
> system.cpu.toL2Bus.pkt_count::total 11973 # Packet count per connected master and slave (bytes)
> system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 264000 # Cumulative packet size per connected master and slave (bytes)
> system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 119680 # Cumulative packet size per connected master and slave (bytes)
582,583c568,569
< system.cpu.toL2Bus.snoop_data_through_bus 128 # Total snoop data (bytes)
< system.cpu.toL2Bus.reqLayer0.occupancy 3018000 # Layer occupancy (ticks)
---
> system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
> system.cpu.toL2Bus.reqLayer0.occupancy 3016000 # Layer occupancy (ticks)
585c571
< system.cpu.toL2Bus.respLayer0.occupancy 6609745 # Layer occupancy (ticks)
---
> system.cpu.toL2Bus.respLayer0.occupancy 6552496 # Layer occupancy (ticks)
587c573
< system.cpu.toL2Bus.respLayer1.occupancy 3106490 # Layer occupancy (ticks)
---
> system.cpu.toL2Bus.respLayer1.occupancy 3047739 # Layer occupancy (ticks)
589,593c575,579
< system.cpu.icache.tags.replacements 2391 # number of replacements
< system.cpu.icache.tags.tagsinuse 1346.456608 # Cycle average of tags in use
< system.cpu.icache.tags.total_refs 36834377 # Total number of references to valid blocks.
< system.cpu.icache.tags.sampled_refs 4122 # Sample count of references to valid blocks.
< system.cpu.icache.tags.avg_refs 8936.044881 # Average number of references to valid blocks.
---
> system.cpu.icache.tags.replacements 2394 # number of replacements
> system.cpu.icache.tags.tagsinuse 1347.740549 # Cycle average of tags in use
> system.cpu.icache.tags.total_refs 36845555 # Total number of references to valid blocks.
> system.cpu.icache.tags.sampled_refs 4125 # Sample count of references to valid blocks.
> system.cpu.icache.tags.avg_refs 8932.255758 # Average number of references to valid blocks.
595,621c581,607
< system.cpu.icache.tags.occ_blocks::cpu.inst 1346.456608 # Average occupied blocks per requestor
< system.cpu.icache.tags.occ_percent::cpu.inst 0.657450 # Average percentage of cache occupancy
< system.cpu.icache.tags.occ_percent::total 0.657450 # Average percentage of cache occupancy
< system.cpu.icache.ReadReq_hits::cpu.inst 36834377 # number of ReadReq hits
< system.cpu.icache.ReadReq_hits::total 36834377 # number of ReadReq hits
< system.cpu.icache.demand_hits::cpu.inst 36834377 # number of demand (read+write) hits
< system.cpu.icache.demand_hits::total 36834377 # number of demand (read+write) hits
< system.cpu.icache.overall_hits::cpu.inst 36834377 # number of overall hits
< system.cpu.icache.overall_hits::total 36834377 # number of overall hits
< system.cpu.icache.ReadReq_misses::cpu.inst 5330 # number of ReadReq misses
< system.cpu.icache.ReadReq_misses::total 5330 # number of ReadReq misses
< system.cpu.icache.demand_misses::cpu.inst 5330 # number of demand (read+write) misses
< system.cpu.icache.demand_misses::total 5330 # number of demand (read+write) misses
< system.cpu.icache.overall_misses::cpu.inst 5330 # number of overall misses
< system.cpu.icache.overall_misses::total 5330 # number of overall misses
< system.cpu.icache.ReadReq_miss_latency::cpu.inst 215954243 # number of ReadReq miss cycles
< system.cpu.icache.ReadReq_miss_latency::total 215954243 # number of ReadReq miss cycles
< system.cpu.icache.demand_miss_latency::cpu.inst 215954243 # number of demand (read+write) miss cycles
< system.cpu.icache.demand_miss_latency::total 215954243 # number of demand (read+write) miss cycles
< system.cpu.icache.overall_miss_latency::cpu.inst 215954243 # number of overall miss cycles
< system.cpu.icache.overall_miss_latency::total 215954243 # number of overall miss cycles
< system.cpu.icache.ReadReq_accesses::cpu.inst 36839707 # number of ReadReq accesses(hits+misses)
< system.cpu.icache.ReadReq_accesses::total 36839707 # number of ReadReq accesses(hits+misses)
< system.cpu.icache.demand_accesses::cpu.inst 36839707 # number of demand (read+write) accesses
< system.cpu.icache.demand_accesses::total 36839707 # number of demand (read+write) accesses
< system.cpu.icache.overall_accesses::cpu.inst 36839707 # number of overall (read+write) accesses
< system.cpu.icache.overall_accesses::total 36839707 # number of overall (read+write) accesses
---
> system.cpu.icache.tags.occ_blocks::cpu.inst 1347.740549 # Average occupied blocks per requestor
> system.cpu.icache.tags.occ_percent::cpu.inst 0.658076 # Average percentage of cache occupancy
> system.cpu.icache.tags.occ_percent::total 0.658076 # Average percentage of cache occupancy
> system.cpu.icache.ReadReq_hits::cpu.inst 36845555 # number of ReadReq hits
> system.cpu.icache.ReadReq_hits::total 36845555 # number of ReadReq hits
> system.cpu.icache.demand_hits::cpu.inst 36845555 # number of demand (read+write) hits
> system.cpu.icache.demand_hits::total 36845555 # number of demand (read+write) hits
> system.cpu.icache.overall_hits::cpu.inst 36845555 # number of overall hits
> system.cpu.icache.overall_hits::total 36845555 # number of overall hits
> system.cpu.icache.ReadReq_misses::cpu.inst 5337 # number of ReadReq misses
> system.cpu.icache.ReadReq_misses::total 5337 # number of ReadReq misses
> system.cpu.icache.demand_misses::cpu.inst 5337 # number of demand (read+write) misses
> system.cpu.icache.demand_misses::total 5337 # number of demand (read+write) misses
> system.cpu.icache.overall_misses::cpu.inst 5337 # number of overall misses
> system.cpu.icache.overall_misses::total 5337 # number of overall misses
> system.cpu.icache.ReadReq_miss_latency::cpu.inst 225944745 # number of ReadReq miss cycles
> system.cpu.icache.ReadReq_miss_latency::total 225944745 # number of ReadReq miss cycles
> system.cpu.icache.demand_miss_latency::cpu.inst 225944745 # number of demand (read+write) miss cycles
> system.cpu.icache.demand_miss_latency::total 225944745 # number of demand (read+write) miss cycles
> system.cpu.icache.overall_miss_latency::cpu.inst 225944745 # number of overall miss cycles
> system.cpu.icache.overall_miss_latency::total 225944745 # number of overall miss cycles
> system.cpu.icache.ReadReq_accesses::cpu.inst 36850892 # number of ReadReq accesses(hits+misses)
> system.cpu.icache.ReadReq_accesses::total 36850892 # number of ReadReq accesses(hits+misses)
> system.cpu.icache.demand_accesses::cpu.inst 36850892 # number of demand (read+write) accesses
> system.cpu.icache.demand_accesses::total 36850892 # number of demand (read+write) accesses
> system.cpu.icache.overall_accesses::cpu.inst 36850892 # number of overall (read+write) accesses
> system.cpu.icache.overall_accesses::total 36850892 # number of overall (read+write) accesses
628,634c614,620
< system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 40516.743527 # average ReadReq miss latency
< system.cpu.icache.ReadReq_avg_miss_latency::total 40516.743527 # average ReadReq miss latency
< system.cpu.icache.demand_avg_miss_latency::cpu.inst 40516.743527 # average overall miss latency
< system.cpu.icache.demand_avg_miss_latency::total 40516.743527 # average overall miss latency
< system.cpu.icache.overall_avg_miss_latency::cpu.inst 40516.743527 # average overall miss latency
< system.cpu.icache.overall_avg_miss_latency::total 40516.743527 # average overall miss latency
< system.cpu.icache.blocked_cycles::no_mshrs 1739 # number of cycles access was blocked
---
> system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 42335.534008 # average ReadReq miss latency
> system.cpu.icache.ReadReq_avg_miss_latency::total 42335.534008 # average ReadReq miss latency
> system.cpu.icache.demand_avg_miss_latency::cpu.inst 42335.534008 # average overall miss latency
> system.cpu.icache.demand_avg_miss_latency::total 42335.534008 # average overall miss latency
> system.cpu.icache.overall_avg_miss_latency::cpu.inst 42335.534008 # average overall miss latency
> system.cpu.icache.overall_avg_miss_latency::total 42335.534008 # average overall miss latency
> system.cpu.icache.blocked_cycles::no_mshrs 1128 # number of cycles access was blocked
636c622
< system.cpu.icache.blocked::no_mshrs 21 # number of cycles access was blocked
---
> system.cpu.icache.blocked::no_mshrs 19 # number of cycles access was blocked
638c624
< system.cpu.icache.avg_blocked_cycles::no_mshrs 82.809524 # average number of cycles each access was blocked
---
> system.cpu.icache.avg_blocked_cycles::no_mshrs 59.368421 # average number of cycles each access was blocked
642,659c628,645
< system.cpu.icache.ReadReq_mshr_hits::cpu.inst 1205 # number of ReadReq MSHR hits
< system.cpu.icache.ReadReq_mshr_hits::total 1205 # number of ReadReq MSHR hits
< system.cpu.icache.demand_mshr_hits::cpu.inst 1205 # number of demand (read+write) MSHR hits
< system.cpu.icache.demand_mshr_hits::total 1205 # number of demand (read+write) MSHR hits
< system.cpu.icache.overall_mshr_hits::cpu.inst 1205 # number of overall MSHR hits
< system.cpu.icache.overall_mshr_hits::total 1205 # number of overall MSHR hits
< system.cpu.icache.ReadReq_mshr_misses::cpu.inst 4125 # number of ReadReq MSHR misses
< system.cpu.icache.ReadReq_mshr_misses::total 4125 # number of ReadReq MSHR misses
< system.cpu.icache.demand_mshr_misses::cpu.inst 4125 # number of demand (read+write) MSHR misses
< system.cpu.icache.demand_mshr_misses::total 4125 # number of demand (read+write) MSHR misses
< system.cpu.icache.overall_mshr_misses::cpu.inst 4125 # number of overall MSHR misses
< system.cpu.icache.overall_mshr_misses::total 4125 # number of overall MSHR misses
< system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 162387254 # number of ReadReq MSHR miss cycles
< system.cpu.icache.ReadReq_mshr_miss_latency::total 162387254 # number of ReadReq MSHR miss cycles
< system.cpu.icache.demand_mshr_miss_latency::cpu.inst 162387254 # number of demand (read+write) MSHR miss cycles
< system.cpu.icache.demand_mshr_miss_latency::total 162387254 # number of demand (read+write) MSHR miss cycles
< system.cpu.icache.overall_mshr_miss_latency::cpu.inst 162387254 # number of overall MSHR miss cycles
< system.cpu.icache.overall_mshr_miss_latency::total 162387254 # number of overall MSHR miss cycles
---
> system.cpu.icache.ReadReq_mshr_hits::cpu.inst 1211 # number of ReadReq MSHR hits
> system.cpu.icache.ReadReq_mshr_hits::total 1211 # number of ReadReq MSHR hits
> system.cpu.icache.demand_mshr_hits::cpu.inst 1211 # number of demand (read+write) MSHR hits
> system.cpu.icache.demand_mshr_hits::total 1211 # number of demand (read+write) MSHR hits
> system.cpu.icache.overall_mshr_hits::cpu.inst 1211 # number of overall MSHR hits
> system.cpu.icache.overall_mshr_hits::total 1211 # number of overall MSHR hits
> system.cpu.icache.ReadReq_mshr_misses::cpu.inst 4126 # number of ReadReq MSHR misses
> system.cpu.icache.ReadReq_mshr_misses::total 4126 # number of ReadReq MSHR misses
> system.cpu.icache.demand_mshr_misses::cpu.inst 4126 # number of demand (read+write) MSHR misses
> system.cpu.icache.demand_mshr_misses::total 4126 # number of demand (read+write) MSHR misses
> system.cpu.icache.overall_mshr_misses::cpu.inst 4126 # number of overall MSHR misses
> system.cpu.icache.overall_mshr_misses::total 4126 # number of overall MSHR misses
> system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 168091004 # number of ReadReq MSHR miss cycles
> system.cpu.icache.ReadReq_mshr_miss_latency::total 168091004 # number of ReadReq MSHR miss cycles
> system.cpu.icache.demand_mshr_miss_latency::cpu.inst 168091004 # number of demand (read+write) MSHR miss cycles
> system.cpu.icache.demand_mshr_miss_latency::total 168091004 # number of demand (read+write) MSHR miss cycles
> system.cpu.icache.overall_mshr_miss_latency::cpu.inst 168091004 # number of overall MSHR miss cycles
> system.cpu.icache.overall_mshr_miss_latency::total 168091004 # number of overall MSHR miss cycles
666,671c652,657
< system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 39366.607030 # average ReadReq mshr miss latency
< system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39366.607030 # average ReadReq mshr miss latency
< system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 39366.607030 # average overall mshr miss latency
< system.cpu.icache.demand_avg_mshr_miss_latency::total 39366.607030 # average overall mshr miss latency
< system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 39366.607030 # average overall mshr miss latency
< system.cpu.icache.overall_avg_mshr_miss_latency::total 39366.607030 # average overall mshr miss latency
---
> system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 40739.458071 # average ReadReq mshr miss latency
> system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40739.458071 # average ReadReq mshr miss latency
> system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 40739.458071 # average overall mshr miss latency
> system.cpu.icache.demand_avg_mshr_miss_latency::total 40739.458071 # average overall mshr miss latency
> system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 40739.458071 # average overall mshr miss latency
> system.cpu.icache.overall_avg_mshr_miss_latency::total 40739.458071 # average overall mshr miss latency
674,677c660,663
< system.cpu.l2cache.tags.tagsinuse 1961.044100 # Cycle average of tags in use
< system.cpu.l2cache.tags.total_refs 2153 # Total number of references to valid blocks.
< system.cpu.l2cache.tags.sampled_refs 2735 # Sample count of references to valid blocks.
< system.cpu.l2cache.tags.avg_refs 0.787203 # Average number of references to valid blocks.
---
> system.cpu.l2cache.tags.tagsinuse 1967.449765 # Cycle average of tags in use
> system.cpu.l2cache.tags.total_refs 2162 # Total number of references to valid blocks.
> system.cpu.l2cache.tags.sampled_refs 2732 # Sample count of references to valid blocks.
> system.cpu.l2cache.tags.avg_refs 0.791362 # Average number of references to valid blocks.
679,681c665,667
< system.cpu.l2cache.tags.occ_blocks::writebacks 4.994051 # Average occupied blocks per requestor
< system.cpu.l2cache.tags.occ_blocks::cpu.inst 1423.034105 # Average occupied blocks per requestor
< system.cpu.l2cache.tags.occ_blocks::cpu.data 533.015945 # Average occupied blocks per requestor
---
> system.cpu.l2cache.tags.occ_blocks::writebacks 4.994098 # Average occupied blocks per requestor
> system.cpu.l2cache.tags.occ_blocks::cpu.inst 1425.569688 # Average occupied blocks per requestor
> system.cpu.l2cache.tags.occ_blocks::cpu.data 536.885979 # Average occupied blocks per requestor
683,688c669,674
< system.cpu.l2cache.tags.occ_percent::cpu.inst 0.043428 # Average percentage of cache occupancy
< system.cpu.l2cache.tags.occ_percent::cpu.data 0.016266 # Average percentage of cache occupancy
< system.cpu.l2cache.tags.occ_percent::total 0.059846 # Average percentage of cache occupancy
< system.cpu.l2cache.ReadReq_hits::cpu.inst 2065 # number of ReadReq hits
< system.cpu.l2cache.ReadReq_hits::cpu.data 87 # number of ReadReq hits
< system.cpu.l2cache.ReadReq_hits::total 2152 # number of ReadReq hits
---
> system.cpu.l2cache.tags.occ_percent::cpu.inst 0.043505 # Average percentage of cache occupancy
> system.cpu.l2cache.tags.occ_percent::cpu.data 0.016384 # Average percentage of cache occupancy
> system.cpu.l2cache.tags.occ_percent::total 0.060042 # Average percentage of cache occupancy
> system.cpu.l2cache.ReadReq_hits::cpu.inst 2073 # number of ReadReq hits
> system.cpu.l2cache.ReadReq_hits::cpu.data 88 # number of ReadReq hits
> system.cpu.l2cache.ReadReq_hits::total 2161 # number of ReadReq hits
693,699c679,685
< system.cpu.l2cache.demand_hits::cpu.inst 2065 # number of demand (read+write) hits
< system.cpu.l2cache.demand_hits::cpu.data 95 # number of demand (read+write) hits
< system.cpu.l2cache.demand_hits::total 2160 # number of demand (read+write) hits
< system.cpu.l2cache.overall_hits::cpu.inst 2065 # number of overall hits
< system.cpu.l2cache.overall_hits::cpu.data 95 # number of overall hits
< system.cpu.l2cache.overall_hits::total 2160 # number of overall hits
< system.cpu.l2cache.ReadReq_misses::cpu.inst 2058 # number of ReadReq misses
---
> system.cpu.l2cache.demand_hits::cpu.inst 2073 # number of demand (read+write) hits
> system.cpu.l2cache.demand_hits::cpu.data 96 # number of demand (read+write) hits
> system.cpu.l2cache.demand_hits::total 2169 # number of demand (read+write) hits
> system.cpu.l2cache.overall_hits::cpu.inst 2073 # number of overall hits
> system.cpu.l2cache.overall_hits::cpu.data 96 # number of overall hits
> system.cpu.l2cache.overall_hits::total 2169 # number of overall hits
> system.cpu.l2cache.ReadReq_misses::cpu.inst 2053 # number of ReadReq misses
701,725c687,709
< system.cpu.l2cache.ReadReq_misses::total 2743 # number of ReadReq misses
< system.cpu.l2cache.UpgradeReq_misses::cpu.data 2 # number of UpgradeReq misses
< system.cpu.l2cache.UpgradeReq_misses::total 2 # number of UpgradeReq misses
< system.cpu.l2cache.ReadExReq_misses::cpu.data 1075 # number of ReadExReq misses
< system.cpu.l2cache.ReadExReq_misses::total 1075 # number of ReadExReq misses
< system.cpu.l2cache.demand_misses::cpu.inst 2058 # number of demand (read+write) misses
< system.cpu.l2cache.demand_misses::cpu.data 1760 # number of demand (read+write) misses
< system.cpu.l2cache.demand_misses::total 3818 # number of demand (read+write) misses
< system.cpu.l2cache.overall_misses::cpu.inst 2058 # number of overall misses
< system.cpu.l2cache.overall_misses::cpu.data 1760 # number of overall misses
< system.cpu.l2cache.overall_misses::total 3818 # number of overall misses
< system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 137602750 # number of ReadReq miss cycles
< system.cpu.l2cache.ReadReq_miss_latency::cpu.data 47264250 # number of ReadReq miss cycles
< system.cpu.l2cache.ReadReq_miss_latency::total 184867000 # number of ReadReq miss cycles
< system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 68147750 # number of ReadExReq miss cycles
< system.cpu.l2cache.ReadExReq_miss_latency::total 68147750 # number of ReadExReq miss cycles
< system.cpu.l2cache.demand_miss_latency::cpu.inst 137602750 # number of demand (read+write) miss cycles
< system.cpu.l2cache.demand_miss_latency::cpu.data 115412000 # number of demand (read+write) miss cycles
< system.cpu.l2cache.demand_miss_latency::total 253014750 # number of demand (read+write) miss cycles
< system.cpu.l2cache.overall_miss_latency::cpu.inst 137602750 # number of overall miss cycles
< system.cpu.l2cache.overall_miss_latency::cpu.data 115412000 # number of overall miss cycles
< system.cpu.l2cache.overall_miss_latency::total 253014750 # number of overall miss cycles
< system.cpu.l2cache.ReadReq_accesses::cpu.inst 4123 # number of ReadReq accesses(hits+misses)
< system.cpu.l2cache.ReadReq_accesses::cpu.data 772 # number of ReadReq accesses(hits+misses)
< system.cpu.l2cache.ReadReq_accesses::total 4895 # number of ReadReq accesses(hits+misses)
---
> system.cpu.l2cache.ReadReq_misses::total 2738 # number of ReadReq misses
> system.cpu.l2cache.ReadExReq_misses::cpu.data 1071 # number of ReadExReq misses
> system.cpu.l2cache.ReadExReq_misses::total 1071 # number of ReadExReq misses
> system.cpu.l2cache.demand_misses::cpu.inst 2053 # number of demand (read+write) misses
> system.cpu.l2cache.demand_misses::cpu.data 1756 # number of demand (read+write) misses
> system.cpu.l2cache.demand_misses::total 3809 # number of demand (read+write) misses
> system.cpu.l2cache.overall_misses::cpu.inst 2053 # number of overall misses
> system.cpu.l2cache.overall_misses::cpu.data 1756 # number of overall misses
> system.cpu.l2cache.overall_misses::total 3809 # number of overall misses
> system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 143228000 # number of ReadReq miss cycles
> system.cpu.l2cache.ReadReq_miss_latency::cpu.data 51384000 # number of ReadReq miss cycles
> system.cpu.l2cache.ReadReq_miss_latency::total 194612000 # number of ReadReq miss cycles
> system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 72291750 # number of ReadExReq miss cycles
> system.cpu.l2cache.ReadExReq_miss_latency::total 72291750 # number of ReadExReq miss cycles
> system.cpu.l2cache.demand_miss_latency::cpu.inst 143228000 # number of demand (read+write) miss cycles
> system.cpu.l2cache.demand_miss_latency::cpu.data 123675750 # number of demand (read+write) miss cycles
> system.cpu.l2cache.demand_miss_latency::total 266903750 # number of demand (read+write) miss cycles
> system.cpu.l2cache.overall_miss_latency::cpu.inst 143228000 # number of overall miss cycles
> system.cpu.l2cache.overall_miss_latency::cpu.data 123675750 # number of overall miss cycles
> system.cpu.l2cache.overall_miss_latency::total 266903750 # number of overall miss cycles
> system.cpu.l2cache.ReadReq_accesses::cpu.inst 4126 # number of ReadReq accesses(hits+misses)
> system.cpu.l2cache.ReadReq_accesses::cpu.data 773 # number of ReadReq accesses(hits+misses)
> system.cpu.l2cache.ReadReq_accesses::total 4899 # number of ReadReq accesses(hits+misses)
728,733c712,715
< system.cpu.l2cache.UpgradeReq_accesses::cpu.data 2 # number of UpgradeReq accesses(hits+misses)
< system.cpu.l2cache.UpgradeReq_accesses::total 2 # number of UpgradeReq accesses(hits+misses)
< system.cpu.l2cache.ReadExReq_accesses::cpu.data 1083 # number of ReadExReq accesses(hits+misses)
< system.cpu.l2cache.ReadExReq_accesses::total 1083 # number of ReadExReq accesses(hits+misses)
< system.cpu.l2cache.demand_accesses::cpu.inst 4123 # number of demand (read+write) accesses
< system.cpu.l2cache.demand_accesses::cpu.data 1855 # number of demand (read+write) accesses
---
> system.cpu.l2cache.ReadExReq_accesses::cpu.data 1079 # number of ReadExReq accesses(hits+misses)
> system.cpu.l2cache.ReadExReq_accesses::total 1079 # number of ReadExReq accesses(hits+misses)
> system.cpu.l2cache.demand_accesses::cpu.inst 4126 # number of demand (read+write) accesses
> system.cpu.l2cache.demand_accesses::cpu.data 1852 # number of demand (read+write) accesses
735,736c717,718
< system.cpu.l2cache.overall_accesses::cpu.inst 4123 # number of overall (read+write) accesses
< system.cpu.l2cache.overall_accesses::cpu.data 1855 # number of overall (read+write) accesses
---
> system.cpu.l2cache.overall_accesses::cpu.inst 4126 # number of overall (read+write) accesses
> system.cpu.l2cache.overall_accesses::cpu.data 1852 # number of overall (read+write) accesses
738,761c720,741
< system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.499151 # miss rate for ReadReq accesses
< system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.887306 # miss rate for ReadReq accesses
< system.cpu.l2cache.ReadReq_miss_rate::total 0.560368 # miss rate for ReadReq accesses
< system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 1 # miss rate for UpgradeReq accesses
< system.cpu.l2cache.UpgradeReq_miss_rate::total 1 # miss rate for UpgradeReq accesses
< system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.992613 # miss rate for ReadExReq accesses
< system.cpu.l2cache.ReadExReq_miss_rate::total 0.992613 # miss rate for ReadExReq accesses
< system.cpu.l2cache.demand_miss_rate::cpu.inst 0.499151 # miss rate for demand accesses
< system.cpu.l2cache.demand_miss_rate::cpu.data 0.948787 # miss rate for demand accesses
< system.cpu.l2cache.demand_miss_rate::total 0.638675 # miss rate for demand accesses
< system.cpu.l2cache.overall_miss_rate::cpu.inst 0.499151 # miss rate for overall accesses
< system.cpu.l2cache.overall_miss_rate::cpu.data 0.948787 # miss rate for overall accesses
< system.cpu.l2cache.overall_miss_rate::total 0.638675 # miss rate for overall accesses
< system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 66862.366375 # average ReadReq miss latency
< system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 68998.905109 # average ReadReq miss latency
< system.cpu.l2cache.ReadReq_avg_miss_latency::total 67395.916879 # average ReadReq miss latency
< system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 63393.255814 # average ReadExReq miss latency
< system.cpu.l2cache.ReadExReq_avg_miss_latency::total 63393.255814 # average ReadExReq miss latency
< system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 66862.366375 # average overall miss latency
< system.cpu.l2cache.demand_avg_miss_latency::cpu.data 65575 # average overall miss latency
< system.cpu.l2cache.demand_avg_miss_latency::total 66268.923520 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 66862.366375 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::cpu.data 65575 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::total 66268.923520 # average overall miss latency
---
> system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.497576 # miss rate for ReadReq accesses
> system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.886158 # miss rate for ReadReq accesses
> system.cpu.l2cache.ReadReq_miss_rate::total 0.558890 # miss rate for ReadReq accesses
> system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.992586 # miss rate for ReadExReq accesses
> system.cpu.l2cache.ReadExReq_miss_rate::total 0.992586 # miss rate for ReadExReq accesses
> system.cpu.l2cache.demand_miss_rate::cpu.inst 0.497576 # miss rate for demand accesses
> system.cpu.l2cache.demand_miss_rate::cpu.data 0.948164 # miss rate for demand accesses
> system.cpu.l2cache.demand_miss_rate::total 0.637170 # miss rate for demand accesses
> system.cpu.l2cache.overall_miss_rate::cpu.inst 0.497576 # miss rate for overall accesses
> system.cpu.l2cache.overall_miss_rate::cpu.data 0.948164 # miss rate for overall accesses
> system.cpu.l2cache.overall_miss_rate::total 0.637170 # miss rate for overall accesses
> system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 69765.221627 # average ReadReq miss latency
> system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 75013.138686 # average ReadReq miss latency
> system.cpu.l2cache.ReadReq_avg_miss_latency::total 71078.159240 # average ReadReq miss latency
> system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 67499.299720 # average ReadExReq miss latency
> system.cpu.l2cache.ReadExReq_avg_miss_latency::total 67499.299720 # average ReadExReq miss latency
> system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 69765.221627 # average overall miss latency
> system.cpu.l2cache.demand_avg_miss_latency::cpu.data 70430.381549 # average overall miss latency
> system.cpu.l2cache.demand_avg_miss_latency::total 70071.869257 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 69765.221627 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::cpu.data 70430.381549 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::total 70071.869257 # average overall miss latency
770,830c750,802
< system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 5 # number of ReadReq MSHR hits
< system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 12 # number of ReadReq MSHR hits
< system.cpu.l2cache.ReadReq_mshr_hits::total 17 # number of ReadReq MSHR hits
< system.cpu.l2cache.demand_mshr_hits::cpu.inst 5 # number of demand (read+write) MSHR hits
< system.cpu.l2cache.demand_mshr_hits::cpu.data 12 # number of demand (read+write) MSHR hits
< system.cpu.l2cache.demand_mshr_hits::total 17 # number of demand (read+write) MSHR hits
< system.cpu.l2cache.overall_mshr_hits::cpu.inst 5 # number of overall MSHR hits
< system.cpu.l2cache.overall_mshr_hits::cpu.data 12 # number of overall MSHR hits
< system.cpu.l2cache.overall_mshr_hits::total 17 # number of overall MSHR hits
< system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 2053 # number of ReadReq MSHR misses
< system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 673 # number of ReadReq MSHR misses
< system.cpu.l2cache.ReadReq_mshr_misses::total 2726 # number of ReadReq MSHR misses
< system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 2 # number of UpgradeReq MSHR misses
< system.cpu.l2cache.UpgradeReq_mshr_misses::total 2 # number of UpgradeReq MSHR misses
< system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 1075 # number of ReadExReq MSHR misses
< system.cpu.l2cache.ReadExReq_mshr_misses::total 1075 # number of ReadExReq MSHR misses
< system.cpu.l2cache.demand_mshr_misses::cpu.inst 2053 # number of demand (read+write) MSHR misses
< system.cpu.l2cache.demand_mshr_misses::cpu.data 1748 # number of demand (read+write) MSHR misses
< system.cpu.l2cache.demand_mshr_misses::total 3801 # number of demand (read+write) MSHR misses
< system.cpu.l2cache.overall_mshr_misses::cpu.inst 2053 # number of overall MSHR misses
< system.cpu.l2cache.overall_mshr_misses::cpu.data 1748 # number of overall MSHR misses
< system.cpu.l2cache.overall_mshr_misses::total 3801 # number of overall MSHR misses
< system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 111409500 # number of ReadReq MSHR miss cycles
< system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 38132750 # number of ReadReq MSHR miss cycles
< system.cpu.l2cache.ReadReq_mshr_miss_latency::total 149542250 # number of ReadReq MSHR miss cycles
< system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 20002 # number of UpgradeReq MSHR miss cycles
< system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 20002 # number of UpgradeReq MSHR miss cycles
< system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 54590750 # number of ReadExReq MSHR miss cycles
< system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 54590750 # number of ReadExReq MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 111409500 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 92723500 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::total 204133000 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 111409500 # number of overall MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 92723500 # number of overall MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::total 204133000 # number of overall MSHR miss cycles
< system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.497938 # mshr miss rate for ReadReq accesses
< system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.871762 # mshr miss rate for ReadReq accesses
< system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.556895 # mshr miss rate for ReadReq accesses
< system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for UpgradeReq accesses
< system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for UpgradeReq accesses
< system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.992613 # mshr miss rate for ReadExReq accesses
< system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.992613 # mshr miss rate for ReadExReq accesses
< system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.497938 # mshr miss rate for demand accesses
< system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.942318 # mshr miss rate for demand accesses
< system.cpu.l2cache.demand_mshr_miss_rate::total 0.635831 # mshr miss rate for demand accesses
< system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.497938 # mshr miss rate for overall accesses
< system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.942318 # mshr miss rate for overall accesses
< system.cpu.l2cache.overall_mshr_miss_rate::total 0.635831 # mshr miss rate for overall accesses
< system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 54266.682903 # average ReadReq mshr miss latency
< system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 56660.846954 # average ReadReq mshr miss latency
< system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 54857.758621 # average ReadReq mshr miss latency
< system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10001 # average UpgradeReq mshr miss latency
< system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10001 # average UpgradeReq mshr miss latency
< system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 50782.093023 # average ReadExReq mshr miss latency
< system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 50782.093023 # average ReadExReq mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 54266.682903 # average overall mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 53045.480549 # average overall mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::total 53705.077611 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 54266.682903 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 53045.480549 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::total 53705.077611 # average overall mshr miss latency
---
> system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 4 # number of ReadReq MSHR hits
> system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 11 # number of ReadReq MSHR hits
> system.cpu.l2cache.ReadReq_mshr_hits::total 15 # number of ReadReq MSHR hits
> system.cpu.l2cache.demand_mshr_hits::cpu.inst 4 # number of demand (read+write) MSHR hits
> system.cpu.l2cache.demand_mshr_hits::cpu.data 11 # number of demand (read+write) MSHR hits
> system.cpu.l2cache.demand_mshr_hits::total 15 # number of demand (read+write) MSHR hits
> system.cpu.l2cache.overall_mshr_hits::cpu.inst 4 # number of overall MSHR hits
> system.cpu.l2cache.overall_mshr_hits::cpu.data 11 # number of overall MSHR hits
> system.cpu.l2cache.overall_mshr_hits::total 15 # number of overall MSHR hits
> system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 2049 # number of ReadReq MSHR misses
> system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 674 # number of ReadReq MSHR misses
> system.cpu.l2cache.ReadReq_mshr_misses::total 2723 # number of ReadReq MSHR misses
> system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 1071 # number of ReadExReq MSHR misses
> system.cpu.l2cache.ReadExReq_mshr_misses::total 1071 # number of ReadExReq MSHR misses
> system.cpu.l2cache.demand_mshr_misses::cpu.inst 2049 # number of demand (read+write) MSHR misses
> system.cpu.l2cache.demand_mshr_misses::cpu.data 1745 # number of demand (read+write) MSHR misses
> system.cpu.l2cache.demand_mshr_misses::total 3794 # number of demand (read+write) MSHR misses
> system.cpu.l2cache.overall_mshr_misses::cpu.inst 2049 # number of overall MSHR misses
> system.cpu.l2cache.overall_mshr_misses::cpu.data 1745 # number of overall MSHR misses
> system.cpu.l2cache.overall_mshr_misses::total 3794 # number of overall MSHR misses
> system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 117254500 # number of ReadReq MSHR miss cycles
> system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 42298000 # number of ReadReq MSHR miss cycles
> system.cpu.l2cache.ReadReq_mshr_miss_latency::total 159552500 # number of ReadReq MSHR miss cycles
> system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 58841750 # number of ReadExReq MSHR miss cycles
> system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 58841750 # number of ReadExReq MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 117254500 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 101139750 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::total 218394250 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 117254500 # number of overall MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 101139750 # number of overall MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::total 218394250 # number of overall MSHR miss cycles
> system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.496607 # mshr miss rate for ReadReq accesses
> system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.871928 # mshr miss rate for ReadReq accesses
> system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.555828 # mshr miss rate for ReadReq accesses
> system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.992586 # mshr miss rate for ReadExReq accesses
> system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.992586 # mshr miss rate for ReadExReq accesses
> system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.496607 # mshr miss rate for demand accesses
> system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.942225 # mshr miss rate for demand accesses
> system.cpu.l2cache.demand_mshr_miss_rate::total 0.634660 # mshr miss rate for demand accesses
> system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.496607 # mshr miss rate for overall accesses
> system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.942225 # mshr miss rate for overall accesses
> system.cpu.l2cache.overall_mshr_miss_rate::total 0.634660 # mshr miss rate for overall accesses
> system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 57225.231820 # average ReadReq mshr miss latency
> system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 62756.676558 # average ReadReq mshr miss latency
> system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 58594.381197 # average ReadReq mshr miss latency
> system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 54940.943044 # average ReadExReq mshr miss latency
> system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 54940.943044 # average ReadExReq mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 57225.231820 # average overall mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 57959.742120 # average overall mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::total 57563.060095 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 57225.231820 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 57959.742120 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::total 57563.060095 # average overall mshr miss latency
833,836c805,808
< system.cpu.dcache.tags.tagsinuse 1404.261851 # Cycle average of tags in use
< system.cpu.dcache.tags.total_refs 46798452 # Total number of references to valid blocks.
< system.cpu.dcache.tags.sampled_refs 1855 # Sample count of references to valid blocks.
< system.cpu.dcache.tags.avg_refs 25228.276011 # Average number of references to valid blocks.
---
> system.cpu.dcache.tags.tagsinuse 1406.103135 # Cycle average of tags in use
> system.cpu.dcache.tags.total_refs 46786156 # Total number of references to valid blocks.
> system.cpu.dcache.tags.sampled_refs 1852 # Sample count of references to valid blocks.
> system.cpu.dcache.tags.avg_refs 25262.503240 # Average number of references to valid blocks.
838,846c810,818
< system.cpu.dcache.tags.occ_blocks::cpu.data 1404.261851 # Average occupied blocks per requestor
< system.cpu.dcache.tags.occ_percent::cpu.data 0.342837 # Average percentage of cache occupancy
< system.cpu.dcache.tags.occ_percent::total 0.342837 # Average percentage of cache occupancy
< system.cpu.dcache.ReadReq_hits::cpu.data 34397014 # number of ReadReq hits
< system.cpu.dcache.ReadReq_hits::total 34397014 # number of ReadReq hits
< system.cpu.dcache.WriteReq_hits::cpu.data 12356557 # number of WriteReq hits
< system.cpu.dcache.WriteReq_hits::total 12356557 # number of WriteReq hits
< system.cpu.dcache.LoadLockedReq_hits::cpu.data 22472 # number of LoadLockedReq hits
< system.cpu.dcache.LoadLockedReq_hits::total 22472 # number of LoadLockedReq hits
---
> system.cpu.dcache.tags.occ_blocks::cpu.data 1406.103135 # Average occupied blocks per requestor
> system.cpu.dcache.tags.occ_percent::cpu.data 0.343287 # Average percentage of cache occupancy
> system.cpu.dcache.tags.occ_percent::total 0.343287 # Average percentage of cache occupancy
> system.cpu.dcache.ReadReq_hits::cpu.data 34384711 # number of ReadReq hits
> system.cpu.dcache.ReadReq_hits::total 34384711 # number of ReadReq hits
> system.cpu.dcache.WriteReq_hits::cpu.data 12356564 # number of WriteReq hits
> system.cpu.dcache.WriteReq_hits::total 12356564 # number of WriteReq hits
> system.cpu.dcache.LoadLockedReq_hits::cpu.data 22474 # number of LoadLockedReq hits
> system.cpu.dcache.LoadLockedReq_hits::total 22474 # number of LoadLockedReq hits
849,856c821,828
< system.cpu.dcache.demand_hits::cpu.data 46753571 # number of demand (read+write) hits
< system.cpu.dcache.demand_hits::total 46753571 # number of demand (read+write) hits
< system.cpu.dcache.overall_hits::cpu.data 46753571 # number of overall hits
< system.cpu.dcache.overall_hits::total 46753571 # number of overall hits
< system.cpu.dcache.ReadReq_misses::cpu.data 1913 # number of ReadReq misses
< system.cpu.dcache.ReadReq_misses::total 1913 # number of ReadReq misses
< system.cpu.dcache.WriteReq_misses::cpu.data 7730 # number of WriteReq misses
< system.cpu.dcache.WriteReq_misses::total 7730 # number of WriteReq misses
---
> system.cpu.dcache.demand_hits::cpu.data 46741275 # number of demand (read+write) hits
> system.cpu.dcache.demand_hits::total 46741275 # number of demand (read+write) hits
> system.cpu.dcache.overall_hits::cpu.data 46741275 # number of overall hits
> system.cpu.dcache.overall_hits::total 46741275 # number of overall hits
> system.cpu.dcache.ReadReq_misses::cpu.data 1902 # number of ReadReq misses
> system.cpu.dcache.ReadReq_misses::total 1902 # number of ReadReq misses
> system.cpu.dcache.WriteReq_misses::cpu.data 7723 # number of WriteReq misses
> system.cpu.dcache.WriteReq_misses::total 7723 # number of WriteReq misses
859,866c831,838
< system.cpu.dcache.demand_misses::cpu.data 9643 # number of demand (read+write) misses
< system.cpu.dcache.demand_misses::total 9643 # number of demand (read+write) misses
< system.cpu.dcache.overall_misses::cpu.data 9643 # number of overall misses
< system.cpu.dcache.overall_misses::total 9643 # number of overall misses
< system.cpu.dcache.ReadReq_miss_latency::cpu.data 114314976 # number of ReadReq miss cycles
< system.cpu.dcache.ReadReq_miss_latency::total 114314976 # number of ReadReq miss cycles
< system.cpu.dcache.WriteReq_miss_latency::cpu.data 447415748 # number of WriteReq miss cycles
< system.cpu.dcache.WriteReq_miss_latency::total 447415748 # number of WriteReq miss cycles
---
> system.cpu.dcache.demand_misses::cpu.data 9625 # number of demand (read+write) misses
> system.cpu.dcache.demand_misses::total 9625 # number of demand (read+write) misses
> system.cpu.dcache.overall_misses::cpu.data 9625 # number of overall misses
> system.cpu.dcache.overall_misses::total 9625 # number of overall misses
> system.cpu.dcache.ReadReq_miss_latency::cpu.data 121870727 # number of ReadReq miss cycles
> system.cpu.dcache.ReadReq_miss_latency::total 121870727 # number of ReadReq miss cycles
> system.cpu.dcache.WriteReq_miss_latency::cpu.data 465623246 # number of WriteReq miss cycles
> system.cpu.dcache.WriteReq_miss_latency::total 465623246 # number of WriteReq miss cycles
869,874c841,846
< system.cpu.dcache.demand_miss_latency::cpu.data 561730724 # number of demand (read+write) miss cycles
< system.cpu.dcache.demand_miss_latency::total 561730724 # number of demand (read+write) miss cycles
< system.cpu.dcache.overall_miss_latency::cpu.data 561730724 # number of overall miss cycles
< system.cpu.dcache.overall_miss_latency::total 561730724 # number of overall miss cycles
< system.cpu.dcache.ReadReq_accesses::cpu.data 34398927 # number of ReadReq accesses(hits+misses)
< system.cpu.dcache.ReadReq_accesses::total 34398927 # number of ReadReq accesses(hits+misses)
---
> system.cpu.dcache.demand_miss_latency::cpu.data 587493973 # number of demand (read+write) miss cycles
> system.cpu.dcache.demand_miss_latency::total 587493973 # number of demand (read+write) miss cycles
> system.cpu.dcache.overall_miss_latency::cpu.data 587493973 # number of overall miss cycles
> system.cpu.dcache.overall_miss_latency::total 587493973 # number of overall miss cycles
> system.cpu.dcache.ReadReq_accesses::cpu.data 34386613 # number of ReadReq accesses(hits+misses)
> system.cpu.dcache.ReadReq_accesses::total 34386613 # number of ReadReq accesses(hits+misses)
877,878c849,850
< system.cpu.dcache.LoadLockedReq_accesses::cpu.data 22474 # number of LoadLockedReq accesses(hits+misses)
< system.cpu.dcache.LoadLockedReq_accesses::total 22474 # number of LoadLockedReq accesses(hits+misses)
---
> system.cpu.dcache.LoadLockedReq_accesses::cpu.data 22476 # number of LoadLockedReq accesses(hits+misses)
> system.cpu.dcache.LoadLockedReq_accesses::total 22476 # number of LoadLockedReq accesses(hits+misses)
881,886c853,858
< system.cpu.dcache.demand_accesses::cpu.data 46763214 # number of demand (read+write) accesses
< system.cpu.dcache.demand_accesses::total 46763214 # number of demand (read+write) accesses
< system.cpu.dcache.overall_accesses::cpu.data 46763214 # number of overall (read+write) accesses
< system.cpu.dcache.overall_accesses::total 46763214 # number of overall (read+write) accesses
< system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000056 # miss rate for ReadReq accesses
< system.cpu.dcache.ReadReq_miss_rate::total 0.000056 # miss rate for ReadReq accesses
---
> system.cpu.dcache.demand_accesses::cpu.data 46750900 # number of demand (read+write) accesses
> system.cpu.dcache.demand_accesses::total 46750900 # number of demand (read+write) accesses
> system.cpu.dcache.overall_accesses::cpu.data 46750900 # number of overall (read+write) accesses
> system.cpu.dcache.overall_accesses::total 46750900 # number of overall (read+write) accesses
> system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000055 # miss rate for ReadReq accesses
> system.cpu.dcache.ReadReq_miss_rate::total 0.000055 # miss rate for ReadReq accesses
895,898c867,870
< system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 59756.913748 # average ReadReq miss latency
< system.cpu.dcache.ReadReq_avg_miss_latency::total 59756.913748 # average ReadReq miss latency
< system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 57880.433118 # average WriteReq miss latency
< system.cpu.dcache.WriteReq_avg_miss_latency::total 57880.433118 # average WriteReq miss latency
---
> system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 64075.040484 # average ReadReq miss latency
> system.cpu.dcache.ReadReq_avg_miss_latency::total 64075.040484 # average ReadReq miss latency
> system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 60290.463033 # average WriteReq miss latency
> system.cpu.dcache.WriteReq_avg_miss_latency::total 60290.463033 # average WriteReq miss latency
901,906c873,878
< system.cpu.dcache.demand_avg_miss_latency::cpu.data 58252.693560 # average overall miss latency
< system.cpu.dcache.demand_avg_miss_latency::total 58252.693560 # average overall miss latency
< system.cpu.dcache.overall_avg_miss_latency::cpu.data 58252.693560 # average overall miss latency
< system.cpu.dcache.overall_avg_miss_latency::total 58252.693560 # average overall miss latency
< system.cpu.dcache.blocked_cycles::no_mshrs 597 # number of cycles access was blocked
< system.cpu.dcache.blocked_cycles::no_targets 154 # number of cycles access was blocked
---
> system.cpu.dcache.demand_avg_miss_latency::cpu.data 61038.334857 # average overall miss latency
> system.cpu.dcache.demand_avg_miss_latency::total 61038.334857 # average overall miss latency
> system.cpu.dcache.overall_avg_miss_latency::cpu.data 61038.334857 # average overall miss latency
> system.cpu.dcache.overall_avg_miss_latency::total 61038.334857 # average overall miss latency
> system.cpu.dcache.blocked_cycles::no_mshrs 592 # number of cycles access was blocked
> system.cpu.dcache.blocked_cycles::no_targets 314 # number of cycles access was blocked
908,910c880,882
< system.cpu.dcache.blocked::no_targets 2 # number of cycles access was blocked
< system.cpu.dcache.avg_blocked_cycles::no_mshrs 54.272727 # average number of cycles each access was blocked
< system.cpu.dcache.avg_blocked_cycles::no_targets 77 # average number of cycles each access was blocked
---
> system.cpu.dcache.blocked::no_targets 4 # number of cycles access was blocked
> system.cpu.dcache.avg_blocked_cycles::no_mshrs 53.818182 # average number of cycles each access was blocked
> system.cpu.dcache.avg_blocked_cycles::no_targets 78.500000 # average number of cycles each access was blocked
915,918c887,890
< system.cpu.dcache.ReadReq_mshr_hits::cpu.data 1140 # number of ReadReq MSHR hits
< system.cpu.dcache.ReadReq_mshr_hits::total 1140 # number of ReadReq MSHR hits
< system.cpu.dcache.WriteReq_mshr_hits::cpu.data 6646 # number of WriteReq MSHR hits
< system.cpu.dcache.WriteReq_mshr_hits::total 6646 # number of WriteReq MSHR hits
---
> system.cpu.dcache.ReadReq_mshr_hits::cpu.data 1128 # number of ReadReq MSHR hits
> system.cpu.dcache.ReadReq_mshr_hits::total 1128 # number of ReadReq MSHR hits
> system.cpu.dcache.WriteReq_mshr_hits::cpu.data 6645 # number of WriteReq MSHR hits
> system.cpu.dcache.WriteReq_mshr_hits::total 6645 # number of WriteReq MSHR hits
921,944c893,916
< system.cpu.dcache.demand_mshr_hits::cpu.data 7786 # number of demand (read+write) MSHR hits
< system.cpu.dcache.demand_mshr_hits::total 7786 # number of demand (read+write) MSHR hits
< system.cpu.dcache.overall_mshr_hits::cpu.data 7786 # number of overall MSHR hits
< system.cpu.dcache.overall_mshr_hits::total 7786 # number of overall MSHR hits
< system.cpu.dcache.ReadReq_mshr_misses::cpu.data 773 # number of ReadReq MSHR misses
< system.cpu.dcache.ReadReq_mshr_misses::total 773 # number of ReadReq MSHR misses
< system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1084 # number of WriteReq MSHR misses
< system.cpu.dcache.WriteReq_mshr_misses::total 1084 # number of WriteReq MSHR misses
< system.cpu.dcache.demand_mshr_misses::cpu.data 1857 # number of demand (read+write) MSHR misses
< system.cpu.dcache.demand_mshr_misses::total 1857 # number of demand (read+write) MSHR misses
< system.cpu.dcache.overall_mshr_misses::cpu.data 1857 # number of overall MSHR misses
< system.cpu.dcache.overall_mshr_misses::total 1857 # number of overall MSHR misses
< system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 48960262 # number of ReadReq MSHR miss cycles
< system.cpu.dcache.ReadReq_mshr_miss_latency::total 48960262 # number of ReadReq MSHR miss cycles
< system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 69313496 # number of WriteReq MSHR miss cycles
< system.cpu.dcache.WriteReq_mshr_miss_latency::total 69313496 # number of WriteReq MSHR miss cycles
< system.cpu.dcache.demand_mshr_miss_latency::cpu.data 118273758 # number of demand (read+write) MSHR miss cycles
< system.cpu.dcache.demand_mshr_miss_latency::total 118273758 # number of demand (read+write) MSHR miss cycles
< system.cpu.dcache.overall_mshr_miss_latency::cpu.data 118273758 # number of overall MSHR miss cycles
< system.cpu.dcache.overall_mshr_miss_latency::total 118273758 # number of overall MSHR miss cycles
< system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000022 # mshr miss rate for ReadReq accesses
< system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000022 # mshr miss rate for ReadReq accesses
< system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000088 # mshr miss rate for WriteReq accesses
< system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000088 # mshr miss rate for WriteReq accesses
---
> system.cpu.dcache.demand_mshr_hits::cpu.data 7773 # number of demand (read+write) MSHR hits
> system.cpu.dcache.demand_mshr_hits::total 7773 # number of demand (read+write) MSHR hits
> system.cpu.dcache.overall_mshr_hits::cpu.data 7773 # number of overall MSHR hits
> system.cpu.dcache.overall_mshr_hits::total 7773 # number of overall MSHR hits
> system.cpu.dcache.ReadReq_mshr_misses::cpu.data 774 # number of ReadReq MSHR misses
> system.cpu.dcache.ReadReq_mshr_misses::total 774 # number of ReadReq MSHR misses
> system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1078 # number of WriteReq MSHR misses
> system.cpu.dcache.WriteReq_mshr_misses::total 1078 # number of WriteReq MSHR misses
> system.cpu.dcache.demand_mshr_misses::cpu.data 1852 # number of demand (read+write) MSHR misses
> system.cpu.dcache.demand_mshr_misses::total 1852 # number of demand (read+write) MSHR misses
> system.cpu.dcache.overall_mshr_misses::cpu.data 1852 # number of overall MSHR misses
> system.cpu.dcache.overall_mshr_misses::total 1852 # number of overall MSHR misses
> system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 53114761 # number of ReadReq MSHR miss cycles
> system.cpu.dcache.ReadReq_mshr_miss_latency::total 53114761 # number of ReadReq MSHR miss cycles
> system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 73392998 # number of WriteReq MSHR miss cycles
> system.cpu.dcache.WriteReq_mshr_miss_latency::total 73392998 # number of WriteReq MSHR miss cycles
> system.cpu.dcache.demand_mshr_miss_latency::cpu.data 126507759 # number of demand (read+write) MSHR miss cycles
> system.cpu.dcache.demand_mshr_miss_latency::total 126507759 # number of demand (read+write) MSHR miss cycles
> system.cpu.dcache.overall_mshr_miss_latency::cpu.data 126507759 # number of overall MSHR miss cycles
> system.cpu.dcache.overall_mshr_miss_latency::total 126507759 # number of overall MSHR miss cycles
> system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000023 # mshr miss rate for ReadReq accesses
> system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000023 # mshr miss rate for ReadReq accesses
> system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000087 # mshr miss rate for WriteReq accesses
> system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000087 # mshr miss rate for WriteReq accesses
949,956c921,928
< system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 63337.984476 # average ReadReq mshr miss latency
< system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63337.984476 # average ReadReq mshr miss latency
< system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 63942.339483 # average WriteReq mshr miss latency
< system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63942.339483 # average WriteReq mshr miss latency
< system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 63690.768982 # average overall mshr miss latency
< system.cpu.dcache.demand_avg_mshr_miss_latency::total 63690.768982 # average overall mshr miss latency
< system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 63690.768982 # average overall mshr miss latency
< system.cpu.dcache.overall_avg_mshr_miss_latency::total 63690.768982 # average overall mshr miss latency
---
> system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 68623.722222 # average ReadReq mshr miss latency
> system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68623.722222 # average ReadReq mshr miss latency
> system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 68082.558442 # average WriteReq mshr miss latency
> system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68082.558442 # average WriteReq mshr miss latency
> system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 68308.725162 # average overall mshr miss latency
> system.cpu.dcache.demand_avg_mshr_miss_latency::total 68308.725162 # average overall mshr miss latency
> system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 68308.725162 # average overall mshr miss latency
> system.cpu.dcache.overall_avg_mshr_miss_latency::total 68308.725162 # average overall mshr miss latency