1
2---------- Begin Simulation Statistics ----------
3sim_seconds 0.084956 # Number of seconds simulated
4sim_ticks 84955935500 # Number of ticks simulated
5final_tick 84955935500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
6sim_freq 1000000000000 # Frequency of simulated ticks
7host_inst_rate 135379 # Simulator instruction rate (inst/s)
8host_op_rate 142711 # Simulator op (including micro ops) rate (op/s)
9host_tick_rate 66749907 # Simulator tick rate (ticks/s)
10host_mem_usage 309000 # Number of bytes of host memory used
11host_seconds 1272.75 # Real time elapsed on the host
12sim_insts 172303021 # Number of instructions simulated
13sim_ops 181635953 # Number of ops (including micro ops) simulated
14system.voltage_domain.voltage 1 # Voltage in Volts
15system.clk_domain.clock 1000 # Clock period in ticks
16system.physmem.bytes_read::cpu.inst 18240 # Number of bytes read from this memory
17system.physmem.bytes_read::cpu.data 35328 # Number of bytes read from this memory
18system.physmem.bytes_read::cpu.l2cache.prefetcher 268480 # Number of bytes read from this memory
19system.physmem.bytes_read::total 322048 # Number of bytes read from this memory
20system.physmem.bytes_inst_read::cpu.inst 18240 # Number of instructions bytes read from this memory
21system.physmem.bytes_inst_read::total 18240 # Number of instructions bytes read from this memory
22system.physmem.num_reads::cpu.inst 285 # Number of read requests responded to by this memory
23system.physmem.num_reads::cpu.data 552 # Number of read requests responded to by this memory
24system.physmem.num_reads::cpu.l2cache.prefetcher 4195 # Number of read requests responded to by this memory
25system.physmem.num_reads::total 5032 # Number of read requests responded to by this memory
26system.physmem.bw_read::cpu.inst 214700 # Total read bandwidth from this memory (bytes/s)
27system.physmem.bw_read::cpu.data 415839 # Total read bandwidth from this memory (bytes/s)
28system.physmem.bw_read::cpu.l2cache.prefetcher 3160227 # Total read bandwidth from this memory (bytes/s)
29system.physmem.bw_read::total 3790765 # Total read bandwidth from this memory (bytes/s)
30system.physmem.bw_inst_read::cpu.inst 214700 # Instruction read bandwidth from this memory (bytes/s)
31system.physmem.bw_inst_read::total 214700 # Instruction read bandwidth from this memory (bytes/s)
32system.physmem.bw_total::cpu.inst 214700 # Total bandwidth to/from this memory (bytes/s)
33system.physmem.bw_total::cpu.data 415839 # Total bandwidth to/from this memory (bytes/s)
34system.physmem.bw_total::cpu.l2cache.prefetcher 3160227 # Total bandwidth to/from this memory (bytes/s)
35system.physmem.bw_total::total 3790765 # Total bandwidth to/from this memory (bytes/s)
36system.physmem.readReqs 5032 # Number of read requests accepted
37system.physmem.writeReqs 0 # Number of write requests accepted
38system.physmem.readBursts 5032 # Number of DRAM read bursts, including those serviced by the write queue
39system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue
40system.physmem.bytesReadDRAM 322048 # Total number of bytes read from DRAM
41system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue
42system.physmem.bytesWritten 0 # Total number of bytes written to DRAM
43system.physmem.bytesReadSys 322048 # Total read bytes from the system interface side
44system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side
45system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue
46system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
47system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
48system.physmem.perBankRdBursts::0 395 # Per bank write bursts
49system.physmem.perBankRdBursts::1 288 # Per bank write bursts
50system.physmem.perBankRdBursts::2 188 # Per bank write bursts
51system.physmem.perBankRdBursts::3 388 # Per bank write bursts
52system.physmem.perBankRdBursts::4 399 # Per bank write bursts
53system.physmem.perBankRdBursts::5 367 # Per bank write bursts
54system.physmem.perBankRdBursts::6 381 # Per bank write bursts
55system.physmem.perBankRdBursts::7 279 # Per bank write bursts
56system.physmem.perBankRdBursts::8 314 # Per bank write bursts
57system.physmem.perBankRdBursts::9 341 # Per bank write bursts
58system.physmem.perBankRdBursts::10 369 # Per bank write bursts
59system.physmem.perBankRdBursts::11 260 # Per bank write bursts
60system.physmem.perBankRdBursts::12 244 # Per bank write bursts
61system.physmem.perBankRdBursts::13 279 # Per bank write bursts
62system.physmem.perBankRdBursts::14 295 # Per bank write bursts
63system.physmem.perBankRdBursts::15 245 # Per bank write bursts
64system.physmem.perBankWrBursts::0 0 # Per bank write bursts
65system.physmem.perBankWrBursts::1 0 # Per bank write bursts
66system.physmem.perBankWrBursts::2 0 # Per bank write bursts
67system.physmem.perBankWrBursts::3 0 # Per bank write bursts
68system.physmem.perBankWrBursts::4 0 # Per bank write bursts
69system.physmem.perBankWrBursts::5 0 # Per bank write bursts
70system.physmem.perBankWrBursts::6 0 # Per bank write bursts
71system.physmem.perBankWrBursts::7 0 # Per bank write bursts
72system.physmem.perBankWrBursts::8 0 # Per bank write bursts
73system.physmem.perBankWrBursts::9 0 # Per bank write bursts
74system.physmem.perBankWrBursts::10 0 # Per bank write bursts
75system.physmem.perBankWrBursts::11 0 # Per bank write bursts
76system.physmem.perBankWrBursts::12 0 # Per bank write bursts
77system.physmem.perBankWrBursts::13 0 # Per bank write bursts
78system.physmem.perBankWrBursts::14 0 # Per bank write bursts
79system.physmem.perBankWrBursts::15 0 # Per bank write bursts
80system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
81system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
82system.physmem.totGap 84955621000 # Total gap between requests
83system.physmem.readPktSize::0 0 # Read request sizes (log2)
84system.physmem.readPktSize::1 0 # Read request sizes (log2)
85system.physmem.readPktSize::2 0 # Read request sizes (log2)
86system.physmem.readPktSize::3 0 # Read request sizes (log2)
87system.physmem.readPktSize::4 0 # Read request sizes (log2)
88system.physmem.readPktSize::5 0 # Read request sizes (log2)
89system.physmem.readPktSize::6 5032 # Read request sizes (log2)
90system.physmem.writePktSize::0 0 # Write request sizes (log2)
91system.physmem.writePktSize::1 0 # Write request sizes (log2)
92system.physmem.writePktSize::2 0 # Write request sizes (log2)
93system.physmem.writePktSize::3 0 # Write request sizes (log2)
94system.physmem.writePktSize::4 0 # Write request sizes (log2)
95system.physmem.writePktSize::5 0 # Write request sizes (log2)
96system.physmem.writePktSize::6 0 # Write request sizes (log2)
97system.physmem.rdQLenPdf::0 1408 # What read queue length does an incoming req see
98system.physmem.rdQLenPdf::1 968 # What read queue length does an incoming req see
99system.physmem.rdQLenPdf::2 484 # What read queue length does an incoming req see
100system.physmem.rdQLenPdf::3 397 # What read queue length does an incoming req see
101system.physmem.rdQLenPdf::4 338 # What read queue length does an incoming req see
102system.physmem.rdQLenPdf::5 315 # What read queue length does an incoming req see
103system.physmem.rdQLenPdf::6 293 # What read queue length does an incoming req see
104system.physmem.rdQLenPdf::7 271 # What read queue length does an incoming req see
105system.physmem.rdQLenPdf::8 257 # What read queue length does an incoming req see
106system.physmem.rdQLenPdf::9 115 # What read queue length does an incoming req see
107system.physmem.rdQLenPdf::10 65 # What read queue length does an incoming req see
108system.physmem.rdQLenPdf::11 62 # What read queue length does an incoming req see
109system.physmem.rdQLenPdf::12 23 # What read queue length does an incoming req see
110system.physmem.rdQLenPdf::13 17 # What read queue length does an incoming req see
111system.physmem.rdQLenPdf::14 13 # What read queue length does an incoming req see
112system.physmem.rdQLenPdf::15 6 # What read queue length does an incoming req see
113system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
114system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
115system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
116system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
117system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
118system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
119system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
120system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see

--- 64 unchanged lines hidden (view full) ---

185system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
186system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
187system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
188system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
189system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
190system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
191system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
192system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
193system.physmem.bytesPerActivate::samples 689 # Bytes accessed per row activation
194system.physmem.bytesPerActivate::mean 467.413643 # Bytes accessed per row activation
195system.physmem.bytesPerActivate::gmean 304.114713 # Bytes accessed per row activation
196system.physmem.bytesPerActivate::stdev 362.347713 # Bytes accessed per row activation
197system.physmem.bytesPerActivate::0-127 143 20.75% 20.75% # Bytes accessed per row activation
198system.physmem.bytesPerActivate::128-255 123 17.85% 38.61% # Bytes accessed per row activation
199system.physmem.bytesPerActivate::256-383 63 9.14% 47.75% # Bytes accessed per row activation
200system.physmem.bytesPerActivate::384-511 69 10.01% 57.76% # Bytes accessed per row activation
201system.physmem.bytesPerActivate::512-639 45 6.53% 64.30% # Bytes accessed per row activation
202system.physmem.bytesPerActivate::640-767 51 7.40% 71.70% # Bytes accessed per row activation
203system.physmem.bytesPerActivate::768-895 42 6.10% 77.79% # Bytes accessed per row activation
204system.physmem.bytesPerActivate::896-1023 21 3.05% 80.84% # Bytes accessed per row activation
205system.physmem.bytesPerActivate::1024-1151 132 19.16% 100.00% # Bytes accessed per row activation
206system.physmem.bytesPerActivate::total 689 # Bytes accessed per row activation
207system.physmem.totQLat 114920157 # Total ticks spent queuing
208system.physmem.totMemAccLat 209270157 # Total ticks spent from burst creation until serviced by the DRAM
209system.physmem.totBusLat 25160000 # Total ticks spent in databus transfers
210system.physmem.avgQLat 22837.87 # Average queueing delay per DRAM burst
211system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
212system.physmem.avgMemAccLat 41587.87 # Average memory access latency per DRAM burst
213system.physmem.avgRdBW 3.79 # Average DRAM read bandwidth in MiByte/s
214system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s
215system.physmem.avgRdBWSys 3.79 # Average system read bandwidth in MiByte/s
216system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s
217system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
218system.physmem.busUtil 0.03 # Data bus utilization in percentage
219system.physmem.busUtilRead 0.03 # Data bus utilization in percentage for reads
220system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes
221system.physmem.avgRdQLen 1.97 # Average read queue length when enqueuing
222system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing
223system.physmem.readRowHits 4343 # Number of row buffer hits during reads
224system.physmem.writeRowHits 0 # Number of row buffer hits during writes
225system.physmem.readRowHitRate 86.31 # Row buffer hit rate for reads
226system.physmem.writeRowHitRate nan # Row buffer hit rate for writes
227system.physmem.avgGap 16883072.54 # Average gap between requests
228system.physmem.pageHitRate 86.31 # Row buffer hit rate, read and write combined
229system.physmem.memoryStateTime::IDLE 81214099250 # Time in different power states
230system.physmem.memoryStateTime::REF 2836600000 # Time in different power states
231system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
232system.physmem.memoryStateTime::ACT 905088250 # Time in different power states
233system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
234system.membus.trans_dist::ReadReq 4821 # Transaction distribution
235system.membus.trans_dist::ReadResp 4821 # Transaction distribution
236system.membus.trans_dist::ReadExReq 211 # Transaction distribution
237system.membus.trans_dist::ReadExResp 211 # Transaction distribution
238system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 10064 # Packet count per connected master and slave (bytes)
239system.membus.pkt_count::total 10064 # Packet count per connected master and slave (bytes)
240system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 322048 # Cumulative packet size per connected master and slave (bytes)
241system.membus.pkt_size::total 322048 # Cumulative packet size per connected master and slave (bytes)
242system.membus.snoops 0 # Total snoops (count)
243system.membus.snoop_fanout::samples 5032 # Request fanout histogram
244system.membus.snoop_fanout::mean 0 # Request fanout histogram
245system.membus.snoop_fanout::stdev 0 # Request fanout histogram
246system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
247system.membus.snoop_fanout::0 5032 100.00% 100.00% # Request fanout histogram
248system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
249system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
250system.membus.snoop_fanout::min_value 0 # Request fanout histogram
251system.membus.snoop_fanout::max_value 0 # Request fanout histogram
252system.membus.snoop_fanout::total 5032 # Request fanout histogram
253system.membus.reqLayer0.occupancy 5681641 # Layer occupancy (ticks)
254system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
255system.membus.respLayer1.occupancy 46027985 # Layer occupancy (ticks)
256system.membus.respLayer1.utilization 0.1 # Layer utilization (%)
257system.cpu_clk_domain.clock 500 # Clock period in ticks
258system.cpu.branchPred.lookups 85925623 # Number of BP lookups
259system.cpu.branchPred.condPredicted 68405598 # Number of conditional branches predicted
260system.cpu.branchPred.condIncorrect 6015157 # Number of conditional branches incorrect
261system.cpu.branchPred.BTBLookups 40113883 # Number of BTB lookups
262system.cpu.branchPred.BTBHits 39024614 # Number of BTB hits
263system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
264system.cpu.branchPred.BTBHitPct 97.284559 # BTB Hit Percentage
265system.cpu.branchPred.usedRAS 3701789 # Number of times the RAS was used to get a target.
266system.cpu.branchPred.RASInCorrect 81904 # Number of incorrect RAS predictions.
267system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
268system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
269system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
270system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
271system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
272system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
273system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
274system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA

--- 69 unchanged lines hidden (view full) ---

344system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
345system.cpu.itb.read_accesses 0 # DTB read accesses
346system.cpu.itb.write_accesses 0 # DTB write accesses
347system.cpu.itb.inst_accesses 0 # ITB inst accesses
348system.cpu.itb.hits 0 # DTB hits
349system.cpu.itb.misses 0 # DTB misses
350system.cpu.itb.accesses 0 # DTB accesses
351system.cpu.workload.num_syscalls 400 # Number of system calls
352system.cpu.numCycles 169911872 # number of cpu cycles simulated
353system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
354system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
355system.cpu.fetch.icacheStallCycles 5595281 # Number of cycles fetch is stalled on an Icache miss
356system.cpu.fetch.Insts 349266175 # Number of instructions fetch has processed
357system.cpu.fetch.Branches 85925623 # Number of branches that fetch encountered
358system.cpu.fetch.predictedBranches 42726403 # Number of branches that fetch has predicted taken
359system.cpu.fetch.Cycles 158254745 # Number of cycles fetch has run and was not squashing or blocked
360system.cpu.fetch.SquashCycles 12044332 # Number of cycles fetch has spent squashing
361system.cpu.fetch.MiscStallCycles 129 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
362system.cpu.fetch.PendingQuiesceStallCycles 37 # Number of stall cycles due to pending quiesce instructions
363system.cpu.fetch.IcacheWaitRetryStallCycles 592 # Number of stall cycles due to full MSHR
364system.cpu.fetch.CacheLines 78952832 # Number of cache lines fetched
365system.cpu.fetch.IcacheSquashes 17522 # Number of outstanding Icache misses that were squashed
366system.cpu.fetch.rateDist::samples 169872950 # Number of instructions fetched each cycle (Total)
367system.cpu.fetch.rateDist::mean 2.151005 # Number of instructions fetched each cycle (Total)
368system.cpu.fetch.rateDist::stdev 1.046766 # Number of instructions fetched each cycle (Total)
369system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
370system.cpu.fetch.rateDist::0 17324644 10.20% 10.20% # Number of instructions fetched each cycle (Total)
371system.cpu.fetch.rateDist::1 30203623 17.78% 27.98% # Number of instructions fetched each cycle (Total)
372system.cpu.fetch.rateDist::2 31840188 18.74% 46.72% # Number of instructions fetched each cycle (Total)
373system.cpu.fetch.rateDist::3 90504495 53.28% 100.00% # Number of instructions fetched each cycle (Total)
374system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
375system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
376system.cpu.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total)
377system.cpu.fetch.rateDist::total 169872950 # Number of instructions fetched each cycle (Total)
378system.cpu.fetch.branchRate 0.505707 # Number of branch fetches per cycle
379system.cpu.fetch.rate 2.055573 # Number of inst fetches per cycle
380system.cpu.decode.IdleCycles 17551129 # Number of cycles decode is idle
381system.cpu.decode.BlockedCycles 17096204 # Number of cycles decode is blocked
382system.cpu.decode.RunCycles 122646615 # Number of cycles decode is running
383system.cpu.decode.UnblockCycles 6731659 # Number of cycles decode is unblocking
384system.cpu.decode.SquashCycles 5847343 # Number of cycles decode is squashing
385system.cpu.decode.BranchResolved 11137012 # Number of times decode resolved a branch
386system.cpu.decode.BranchMispred 190128 # Number of times decode detected a branch misprediction
387system.cpu.decode.DecodedInsts 306601093 # Number of instructions handled by decode
388system.cpu.decode.SquashedInsts 27639828 # Number of squashed instructions handled by decode
389system.cpu.rename.SquashCycles 5847343 # Number of cycles rename is squashing
390system.cpu.rename.IdleCycles 37738327 # Number of cycles rename is idle
391system.cpu.rename.BlockCycles 8403981 # Number of cycles rename is blocking
392system.cpu.rename.serializeStallCycles 578579 # count of cycles rename stalled for serializing inst
393system.cpu.rename.RunCycles 108919553 # Number of cycles rename is running
394system.cpu.rename.UnblockCycles 8385167 # Number of cycles rename is unblocking
395system.cpu.rename.RenamedInsts 278647204 # Number of instructions processed by rename
396system.cpu.rename.SquashedInsts 13415116 # Number of squashed instructions processed by rename
397system.cpu.rename.ROBFullEvents 3048397 # Number of times rename has blocked due to ROB full
398system.cpu.rename.IQFullEvents 841923 # Number of times rename has blocked due to IQ full
399system.cpu.rename.LQFullEvents 2187656 # Number of times rename has blocked due to LQ full
400system.cpu.rename.SQFullEvents 31854 # Number of times rename has blocked due to SQ full
401system.cpu.rename.FullRegisterEvents 78402 # Number of times there has been no free registers
402system.cpu.rename.RenamedOperands 483062515 # Number of destination operands rename has renamed
403system.cpu.rename.RenameLookups 1196895890 # Number of register rename lookups that rename has made
404system.cpu.rename.int_rename_lookups 297562467 # Number of integer rename lookups
405system.cpu.rename.fp_rename_lookups 3006395 # Number of floating rename lookups
406system.cpu.rename.CommittedMaps 292976929 # Number of HB maps that are committed
407system.cpu.rename.UndoneMaps 190085586 # Number of HB maps that are undone due to squashing
408system.cpu.rename.serializingInsts 23528 # count of serializing insts renamed
409system.cpu.rename.tempSerializingInsts 23420 # count of temporary serializing insts renamed
410system.cpu.rename.skidInsts 13351603 # count of insts added to the skid buffer
411system.cpu.memDep0.insertedLoads 34138378 # Number of loads inserted to the mem dependence unit.
412system.cpu.memDep0.insertedStores 14478835 # Number of stores inserted to the mem dependence unit.
413system.cpu.memDep0.conflictingLoads 2550837 # Number of conflicting loads.
414system.cpu.memDep0.conflictingStores 1806189 # Number of conflicting stores.
415system.cpu.iq.iqInstsAdded 264810642 # Number of instructions added to the IQ (excludes non-spec)
416system.cpu.iq.iqNonSpecInstsAdded 45850 # Number of non-speculative instructions added to the IQ
417system.cpu.iq.iqInstsIssued 214907655 # Number of instructions issued
418system.cpu.iq.iqSquashedInstsIssued 5190996 # Number of squashed instructions issued
419system.cpu.iq.iqSquashedInstsExamined 82629036 # Number of squashed instructions iterated over during squash; mainly for profiling
420system.cpu.iq.iqSquashedOperandsExamined 219889900 # Number of squashed operands that are examined and possibly removed from graph
421system.cpu.iq.iqSquashedNonSpecRemoved 634 # Number of squashed non-spec instructions that were removed
422system.cpu.iq.issued_per_cycle::samples 169872950 # Number of insts issued each cycle
423system.cpu.iq.issued_per_cycle::mean 1.265108 # Number of insts issued each cycle
424system.cpu.iq.issued_per_cycle::stdev 1.017484 # Number of insts issued each cycle
425system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
426system.cpu.iq.issued_per_cycle::0 52803027 31.08% 31.08% # Number of insts issued each cycle
427system.cpu.iq.issued_per_cycle::1 36096104 21.25% 52.33% # Number of insts issued each cycle
428system.cpu.iq.issued_per_cycle::2 65778237 38.72% 91.05% # Number of insts issued each cycle
429system.cpu.iq.issued_per_cycle::3 13576092 7.99% 99.05% # Number of insts issued each cycle
430system.cpu.iq.issued_per_cycle::4 1571163 0.92% 99.97% # Number of insts issued each cycle
431system.cpu.iq.issued_per_cycle::5 47813 0.03% 100.00% # Number of insts issued each cycle
432system.cpu.iq.issued_per_cycle::6 514 0.00% 100.00% # Number of insts issued each cycle
433system.cpu.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle
434system.cpu.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle
435system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
436system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
437system.cpu.iq.issued_per_cycle::max_value 6 # Number of insts issued each cycle
438system.cpu.iq.issued_per_cycle::total 169872950 # Number of insts issued each cycle
439system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
440system.cpu.iq.fu_full::IntAlu 35609099 66.11% 66.11% # attempts to use FU when none available
441system.cpu.iq.fu_full::IntMult 152890 0.28% 66.39% # attempts to use FU when none available
442system.cpu.iq.fu_full::IntDiv 0 0.00% 66.39% # attempts to use FU when none available
443system.cpu.iq.fu_full::FloatAdd 0 0.00% 66.39% # attempts to use FU when none available
444system.cpu.iq.fu_full::FloatCmp 0 0.00% 66.39% # attempts to use FU when none available
445system.cpu.iq.fu_full::FloatCvt 0 0.00% 66.39% # attempts to use FU when none available
446system.cpu.iq.fu_full::FloatMult 0 0.00% 66.39% # attempts to use FU when none available
447system.cpu.iq.fu_full::FloatDiv 0 0.00% 66.39% # attempts to use FU when none available
448system.cpu.iq.fu_full::FloatSqrt 0 0.00% 66.39% # attempts to use FU when none available
449system.cpu.iq.fu_full::SimdAdd 0 0.00% 66.39% # attempts to use FU when none available
450system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 66.39% # attempts to use FU when none available
451system.cpu.iq.fu_full::SimdAlu 0 0.00% 66.39% # attempts to use FU when none available
452system.cpu.iq.fu_full::SimdCmp 0 0.00% 66.39% # attempts to use FU when none available
453system.cpu.iq.fu_full::SimdCvt 0 0.00% 66.39% # attempts to use FU when none available
454system.cpu.iq.fu_full::SimdMisc 0 0.00% 66.39% # attempts to use FU when none available
455system.cpu.iq.fu_full::SimdMult 0 0.00% 66.39% # attempts to use FU when none available
456system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 66.39% # attempts to use FU when none available
457system.cpu.iq.fu_full::SimdShift 0 0.00% 66.39% # attempts to use FU when none available
458system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 66.39% # attempts to use FU when none available
459system.cpu.iq.fu_full::SimdSqrt 0 0.00% 66.39% # attempts to use FU when none available
460system.cpu.iq.fu_full::SimdFloatAdd 1075 0.00% 66.40% # attempts to use FU when none available
461system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 66.40% # attempts to use FU when none available
462system.cpu.iq.fu_full::SimdFloatCmp 35725 0.07% 66.46% # attempts to use FU when none available
463system.cpu.iq.fu_full::SimdFloatCvt 330 0.00% 66.46% # attempts to use FU when none available
464system.cpu.iq.fu_full::SimdFloatDiv 201 0.00% 66.46% # attempts to use FU when none available
465system.cpu.iq.fu_full::SimdFloatMisc 815 0.00% 66.47% # attempts to use FU when none available
466system.cpu.iq.fu_full::SimdFloatMult 34388 0.06% 66.53% # attempts to use FU when none available
467system.cpu.iq.fu_full::SimdFloatMultAcc 217 0.00% 66.53% # attempts to use FU when none available
468system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 66.53% # attempts to use FU when none available
469system.cpu.iq.fu_full::MemRead 14076935 26.13% 92.66% # attempts to use FU when none available
470system.cpu.iq.fu_full::MemWrite 3950981 7.34% 100.00% # attempts to use FU when none available
471system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
472system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
473system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
474system.cpu.iq.FU_type_0::IntAlu 167347451 77.87% 77.87% # Type of FU issued
475system.cpu.iq.FU_type_0::IntMult 918969 0.43% 78.30% # Type of FU issued
476system.cpu.iq.FU_type_0::IntDiv 0 0.00% 78.30% # Type of FU issued
477system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 78.30% # Type of FU issued
478system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 78.30% # Type of FU issued
479system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 78.30% # Type of FU issued
480system.cpu.iq.FU_type_0::FloatMult 0 0.00% 78.30% # Type of FU issued
481system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 78.30% # Type of FU issued
482system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 78.30% # Type of FU issued
483system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 78.30% # Type of FU issued
484system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 78.30% # Type of FU issued
485system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 78.30% # Type of FU issued
486system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 78.30% # Type of FU issued
487system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 78.30% # Type of FU issued
488system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 78.30% # Type of FU issued
489system.cpu.iq.FU_type_0::SimdMult 0 0.00% 78.30% # Type of FU issued
490system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 78.30% # Type of FU issued
491system.cpu.iq.FU_type_0::SimdShift 0 0.00% 78.30% # Type of FU issued
492system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 78.30% # Type of FU issued
493system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 78.30% # Type of FU issued
494system.cpu.iq.FU_type_0::SimdFloatAdd 33024 0.02% 78.31% # Type of FU issued
495system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 78.31% # Type of FU issued
496system.cpu.iq.FU_type_0::SimdFloatCmp 165192 0.08% 78.39% # Type of FU issued
497system.cpu.iq.FU_type_0::SimdFloatCvt 245769 0.11% 78.50% # Type of FU issued
498system.cpu.iq.FU_type_0::SimdFloatDiv 76018 0.04% 78.54% # Type of FU issued
499system.cpu.iq.FU_type_0::SimdFloatMisc 460683 0.21% 78.75% # Type of FU issued
500system.cpu.iq.FU_type_0::SimdFloatMult 206710 0.10% 78.85% # Type of FU issued
501system.cpu.iq.FU_type_0::SimdFloatMultAcc 71622 0.03% 78.88% # Type of FU issued
502system.cpu.iq.FU_type_0::SimdFloatSqrt 319 0.00% 78.88% # Type of FU issued
503system.cpu.iq.FU_type_0::MemRead 32005523 14.89% 93.78% # Type of FU issued
504system.cpu.iq.FU_type_0::MemWrite 13376375 6.22% 100.00% # Type of FU issued
505system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
506system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
507system.cpu.iq.FU_type_0::total 214907655 # Type of FU issued
508system.cpu.iq.rate 1.264818 # Inst issue rate
509system.cpu.iq.fu_busy_cnt 53862656 # FU busy when requested
510system.cpu.iq.fu_busy_rate 0.250632 # FU busy rate (busy events/executed inst)
511system.cpu.iq.int_inst_queue_reads 654786826 # Number of integer instruction queue reads
512system.cpu.iq.int_inst_queue_writes 345480396 # Number of integer instruction queue writes
513system.cpu.iq.int_inst_queue_wakeup_accesses 204601887 # Number of integer instruction queue wakeup accesses
514system.cpu.iq.fp_inst_queue_reads 3955086 # Number of floating instruction queue reads
515system.cpu.iq.fp_inst_queue_writes 2012108 # Number of floating instruction queue writes
516system.cpu.iq.fp_inst_queue_wakeup_accesses 1806636 # Number of floating instruction queue wakeup accesses
517system.cpu.iq.int_alu_accesses 266634716 # Number of integer alu accesses
518system.cpu.iq.fp_alu_accesses 2135595 # Number of floating point alu accesses
519system.cpu.iew.lsq.thread0.forwLoads 1601086 # Number of loads that had data forwarded from stores
520system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
521system.cpu.iew.lsq.thread0.squashedLoads 6242234 # Number of loads squashed
522system.cpu.iew.lsq.thread0.ignoredResponses 7548 # Number of memory responses ignored because the instruction is squashed
523system.cpu.iew.lsq.thread0.memOrderViolation 7115 # Number of memory ordering violations
524system.cpu.iew.lsq.thread0.squashedStores 1834201 # Number of stores squashed
525system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
526system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
527system.cpu.iew.lsq.thread0.rescheduledLoads 25938 # Number of loads that were rescheduled
528system.cpu.iew.lsq.thread0.cacheBlocked 647 # Number of times an access to memory failed due to the cache being blocked
529system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
530system.cpu.iew.iewSquashCycles 5847343 # Number of cycles IEW is squashing
531system.cpu.iew.iewBlockCycles 5682283 # Number of cycles IEW is blocking
532system.cpu.iew.iewUnblockCycles 37485 # Number of cycles IEW is unblocking
533system.cpu.iew.iewDispatchedInsts 264872462 # Number of instructions dispatched to IQ
534system.cpu.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch
535system.cpu.iew.iewDispLoadInsts 34138378 # Number of dispatched load instructions
536system.cpu.iew.iewDispStoreInsts 14478835 # Number of dispatched store instructions
537system.cpu.iew.iewDispNonSpecInsts 23442 # Number of dispatched non-speculative instructions
538system.cpu.iew.iewIQFullEvents 3828 # Number of times the IQ has become full, causing a stall
539system.cpu.iew.iewLSQFullEvents 30448 # Number of times the LSQ has become full, causing a stall
540system.cpu.iew.memOrderViolationEvents 7115 # Number of memory order violations
541system.cpu.iew.predictedTakenIncorrect 3233466 # Number of branches that were predicted taken incorrectly
542system.cpu.iew.predictedNotTakenIncorrect 3245683 # Number of branches that were predicted not taken incorrectly
543system.cpu.iew.branchMispredicts 6479149 # Number of branch mispredicts detected at execute
544system.cpu.iew.iewExecutedInsts 207525838 # Number of executed instructions
545system.cpu.iew.iewExecLoadInsts 30720478 # Number of load instructions executed
546system.cpu.iew.iewExecSquashedInsts 7381817 # Number of squashed instructions skipped in execute
547system.cpu.iew.exec_swp 0 # number of swp insts executed
548system.cpu.iew.exec_nop 15970 # number of nop insts executed
549system.cpu.iew.exec_refs 43862877 # number of memory reference insts executed
550system.cpu.iew.exec_branches 44936358 # Number of branches executed
551system.cpu.iew.exec_stores 13142399 # Number of stores executed
552system.cpu.iew.exec_rate 1.221373 # Inst execution rate
553system.cpu.iew.wb_sent 206743657 # cumulative count of insts sent to commit
554system.cpu.iew.wb_count 206408523 # cumulative count of insts written-back
555system.cpu.iew.wb_producers 129467920 # num instructions producing a value
556system.cpu.iew.wb_consumers 221670950 # num instructions consuming a value
557system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
558system.cpu.iew.wb_rate 1.214798 # insts written-back per cycle
559system.cpu.iew.wb_fanout 0.584055 # average fanout of values written-back
560system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
561system.cpu.commit.commitSquashedInsts 69532618 # The number of squashed insts skipped by commit
562system.cpu.commit.commitNonSpecStalls 45216 # The number of times commit has been forced to stall to communicate backwards
563system.cpu.commit.branchMispredicts 5840334 # The number of times a branch was mispredicted
564system.cpu.commit.committed_per_cycle::samples 158431709 # Number of insts commited each cycle
565system.cpu.commit.committed_per_cycle::mean 1.146553 # Number of insts commited each cycle
566system.cpu.commit.committed_per_cycle::stdev 1.646732 # Number of insts commited each cycle
567system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
568system.cpu.commit.committed_per_cycle::0 73650115 46.49% 46.49% # Number of insts commited each cycle
569system.cpu.commit.committed_per_cycle::1 41279051 26.05% 72.54% # Number of insts commited each cycle
570system.cpu.commit.committed_per_cycle::2 22553954 14.24% 86.78% # Number of insts commited each cycle
571system.cpu.commit.committed_per_cycle::3 9627262 6.08% 92.85% # Number of insts commited each cycle
572system.cpu.commit.committed_per_cycle::4 3547678 2.24% 95.09% # Number of insts commited each cycle
573system.cpu.commit.committed_per_cycle::5 2148088 1.36% 96.45% # Number of insts commited each cycle
574system.cpu.commit.committed_per_cycle::6 1282361 0.81% 97.26% # Number of insts commited each cycle
575system.cpu.commit.committed_per_cycle::7 989322 0.62% 97.88% # Number of insts commited each cycle
576system.cpu.commit.committed_per_cycle::8 3353878 2.12% 100.00% # Number of insts commited each cycle
577system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
578system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
579system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
580system.cpu.commit.committed_per_cycle::total 158431709 # Number of insts commited each cycle
581system.cpu.commit.committedInsts 172317409 # Number of instructions committed
582system.cpu.commit.committedOps 181650341 # Number of ops (including micro ops) committed
583system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
584system.cpu.commit.refs 40540778 # Number of memory references committed
585system.cpu.commit.loads 27896144 # Number of loads committed
586system.cpu.commit.membars 22408 # Number of memory barriers committed
587system.cpu.commit.branches 40300311 # Number of branches committed
588system.cpu.commit.fp_insts 1752310 # Number of committed floating point instructions.

--- 29 unchanged lines hidden (view full) ---

618system.cpu.commit.op_class_0::SimdFloatMult 200806 0.11% 77.64% # Class of committed instruction
619system.cpu.commit.op_class_0::SimdFloatMultAcc 71617 0.04% 77.68% # Class of committed instruction
620system.cpu.commit.op_class_0::SimdFloatSqrt 318 0.00% 77.68% # Class of committed instruction
621system.cpu.commit.op_class_0::MemRead 27896144 15.36% 93.04% # Class of committed instruction
622system.cpu.commit.op_class_0::MemWrite 12644634 6.96% 100.00% # Class of committed instruction
623system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
624system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
625system.cpu.commit.op_class_0::total 181650341 # Class of committed instruction
626system.cpu.commit.bw_lim_events 3353878 # number cycles where commit BW limit reached
627system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
628system.cpu.rob.rob_reads 406255589 # The number of ROB reads
629system.cpu.rob.rob_writes 513821131 # The number of ROB writes
630system.cpu.timesIdled 2630 # Number of times that the entire CPU went into an idle state and unscheduled itself
631system.cpu.idleCycles 38922 # Total number of cycles that the CPU has spent unscheduled due to idling
632system.cpu.committedInsts 172303021 # Number of Instructions Simulated
633system.cpu.committedOps 181635953 # Number of Ops (including micro ops) Simulated
634system.cpu.cpi 0.986122 # CPI: Cycles Per Instruction
635system.cpu.cpi_total 0.986122 # CPI: Total CPI of All Threads
636system.cpu.ipc 1.014073 # IPC: Instructions Per Cycle
637system.cpu.ipc_total 1.014073 # IPC: Total IPC of All Threads
638system.cpu.int_regfile_reads 218958563 # number of integer regfile reads
639system.cpu.int_regfile_writes 114511116 # number of integer regfile writes
640system.cpu.fp_regfile_reads 2904510 # number of floating regfile reads
641system.cpu.fp_regfile_writes 2441819 # number of floating regfile writes
642system.cpu.cc_regfile_reads 709580018 # number of cc regfile reads
643system.cpu.cc_regfile_writes 229533397 # number of cc regfile writes
644system.cpu.misc_regfile_reads 59318521 # number of misc regfile reads
645system.cpu.misc_regfile_writes 820036 # number of misc regfile writes
646system.cpu.toL2Bus.trans_dist::ReadReq 119664 # Transaction distribution
647system.cpu.toL2Bus.trans_dist::ReadResp 119664 # Transaction distribution
648system.cpu.toL2Bus.trans_dist::Writeback 64873 # Transaction distribution
649system.cpu.toL2Bus.trans_dist::HardPFReq 7801 # Transaction distribution
650system.cpu.toL2Bus.trans_dist::ReadExReq 8632 # Transaction distribution
651system.cpu.toL2Bus.trans_dist::ReadExResp 8632 # Transaction distribution
652system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 109774 # Packet count per connected master and slave (bytes)
653system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 211691 # Packet count per connected master and slave (bytes)
654system.cpu.toL2Bus.pkt_count::total 321465 # Packet count per connected master and slave (bytes)
655system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 3512768 # Cumulative packet size per connected master and slave (bytes)
656system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 8850048 # Cumulative packet size per connected master and slave (bytes)
657system.cpu.toL2Bus.pkt_size::total 12362816 # Cumulative packet size per connected master and slave (bytes)
658system.cpu.toL2Bus.snoops 7801 # Total snoops (count)
659system.cpu.toL2Bus.snoop_fanout::samples 200978 # Request fanout histogram
660system.cpu.toL2Bus.snoop_fanout::mean 5.038815 # Request fanout histogram
661system.cpu.toL2Bus.snoop_fanout::stdev 0.193155 # Request fanout histogram
662system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
663system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
664system.cpu.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram
665system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram
666system.cpu.toL2Bus.snoop_fanout::3 0 0.00% 0.00% # Request fanout histogram
667system.cpu.toL2Bus.snoop_fanout::4 0 0.00% 0.00% # Request fanout histogram
668system.cpu.toL2Bus.snoop_fanout::5 193177 96.12% 96.12% # Request fanout histogram
669system.cpu.toL2Bus.snoop_fanout::6 7801 3.88% 100.00% # Request fanout histogram
670system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
671system.cpu.toL2Bus.snoop_fanout::min_value 5 # Request fanout histogram
672system.cpu.toL2Bus.snoop_fanout::max_value 6 # Request fanout histogram
673system.cpu.toL2Bus.snoop_fanout::total 200978 # Request fanout histogram
674system.cpu.toL2Bus.reqLayer0.occupancy 161464494 # Layer occupancy (ticks)
675system.cpu.toL2Bus.reqLayer0.utilization 0.2 # Layer utilization (%)
676system.cpu.toL2Bus.respLayer0.occupancy 82370974 # Layer occupancy (ticks)
677system.cpu.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%)
678system.cpu.toL2Bus.respLayer1.occupancy 110177995 # Layer occupancy (ticks)
679system.cpu.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%)
680system.cpu.icache.tags.replacements 54375 # number of replacements
681system.cpu.icache.tags.tagsinuse 510.661166 # Cycle average of tags in use
682system.cpu.icache.tags.total_refs 78896017 # Total number of references to valid blocks.
683system.cpu.icache.tags.sampled_refs 54887 # Sample count of references to valid blocks.
684system.cpu.icache.tags.avg_refs 1437.426294 # Average number of references to valid blocks.
685system.cpu.icache.tags.warmup_cycle 84218922500 # Cycle when the warmup percentage was hit.
686system.cpu.icache.tags.occ_blocks::cpu.inst 510.661166 # Average occupied blocks per requestor
687system.cpu.icache.tags.occ_percent::cpu.inst 0.997385 # Average percentage of cache occupancy
688system.cpu.icache.tags.occ_percent::total 0.997385 # Average percentage of cache occupancy
689system.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
690system.cpu.icache.tags.age_task_id_blocks_1024::0 83 # Occupied blocks per task id
691system.cpu.icache.tags.age_task_id_blocks_1024::1 127 # Occupied blocks per task id
692system.cpu.icache.tags.age_task_id_blocks_1024::2 251 # Occupied blocks per task id
693system.cpu.icache.tags.age_task_id_blocks_1024::3 3 # Occupied blocks per task id
694system.cpu.icache.tags.age_task_id_blocks_1024::4 48 # Occupied blocks per task id
695system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
696system.cpu.icache.tags.tag_accesses 157960533 # Number of tag accesses
697system.cpu.icache.tags.data_accesses 157960533 # Number of data accesses
698system.cpu.icache.ReadReq_hits::cpu.inst 78896017 # number of ReadReq hits
699system.cpu.icache.ReadReq_hits::total 78896017 # number of ReadReq hits
700system.cpu.icache.demand_hits::cpu.inst 78896017 # number of demand (read+write) hits
701system.cpu.icache.demand_hits::total 78896017 # number of demand (read+write) hits
702system.cpu.icache.overall_hits::cpu.inst 78896017 # number of overall hits
703system.cpu.icache.overall_hits::total 78896017 # number of overall hits
704system.cpu.icache.ReadReq_misses::cpu.inst 56806 # number of ReadReq misses
705system.cpu.icache.ReadReq_misses::total 56806 # number of ReadReq misses
706system.cpu.icache.demand_misses::cpu.inst 56806 # number of demand (read+write) misses
707system.cpu.icache.demand_misses::total 56806 # number of demand (read+write) misses
708system.cpu.icache.overall_misses::cpu.inst 56806 # number of overall misses
709system.cpu.icache.overall_misses::total 56806 # number of overall misses
710system.cpu.icache.ReadReq_miss_latency::cpu.inst 474677200 # number of ReadReq miss cycles
711system.cpu.icache.ReadReq_miss_latency::total 474677200 # number of ReadReq miss cycles
712system.cpu.icache.demand_miss_latency::cpu.inst 474677200 # number of demand (read+write) miss cycles
713system.cpu.icache.demand_miss_latency::total 474677200 # number of demand (read+write) miss cycles
714system.cpu.icache.overall_miss_latency::cpu.inst 474677200 # number of overall miss cycles
715system.cpu.icache.overall_miss_latency::total 474677200 # number of overall miss cycles
716system.cpu.icache.ReadReq_accesses::cpu.inst 78952823 # number of ReadReq accesses(hits+misses)
717system.cpu.icache.ReadReq_accesses::total 78952823 # number of ReadReq accesses(hits+misses)
718system.cpu.icache.demand_accesses::cpu.inst 78952823 # number of demand (read+write) accesses
719system.cpu.icache.demand_accesses::total 78952823 # number of demand (read+write) accesses
720system.cpu.icache.overall_accesses::cpu.inst 78952823 # number of overall (read+write) accesses
721system.cpu.icache.overall_accesses::total 78952823 # number of overall (read+write) accesses
722system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000719 # miss rate for ReadReq accesses
723system.cpu.icache.ReadReq_miss_rate::total 0.000719 # miss rate for ReadReq accesses
724system.cpu.icache.demand_miss_rate::cpu.inst 0.000719 # miss rate for demand accesses
725system.cpu.icache.demand_miss_rate::total 0.000719 # miss rate for demand accesses
726system.cpu.icache.overall_miss_rate::cpu.inst 0.000719 # miss rate for overall accesses
727system.cpu.icache.overall_miss_rate::total 0.000719 # miss rate for overall accesses
728system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 8356.110270 # average ReadReq miss latency
729system.cpu.icache.ReadReq_avg_miss_latency::total 8356.110270 # average ReadReq miss latency
730system.cpu.icache.demand_avg_miss_latency::cpu.inst 8356.110270 # average overall miss latency
731system.cpu.icache.demand_avg_miss_latency::total 8356.110270 # average overall miss latency
732system.cpu.icache.overall_avg_miss_latency::cpu.inst 8356.110270 # average overall miss latency
733system.cpu.icache.overall_avg_miss_latency::total 8356.110270 # average overall miss latency
734system.cpu.icache.blocked_cycles::no_mshrs 16306 # number of cycles access was blocked
735system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
736system.cpu.icache.blocked::no_mshrs 2267 # number of cycles access was blocked
737system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
738system.cpu.icache.avg_blocked_cycles::no_mshrs 7.192766 # average number of cycles each access was blocked
739system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
740system.cpu.icache.fast_writes 0 # number of fast writes performed
741system.cpu.icache.cache_copies 0 # number of cache copies performed
742system.cpu.icache.ReadReq_mshr_hits::cpu.inst 1919 # number of ReadReq MSHR hits
743system.cpu.icache.ReadReq_mshr_hits::total 1919 # number of ReadReq MSHR hits
744system.cpu.icache.demand_mshr_hits::cpu.inst 1919 # number of demand (read+write) MSHR hits
745system.cpu.icache.demand_mshr_hits::total 1919 # number of demand (read+write) MSHR hits
746system.cpu.icache.overall_mshr_hits::cpu.inst 1919 # number of overall MSHR hits
747system.cpu.icache.overall_mshr_hits::total 1919 # number of overall MSHR hits
748system.cpu.icache.ReadReq_mshr_misses::cpu.inst 54887 # number of ReadReq MSHR misses
749system.cpu.icache.ReadReq_mshr_misses::total 54887 # number of ReadReq MSHR misses
750system.cpu.icache.demand_mshr_misses::cpu.inst 54887 # number of demand (read+write) MSHR misses
751system.cpu.icache.demand_mshr_misses::total 54887 # number of demand (read+write) MSHR misses
752system.cpu.icache.overall_mshr_misses::cpu.inst 54887 # number of overall MSHR misses
753system.cpu.icache.overall_mshr_misses::total 54887 # number of overall MSHR misses
754system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 380604754 # number of ReadReq MSHR miss cycles
755system.cpu.icache.ReadReq_mshr_miss_latency::total 380604754 # number of ReadReq MSHR miss cycles
756system.cpu.icache.demand_mshr_miss_latency::cpu.inst 380604754 # number of demand (read+write) MSHR miss cycles
757system.cpu.icache.demand_mshr_miss_latency::total 380604754 # number of demand (read+write) MSHR miss cycles
758system.cpu.icache.overall_mshr_miss_latency::cpu.inst 380604754 # number of overall MSHR miss cycles
759system.cpu.icache.overall_mshr_miss_latency::total 380604754 # number of overall MSHR miss cycles
760system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000695 # mshr miss rate for ReadReq accesses
761system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000695 # mshr miss rate for ReadReq accesses
762system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000695 # mshr miss rate for demand accesses
763system.cpu.icache.demand_mshr_miss_rate::total 0.000695 # mshr miss rate for demand accesses
764system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000695 # mshr miss rate for overall accesses
765system.cpu.icache.overall_mshr_miss_rate::total 0.000695 # mshr miss rate for overall accesses
766system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 6934.333339 # average ReadReq mshr miss latency
767system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 6934.333339 # average ReadReq mshr miss latency
768system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 6934.333339 # average overall mshr miss latency
769system.cpu.icache.demand_avg_mshr_miss_latency::total 6934.333339 # average overall mshr miss latency
770system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 6934.333339 # average overall mshr miss latency
771system.cpu.icache.overall_avg_mshr_miss_latency::total 6934.333339 # average overall mshr miss latency
772system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
773system.cpu.l2cache.prefetcher.prefetcher.num_hwpf_identified 435044 # number of hwpf identified
774system.cpu.l2cache.prefetcher.prefetcher.num_hwpf_already_in_mshr 3068 # number of hwpf that were already in mshr
775system.cpu.l2cache.prefetcher.prefetcher.num_hwpf_already_in_cache 422406 # number of hwpf that were already in the cache
776system.cpu.l2cache.prefetcher.prefetcher.num_hwpf_already_in_prefetcher 3291 # number of hwpf that were already in the prefetch queue
777system.cpu.l2cache.prefetcher.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
778system.cpu.l2cache.prefetcher.prefetcher.num_hwpf_removed_MSHR_hit 894 # number of hwpf removed because MSHR allocated
779system.cpu.l2cache.prefetcher.prefetcher.num_hwpf_issued 5385 # number of hwpf issued
780system.cpu.l2cache.prefetcher.prefetcher.num_hwpf_span_page 26500 # number of hwpf spanning a virtual page
781system.cpu.l2cache.prefetcher.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
782system.cpu.l2cache.tags.replacements 0 # number of replacements
783system.cpu.l2cache.tags.tagsinuse 3680.652694 # Cycle average of tags in use
784system.cpu.l2cache.tags.total_refs 181097 # Total number of references to valid blocks.
785system.cpu.l2cache.tags.sampled_refs 4769 # Sample count of references to valid blocks.
786system.cpu.l2cache.tags.avg_refs 37.973789 # Average number of references to valid blocks.
787system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
788system.cpu.l2cache.tags.occ_blocks::writebacks 700.245747 # Average occupied blocks per requestor
789system.cpu.l2cache.tags.occ_blocks::cpu.inst 217.753448 # Average occupied blocks per requestor
790system.cpu.l2cache.tags.occ_blocks::cpu.data 276.465568 # Average occupied blocks per requestor
791system.cpu.l2cache.tags.occ_blocks::cpu.l2cache.prefetcher 2486.187931 # Average occupied blocks per requestor
792system.cpu.l2cache.tags.occ_percent::writebacks 0.042740 # Average percentage of cache occupancy
793system.cpu.l2cache.tags.occ_percent::cpu.inst 0.013291 # Average percentage of cache occupancy
794system.cpu.l2cache.tags.occ_percent::cpu.data 0.016874 # Average percentage of cache occupancy
795system.cpu.l2cache.tags.occ_percent::cpu.l2cache.prefetcher 0.151745 # Average percentage of cache occupancy
796system.cpu.l2cache.tags.occ_percent::total 0.224649 # Average percentage of cache occupancy
797system.cpu.l2cache.tags.occ_task_id_blocks::1022 3319 # Occupied blocks per task id
798system.cpu.l2cache.tags.occ_task_id_blocks::1024 1450 # Occupied blocks per task id
799system.cpu.l2cache.tags.age_task_id_blocks_1022::0 45 # Occupied blocks per task id
800system.cpu.l2cache.tags.age_task_id_blocks_1022::1 109 # Occupied blocks per task id
801system.cpu.l2cache.tags.age_task_id_blocks_1022::2 648 # Occupied blocks per task id
802system.cpu.l2cache.tags.age_task_id_blocks_1022::3 26 # Occupied blocks per task id
803system.cpu.l2cache.tags.age_task_id_blocks_1022::4 2491 # Occupied blocks per task id
804system.cpu.l2cache.tags.age_task_id_blocks_1024::0 47 # Occupied blocks per task id
805system.cpu.l2cache.tags.age_task_id_blocks_1024::1 122 # Occupied blocks per task id
806system.cpu.l2cache.tags.age_task_id_blocks_1024::2 280 # Occupied blocks per task id
807system.cpu.l2cache.tags.age_task_id_blocks_1024::3 14 # Occupied blocks per task id
808system.cpu.l2cache.tags.age_task_id_blocks_1024::4 987 # Occupied blocks per task id
809system.cpu.l2cache.tags.occ_task_id_percent::1022 0.202576 # Percentage of cache occupancy per task id
810system.cpu.l2cache.tags.occ_task_id_percent::1024 0.088501 # Percentage of cache occupancy per task id
811system.cpu.l2cache.tags.tag_accesses 3104105 # Number of tag accesses
812system.cpu.l2cache.tags.data_accesses 3104105 # Number of data accesses
813system.cpu.l2cache.ReadReq_hits::cpu.inst 54552 # number of ReadReq hits
814system.cpu.l2cache.ReadReq_hits::cpu.data 64413 # number of ReadReq hits
815system.cpu.l2cache.ReadReq_hits::total 118965 # number of ReadReq hits
816system.cpu.l2cache.Writeback_hits::writebacks 64873 # number of Writeback hits
817system.cpu.l2cache.Writeback_hits::total 64873 # number of Writeback hits
818system.cpu.l2cache.ReadExReq_hits::cpu.data 8421 # number of ReadExReq hits
819system.cpu.l2cache.ReadExReq_hits::total 8421 # number of ReadExReq hits
820system.cpu.l2cache.demand_hits::cpu.inst 54552 # number of demand (read+write) hits
821system.cpu.l2cache.demand_hits::cpu.data 72834 # number of demand (read+write) hits
822system.cpu.l2cache.demand_hits::total 127386 # number of demand (read+write) hits
823system.cpu.l2cache.overall_hits::cpu.inst 54552 # number of overall hits
824system.cpu.l2cache.overall_hits::cpu.data 72834 # number of overall hits
825system.cpu.l2cache.overall_hits::total 127386 # number of overall hits
826system.cpu.l2cache.ReadReq_misses::cpu.inst 335 # number of ReadReq misses
827system.cpu.l2cache.ReadReq_misses::cpu.data 364 # number of ReadReq misses
828system.cpu.l2cache.ReadReq_misses::total 699 # number of ReadReq misses
829system.cpu.l2cache.ReadExReq_misses::cpu.data 211 # number of ReadExReq misses
830system.cpu.l2cache.ReadExReq_misses::total 211 # number of ReadExReq misses
831system.cpu.l2cache.demand_misses::cpu.inst 335 # number of demand (read+write) misses
832system.cpu.l2cache.demand_misses::cpu.data 575 # number of demand (read+write) misses
833system.cpu.l2cache.demand_misses::total 910 # number of demand (read+write) misses
834system.cpu.l2cache.overall_misses::cpu.inst 335 # number of overall misses
835system.cpu.l2cache.overall_misses::cpu.data 575 # number of overall misses
836system.cpu.l2cache.overall_misses::total 910 # number of overall misses
837system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 24852997 # number of ReadReq miss cycles
838system.cpu.l2cache.ReadReq_miss_latency::cpu.data 26184000 # number of ReadReq miss cycles
839system.cpu.l2cache.ReadReq_miss_latency::total 51036997 # number of ReadReq miss cycles
840system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 15318999 # number of ReadExReq miss cycles
841system.cpu.l2cache.ReadExReq_miss_latency::total 15318999 # number of ReadExReq miss cycles
842system.cpu.l2cache.demand_miss_latency::cpu.inst 24852997 # number of demand (read+write) miss cycles
843system.cpu.l2cache.demand_miss_latency::cpu.data 41502999 # number of demand (read+write) miss cycles
844system.cpu.l2cache.demand_miss_latency::total 66355996 # number of demand (read+write) miss cycles
845system.cpu.l2cache.overall_miss_latency::cpu.inst 24852997 # number of overall miss cycles
846system.cpu.l2cache.overall_miss_latency::cpu.data 41502999 # number of overall miss cycles
847system.cpu.l2cache.overall_miss_latency::total 66355996 # number of overall miss cycles
848system.cpu.l2cache.ReadReq_accesses::cpu.inst 54887 # number of ReadReq accesses(hits+misses)
849system.cpu.l2cache.ReadReq_accesses::cpu.data 64777 # number of ReadReq accesses(hits+misses)
850system.cpu.l2cache.ReadReq_accesses::total 119664 # number of ReadReq accesses(hits+misses)
851system.cpu.l2cache.Writeback_accesses::writebacks 64873 # number of Writeback accesses(hits+misses)
852system.cpu.l2cache.Writeback_accesses::total 64873 # number of Writeback accesses(hits+misses)
853system.cpu.l2cache.ReadExReq_accesses::cpu.data 8632 # number of ReadExReq accesses(hits+misses)
854system.cpu.l2cache.ReadExReq_accesses::total 8632 # number of ReadExReq accesses(hits+misses)
855system.cpu.l2cache.demand_accesses::cpu.inst 54887 # number of demand (read+write) accesses
856system.cpu.l2cache.demand_accesses::cpu.data 73409 # number of demand (read+write) accesses
857system.cpu.l2cache.demand_accesses::total 128296 # number of demand (read+write) accesses
858system.cpu.l2cache.overall_accesses::cpu.inst 54887 # number of overall (read+write) accesses
859system.cpu.l2cache.overall_accesses::cpu.data 73409 # number of overall (read+write) accesses
860system.cpu.l2cache.overall_accesses::total 128296 # number of overall (read+write) accesses
861system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.006103 # miss rate for ReadReq accesses
862system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.005619 # miss rate for ReadReq accesses
863system.cpu.l2cache.ReadReq_miss_rate::total 0.005841 # miss rate for ReadReq accesses
864system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.024444 # miss rate for ReadExReq accesses
865system.cpu.l2cache.ReadExReq_miss_rate::total 0.024444 # miss rate for ReadExReq accesses
866system.cpu.l2cache.demand_miss_rate::cpu.inst 0.006103 # miss rate for demand accesses
867system.cpu.l2cache.demand_miss_rate::cpu.data 0.007833 # miss rate for demand accesses
868system.cpu.l2cache.demand_miss_rate::total 0.007093 # miss rate for demand accesses
869system.cpu.l2cache.overall_miss_rate::cpu.inst 0.006103 # miss rate for overall accesses
870system.cpu.l2cache.overall_miss_rate::cpu.data 0.007833 # miss rate for overall accesses
871system.cpu.l2cache.overall_miss_rate::total 0.007093 # miss rate for overall accesses
872system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 74188.050746 # average ReadReq miss latency
873system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 71934.065934 # average ReadReq miss latency
874system.cpu.l2cache.ReadReq_avg_miss_latency::total 73014.301860 # average ReadReq miss latency
875system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 72601.890995 # average ReadExReq miss latency
876system.cpu.l2cache.ReadExReq_avg_miss_latency::total 72601.890995 # average ReadExReq miss latency
877system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74188.050746 # average overall miss latency
878system.cpu.l2cache.demand_avg_miss_latency::cpu.data 72179.128696 # average overall miss latency
879system.cpu.l2cache.demand_avg_miss_latency::total 72918.676923 # average overall miss latency
880system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74188.050746 # average overall miss latency
881system.cpu.l2cache.overall_avg_miss_latency::cpu.data 72179.128696 # average overall miss latency
882system.cpu.l2cache.overall_avg_miss_latency::total 72918.676923 # average overall miss latency
883system.cpu.l2cache.blocked_cycles::no_mshrs 2973 # number of cycles access was blocked
884system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
885system.cpu.l2cache.blocked::no_mshrs 134 # number of cycles access was blocked
886system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
887system.cpu.l2cache.avg_blocked_cycles::no_mshrs 22.186567 # average number of cycles each access was blocked
888system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
889system.cpu.l2cache.fast_writes 0 # number of fast writes performed
890system.cpu.l2cache.cache_copies 0 # number of cache copies performed
891system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 50 # number of ReadReq MSHR hits
892system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 23 # number of ReadReq MSHR hits
893system.cpu.l2cache.ReadReq_mshr_hits::total 73 # number of ReadReq MSHR hits
894system.cpu.l2cache.demand_mshr_hits::cpu.inst 50 # number of demand (read+write) MSHR hits
895system.cpu.l2cache.demand_mshr_hits::cpu.data 23 # number of demand (read+write) MSHR hits
896system.cpu.l2cache.demand_mshr_hits::total 73 # number of demand (read+write) MSHR hits
897system.cpu.l2cache.overall_mshr_hits::cpu.inst 50 # number of overall MSHR hits
898system.cpu.l2cache.overall_mshr_hits::cpu.data 23 # number of overall MSHR hits
899system.cpu.l2cache.overall_mshr_hits::total 73 # number of overall MSHR hits
900system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 285 # number of ReadReq MSHR misses
901system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 341 # number of ReadReq MSHR misses
902system.cpu.l2cache.ReadReq_mshr_misses::total 626 # number of ReadReq MSHR misses
903system.cpu.l2cache.HardPFReq_mshr_misses::cpu.l2cache.prefetcher 5385 # number of HardPFReq MSHR misses
904system.cpu.l2cache.HardPFReq_mshr_misses::total 5385 # number of HardPFReq MSHR misses
905system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 211 # number of ReadExReq MSHR misses
906system.cpu.l2cache.ReadExReq_mshr_misses::total 211 # number of ReadExReq MSHR misses
907system.cpu.l2cache.demand_mshr_misses::cpu.inst 285 # number of demand (read+write) MSHR misses
908system.cpu.l2cache.demand_mshr_misses::cpu.data 552 # number of demand (read+write) MSHR misses
909system.cpu.l2cache.demand_mshr_misses::total 837 # number of demand (read+write) MSHR misses
910system.cpu.l2cache.overall_mshr_misses::cpu.inst 285 # number of overall MSHR misses
911system.cpu.l2cache.overall_mshr_misses::cpu.data 552 # number of overall MSHR misses
912system.cpu.l2cache.overall_mshr_misses::cpu.l2cache.prefetcher 5385 # number of overall MSHR misses
913system.cpu.l2cache.overall_mshr_misses::total 6222 # number of overall MSHR misses
914system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 20480998 # number of ReadReq MSHR miss cycles
915system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 22050750 # number of ReadReq MSHR miss cycles
916system.cpu.l2cache.ReadReq_mshr_miss_latency::total 42531748 # number of ReadReq MSHR miss cycles
917system.cpu.l2cache.HardPFReq_mshr_miss_latency::cpu.l2cache.prefetcher 326822301 # number of HardPFReq MSHR miss cycles
918system.cpu.l2cache.HardPFReq_mshr_miss_latency::total 326822301 # number of HardPFReq MSHR miss cycles
919system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 13544999 # number of ReadExReq MSHR miss cycles
920system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 13544999 # number of ReadExReq MSHR miss cycles
921system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 20480998 # number of demand (read+write) MSHR miss cycles
922system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 35595749 # number of demand (read+write) MSHR miss cycles
923system.cpu.l2cache.demand_mshr_miss_latency::total 56076747 # number of demand (read+write) MSHR miss cycles
924system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 20480998 # number of overall MSHR miss cycles
925system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 35595749 # number of overall MSHR miss cycles
926system.cpu.l2cache.overall_mshr_miss_latency::cpu.l2cache.prefetcher 326822301 # number of overall MSHR miss cycles
927system.cpu.l2cache.overall_mshr_miss_latency::total 382899048 # number of overall MSHR miss cycles
928system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.005192 # mshr miss rate for ReadReq accesses
929system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.005264 # mshr miss rate for ReadReq accesses
930system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.005231 # mshr miss rate for ReadReq accesses
931system.cpu.l2cache.HardPFReq_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses
932system.cpu.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses
933system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.024444 # mshr miss rate for ReadExReq accesses
934system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.024444 # mshr miss rate for ReadExReq accesses
935system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.005192 # mshr miss rate for demand accesses
936system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.007520 # mshr miss rate for demand accesses
937system.cpu.l2cache.demand_mshr_miss_rate::total 0.006524 # mshr miss rate for demand accesses
938system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.005192 # mshr miss rate for overall accesses
939system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.007520 # mshr miss rate for overall accesses
940system.cpu.l2cache.overall_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for overall accesses
941system.cpu.l2cache.overall_mshr_miss_rate::total 0.048497 # mshr miss rate for overall accesses
942system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 71863.150877 # average ReadReq mshr miss latency
943system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 64664.956012 # average ReadReq mshr miss latency
944system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 67942.089457 # average ReadReq mshr miss latency
945system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::cpu.l2cache.prefetcher 60691.235097 # average HardPFReq mshr miss latency
946system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 60691.235097 # average HardPFReq mshr miss latency
947system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 64194.308057 # average ReadExReq mshr miss latency
948system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 64194.308057 # average ReadExReq mshr miss latency
949system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 71863.150877 # average overall mshr miss latency
950system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 64485.052536 # average overall mshr miss latency
951system.cpu.l2cache.demand_avg_mshr_miss_latency::total 66997.308244 # average overall mshr miss latency
952system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 71863.150877 # average overall mshr miss latency
953system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 64485.052536 # average overall mshr miss latency
954system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.l2cache.prefetcher 60691.235097 # average overall mshr miss latency
955system.cpu.l2cache.overall_avg_mshr_miss_latency::total 61539.544841 # average overall mshr miss latency
956system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
957system.cpu.dcache.tags.replacements 72897 # number of replacements
958system.cpu.dcache.tags.tagsinuse 511.503812 # Cycle average of tags in use
959system.cpu.dcache.tags.total_refs 41115488 # Total number of references to valid blocks.
960system.cpu.dcache.tags.sampled_refs 73409 # Sample count of references to valid blocks.
961system.cpu.dcache.tags.avg_refs 560.087837 # Average number of references to valid blocks.
962system.cpu.dcache.tags.warmup_cycle 471699000 # Cycle when the warmup percentage was hit.
963system.cpu.dcache.tags.occ_blocks::cpu.data 511.503812 # Average occupied blocks per requestor
964system.cpu.dcache.tags.occ_percent::cpu.data 0.999031 # Average percentage of cache occupancy
965system.cpu.dcache.tags.occ_percent::total 0.999031 # Average percentage of cache occupancy
966system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
967system.cpu.dcache.tags.age_task_id_blocks_1024::0 59 # Occupied blocks per task id
968system.cpu.dcache.tags.age_task_id_blocks_1024::1 169 # Occupied blocks per task id
969system.cpu.dcache.tags.age_task_id_blocks_1024::2 220 # Occupied blocks per task id
970system.cpu.dcache.tags.age_task_id_blocks_1024::3 42 # Occupied blocks per task id
971system.cpu.dcache.tags.age_task_id_blocks_1024::4 22 # Occupied blocks per task id
972system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
973system.cpu.dcache.tags.tag_accesses 82528199 # Number of tag accesses
974system.cpu.dcache.tags.data_accesses 82528199 # Number of data accesses
975system.cpu.dcache.ReadReq_hits::cpu.data 28728737 # number of ReadReq hits
976system.cpu.dcache.ReadReq_hits::total 28728737 # number of ReadReq hits
977system.cpu.dcache.WriteReq_hits::cpu.data 12341838 # number of WriteReq hits
978system.cpu.dcache.WriteReq_hits::total 12341838 # number of WriteReq hits
979system.cpu.dcache.SoftPFReq_hits::cpu.data 361 # number of SoftPFReq hits
980system.cpu.dcache.SoftPFReq_hits::total 361 # number of SoftPFReq hits
981system.cpu.dcache.LoadLockedReq_hits::cpu.data 22145 # number of LoadLockedReq hits
982system.cpu.dcache.LoadLockedReq_hits::total 22145 # number of LoadLockedReq hits
983system.cpu.dcache.StoreCondReq_hits::cpu.data 22407 # number of StoreCondReq hits
984system.cpu.dcache.StoreCondReq_hits::total 22407 # number of StoreCondReq hits
985system.cpu.dcache.demand_hits::cpu.data 41070575 # number of demand (read+write) hits
986system.cpu.dcache.demand_hits::total 41070575 # number of demand (read+write) hits
987system.cpu.dcache.overall_hits::cpu.data 41070936 # number of overall hits
988system.cpu.dcache.overall_hits::total 41070936 # number of overall hits
989system.cpu.dcache.ReadReq_misses::cpu.data 89075 # number of ReadReq misses
990system.cpu.dcache.ReadReq_misses::total 89075 # number of ReadReq misses
991system.cpu.dcache.WriteReq_misses::cpu.data 22449 # number of WriteReq misses
992system.cpu.dcache.WriteReq_misses::total 22449 # number of WriteReq misses
993system.cpu.dcache.SoftPFReq_misses::cpu.data 121 # number of SoftPFReq misses
994system.cpu.dcache.SoftPFReq_misses::total 121 # number of SoftPFReq misses
995system.cpu.dcache.LoadLockedReq_misses::cpu.data 262 # number of LoadLockedReq misses
996system.cpu.dcache.LoadLockedReq_misses::total 262 # number of LoadLockedReq misses
997system.cpu.dcache.demand_misses::cpu.data 111524 # number of demand (read+write) misses
998system.cpu.dcache.demand_misses::total 111524 # number of demand (read+write) misses
999system.cpu.dcache.overall_misses::cpu.data 111645 # number of overall misses
1000system.cpu.dcache.overall_misses::total 111645 # number of overall misses
1001system.cpu.dcache.ReadReq_miss_latency::cpu.data 824002993 # number of ReadReq miss cycles
1002system.cpu.dcache.ReadReq_miss_latency::total 824002993 # number of ReadReq miss cycles
1003system.cpu.dcache.WriteReq_miss_latency::cpu.data 221780748 # number of WriteReq miss cycles
1004system.cpu.dcache.WriteReq_miss_latency::total 221780748 # number of WriteReq miss cycles
1005system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 2327000 # number of LoadLockedReq miss cycles
1006system.cpu.dcache.LoadLockedReq_miss_latency::total 2327000 # number of LoadLockedReq miss cycles
1007system.cpu.dcache.demand_miss_latency::cpu.data 1045783741 # number of demand (read+write) miss cycles
1008system.cpu.dcache.demand_miss_latency::total 1045783741 # number of demand (read+write) miss cycles
1009system.cpu.dcache.overall_miss_latency::cpu.data 1045783741 # number of overall miss cycles
1010system.cpu.dcache.overall_miss_latency::total 1045783741 # number of overall miss cycles
1011system.cpu.dcache.ReadReq_accesses::cpu.data 28817812 # number of ReadReq accesses(hits+misses)
1012system.cpu.dcache.ReadReq_accesses::total 28817812 # number of ReadReq accesses(hits+misses)
1013system.cpu.dcache.WriteReq_accesses::cpu.data 12364287 # number of WriteReq accesses(hits+misses)
1014system.cpu.dcache.WriteReq_accesses::total 12364287 # number of WriteReq accesses(hits+misses)
1015system.cpu.dcache.SoftPFReq_accesses::cpu.data 482 # number of SoftPFReq accesses(hits+misses)
1016system.cpu.dcache.SoftPFReq_accesses::total 482 # number of SoftPFReq accesses(hits+misses)
1017system.cpu.dcache.LoadLockedReq_accesses::cpu.data 22407 # number of LoadLockedReq accesses(hits+misses)
1018system.cpu.dcache.LoadLockedReq_accesses::total 22407 # number of LoadLockedReq accesses(hits+misses)
1019system.cpu.dcache.StoreCondReq_accesses::cpu.data 22407 # number of StoreCondReq accesses(hits+misses)
1020system.cpu.dcache.StoreCondReq_accesses::total 22407 # number of StoreCondReq accesses(hits+misses)
1021system.cpu.dcache.demand_accesses::cpu.data 41182099 # number of demand (read+write) accesses
1022system.cpu.dcache.demand_accesses::total 41182099 # number of demand (read+write) accesses
1023system.cpu.dcache.overall_accesses::cpu.data 41182581 # number of overall (read+write) accesses
1024system.cpu.dcache.overall_accesses::total 41182581 # number of overall (read+write) accesses
1025system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.003091 # miss rate for ReadReq accesses
1026system.cpu.dcache.ReadReq_miss_rate::total 0.003091 # miss rate for ReadReq accesses
1027system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.001816 # miss rate for WriteReq accesses
1028system.cpu.dcache.WriteReq_miss_rate::total 0.001816 # miss rate for WriteReq accesses
1029system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.251037 # miss rate for SoftPFReq accesses
1030system.cpu.dcache.SoftPFReq_miss_rate::total 0.251037 # miss rate for SoftPFReq accesses
1031system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.011693 # miss rate for LoadLockedReq accesses
1032system.cpu.dcache.LoadLockedReq_miss_rate::total 0.011693 # miss rate for LoadLockedReq accesses
1033system.cpu.dcache.demand_miss_rate::cpu.data 0.002708 # miss rate for demand accesses
1034system.cpu.dcache.demand_miss_rate::total 0.002708 # miss rate for demand accesses
1035system.cpu.dcache.overall_miss_rate::cpu.data 0.002711 # miss rate for overall accesses
1036system.cpu.dcache.overall_miss_rate::total 0.002711 # miss rate for overall accesses
1037system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 9250.665091 # average ReadReq miss latency
1038system.cpu.dcache.ReadReq_avg_miss_latency::total 9250.665091 # average ReadReq miss latency
1039system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 9879.315248 # average WriteReq miss latency
1040system.cpu.dcache.WriteReq_avg_miss_latency::total 9879.315248 # average WriteReq miss latency
1041system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 8881.679389 # average LoadLockedReq miss latency
1042system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 8881.679389 # average LoadLockedReq miss latency
1043system.cpu.dcache.demand_avg_miss_latency::cpu.data 9377.207964 # average overall miss latency
1044system.cpu.dcache.demand_avg_miss_latency::total 9377.207964 # average overall miss latency
1045system.cpu.dcache.overall_avg_miss_latency::cpu.data 9367.045018 # average overall miss latency
1046system.cpu.dcache.overall_avg_miss_latency::total 9367.045018 # average overall miss latency
1047system.cpu.dcache.blocked_cycles::no_mshrs 279 # number of cycles access was blocked
1048system.cpu.dcache.blocked_cycles::no_targets 7362 # number of cycles access was blocked
1049system.cpu.dcache.blocked::no_mshrs 3 # number of cycles access was blocked
1050system.cpu.dcache.blocked::no_targets 531 # number of cycles access was blocked
1051system.cpu.dcache.avg_blocked_cycles::no_mshrs 93 # average number of cycles each access was blocked
1052system.cpu.dcache.avg_blocked_cycles::no_targets 13.864407 # average number of cycles each access was blocked
1053system.cpu.dcache.fast_writes 0 # number of fast writes performed
1054system.cpu.dcache.cache_copies 0 # number of cache copies performed
1055system.cpu.dcache.writebacks::writebacks 64873 # number of writebacks
1056system.cpu.dcache.writebacks::total 64873 # number of writebacks
1057system.cpu.dcache.ReadReq_mshr_hits::cpu.data 24343 # number of ReadReq MSHR hits
1058system.cpu.dcache.ReadReq_mshr_hits::total 24343 # number of ReadReq MSHR hits
1059system.cpu.dcache.WriteReq_mshr_hits::cpu.data 13890 # number of WriteReq MSHR hits
1060system.cpu.dcache.WriteReq_mshr_hits::total 13890 # number of WriteReq MSHR hits
1061system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 262 # number of LoadLockedReq MSHR hits
1062system.cpu.dcache.LoadLockedReq_mshr_hits::total 262 # number of LoadLockedReq MSHR hits
1063system.cpu.dcache.demand_mshr_hits::cpu.data 38233 # number of demand (read+write) MSHR hits
1064system.cpu.dcache.demand_mshr_hits::total 38233 # number of demand (read+write) MSHR hits
1065system.cpu.dcache.overall_mshr_hits::cpu.data 38233 # number of overall MSHR hits
1066system.cpu.dcache.overall_mshr_hits::total 38233 # number of overall MSHR hits
1067system.cpu.dcache.ReadReq_mshr_misses::cpu.data 64732 # number of ReadReq MSHR misses
1068system.cpu.dcache.ReadReq_mshr_misses::total 64732 # number of ReadReq MSHR misses
1069system.cpu.dcache.WriteReq_mshr_misses::cpu.data 8559 # number of WriteReq MSHR misses
1070system.cpu.dcache.WriteReq_mshr_misses::total 8559 # number of WriteReq MSHR misses
1071system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 118 # number of SoftPFReq MSHR misses
1072system.cpu.dcache.SoftPFReq_mshr_misses::total 118 # number of SoftPFReq MSHR misses
1073system.cpu.dcache.demand_mshr_misses::cpu.data 73291 # number of demand (read+write) MSHR misses
1074system.cpu.dcache.demand_mshr_misses::total 73291 # number of demand (read+write) MSHR misses
1075system.cpu.dcache.overall_mshr_misses::cpu.data 73409 # number of overall MSHR misses
1076system.cpu.dcache.overall_mshr_misses::total 73409 # number of overall MSHR misses
1077system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 483955005 # number of ReadReq MSHR miss cycles
1078system.cpu.dcache.ReadReq_mshr_miss_latency::total 483955005 # number of ReadReq MSHR miss cycles
1079system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 74150498 # number of WriteReq MSHR miss cycles
1080system.cpu.dcache.WriteReq_mshr_miss_latency::total 74150498 # number of WriteReq MSHR miss cycles
1081system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 1036250 # number of SoftPFReq MSHR miss cycles
1082system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 1036250 # number of SoftPFReq MSHR miss cycles
1083system.cpu.dcache.demand_mshr_miss_latency::cpu.data 558105503 # number of demand (read+write) MSHR miss cycles
1084system.cpu.dcache.demand_mshr_miss_latency::total 558105503 # number of demand (read+write) MSHR miss cycles
1085system.cpu.dcache.overall_mshr_miss_latency::cpu.data 559141753 # number of overall MSHR miss cycles
1086system.cpu.dcache.overall_mshr_miss_latency::total 559141753 # number of overall MSHR miss cycles
1087system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002246 # mshr miss rate for ReadReq accesses
1088system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002246 # mshr miss rate for ReadReq accesses
1089system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000692 # mshr miss rate for WriteReq accesses
1090system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000692 # mshr miss rate for WriteReq accesses
1091system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.244813 # mshr miss rate for SoftPFReq accesses
1092system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.244813 # mshr miss rate for SoftPFReq accesses
1093system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.001780 # mshr miss rate for demand accesses
1094system.cpu.dcache.demand_mshr_miss_rate::total 0.001780 # mshr miss rate for demand accesses
1095system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.001783 # mshr miss rate for overall accesses
1096system.cpu.dcache.overall_mshr_miss_rate::total 0.001783 # mshr miss rate for overall accesses
1097system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 7476.286921 # average ReadReq mshr miss latency
1098system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 7476.286921 # average ReadReq mshr miss latency
1099system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 8663.453441 # average WriteReq mshr miss latency
1100system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 8663.453441 # average WriteReq mshr miss latency
1101system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 8781.779661 # average SoftPFReq mshr miss latency
1102system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 8781.779661 # average SoftPFReq mshr miss latency
1103system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 7614.925475 # average overall mshr miss latency
1104system.cpu.dcache.demand_avg_mshr_miss_latency::total 7614.925475 # average overall mshr miss latency
1105system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 7616.801114 # average overall mshr miss latency
1106system.cpu.dcache.overall_avg_mshr_miss_latency::total 7616.801114 # average overall mshr miss latency
1107system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
1108
1109---------- End Simulation Statistics ----------