1
2---------- Begin Simulation Statistics ----------
3sim_seconds 5.882581 # Number of seconds simulated
4sim_ticks 5882580526000 # Number of ticks simulated
5final_tick 5882580526000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
6sim_freq 1000000000000 # Frequency of simulated ticks
| 1
2---------- Begin Simulation Statistics ----------
3sim_seconds 5.882581 # Number of seconds simulated
4sim_ticks 5882580526000 # Number of ticks simulated
5final_tick 5882580526000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
6sim_freq 1000000000000 # Frequency of simulated ticks
|
7host_inst_rate 833754 # Simulator instruction rate (inst/s)
8host_op_rate 1299064 # Simulator op (including micro ops) rate (op/s)
9host_tick_rate 1630482633 # Simulator tick rate (ticks/s)
10host_mem_usage 251632 # Number of bytes of host memory used
11host_seconds 3607.88 # Real time elapsed on the host
| 7host_inst_rate 532297 # Simulator instruction rate (inst/s)
8host_op_rate 829367 # Simulator op (including micro ops) rate (op/s)
9host_tick_rate 1040955661 # Simulator tick rate (ticks/s)
10host_mem_usage 302560 # Number of bytes of host memory used
11host_seconds 5651.13 # Real time elapsed on the host
|
12sim_insts 3008081022 # Number of instructions simulated
13sim_ops 4686862596 # Number of ops (including micro ops) simulated
14system.voltage_domain.voltage 1 # Voltage in Volts
15system.clk_domain.clock 1000 # Clock period in ticks
16system.physmem.bytes_read::cpu.inst 43200 # Number of bytes read from this memory
17system.physmem.bytes_read::cpu.data 125326976 # Number of bytes read from this memory
18system.physmem.bytes_read::total 125370176 # Number of bytes read from this memory
19system.physmem.bytes_inst_read::cpu.inst 43200 # Number of instructions bytes read from this memory
20system.physmem.bytes_inst_read::total 43200 # Number of instructions bytes read from this memory
21system.physmem.bytes_written::writebacks 65178944 # Number of bytes written to this memory
22system.physmem.bytes_written::total 65178944 # Number of bytes written to this memory
23system.physmem.num_reads::cpu.inst 675 # Number of read requests responded to by this memory
24system.physmem.num_reads::cpu.data 1958234 # Number of read requests responded to by this memory
25system.physmem.num_reads::total 1958909 # Number of read requests responded to by this memory
26system.physmem.num_writes::writebacks 1018421 # Number of write requests responded to by this memory
27system.physmem.num_writes::total 1018421 # Number of write requests responded to by this memory
28system.physmem.bw_read::cpu.inst 7344 # Total read bandwidth from this memory (bytes/s)
29system.physmem.bw_read::cpu.data 21304762 # Total read bandwidth from this memory (bytes/s)
30system.physmem.bw_read::total 21312105 # Total read bandwidth from this memory (bytes/s)
31system.physmem.bw_inst_read::cpu.inst 7344 # Instruction read bandwidth from this memory (bytes/s)
32system.physmem.bw_inst_read::total 7344 # Instruction read bandwidth from this memory (bytes/s)
33system.physmem.bw_write::writebacks 11079992 # Write bandwidth from this memory (bytes/s)
34system.physmem.bw_write::total 11079992 # Write bandwidth from this memory (bytes/s)
35system.physmem.bw_total::writebacks 11079992 # Total bandwidth to/from this memory (bytes/s)
36system.physmem.bw_total::cpu.inst 7344 # Total bandwidth to/from this memory (bytes/s)
37system.physmem.bw_total::cpu.data 21304762 # Total bandwidth to/from this memory (bytes/s)
38system.physmem.bw_total::total 32392097 # Total bandwidth to/from this memory (bytes/s)
39system.membus.throughput 32392097 # Throughput (bytes/s)
40system.membus.trans_dist::ReadReq 1177614 # Transaction distribution
41system.membus.trans_dist::ReadResp 1177614 # Transaction distribution
42system.membus.trans_dist::Writeback 1018421 # Transaction distribution
43system.membus.trans_dist::ReadExReq 781295 # Transaction distribution
44system.membus.trans_dist::ReadExResp 781295 # Transaction distribution
45system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 4936239 # Packet count per connected master and slave (bytes)
46system.membus.pkt_count_system.cpu.l2cache.mem_side::total 4936239 # Packet count per connected master and slave (bytes)
47system.membus.pkt_count::total 4936239 # Packet count per connected master and slave (bytes)
48system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 190549120 # Cumulative packet size per connected master and slave (bytes)
49system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 190549120 # Cumulative packet size per connected master and slave (bytes)
50system.membus.tot_pkt_size::total 190549120 # Cumulative packet size per connected master and slave (bytes)
51system.membus.data_through_bus 190549120 # Total data (bytes)
52system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
53system.membus.reqLayer0.occupancy 11124698000 # Layer occupancy (ticks)
54system.membus.reqLayer0.utilization 0.2 # Layer utilization (%)
55system.membus.respLayer1.occupancy 17630181000 # Layer occupancy (ticks)
56system.membus.respLayer1.utilization 0.3 # Layer utilization (%)
57system.cpu_clk_domain.clock 500 # Clock period in ticks
58system.cpu.apic_clk_domain.clock 8000 # Clock period in ticks
59system.cpu.workload.num_syscalls 46 # Number of system calls
60system.cpu.numCycles 11765161052 # number of cpu cycles simulated
61system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
62system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
63system.cpu.committedInsts 3008081022 # Number of instructions committed
64system.cpu.committedOps 4686862596 # Number of ops (including micro ops) committed
65system.cpu.num_int_alu_accesses 4684368009 # Number of integer alu accesses
66system.cpu.num_fp_alu_accesses 0 # Number of float alu accesses
67system.cpu.num_func_calls 33534539 # number of times a function call or return occured
68system.cpu.num_conditional_control_insts 182173300 # number of instructions that are conditional controls
69system.cpu.num_int_insts 4684368009 # number of integer instructions
70system.cpu.num_fp_insts 0 # number of float instructions
71system.cpu.num_int_register_reads 10688755601 # number of times the integer registers were read
72system.cpu.num_int_register_writes 3999841477 # number of times the integer registers were written
73system.cpu.num_fp_register_reads 0 # number of times the floating registers were read
74system.cpu.num_fp_register_writes 0 # number of times the floating registers were written
75system.cpu.num_cc_register_reads 1226718827 # number of times the CC registers were read
76system.cpu.num_cc_register_writes 1355930461 # number of times the CC registers were written
77system.cpu.num_mem_refs 1677713084 # number of memory refs
78system.cpu.num_load_insts 1239184746 # Number of load instructions
79system.cpu.num_store_insts 438528338 # Number of store instructions
80system.cpu.num_idle_cycles 0 # Number of idle cycles
81system.cpu.num_busy_cycles 11765161052 # Number of busy cycles
82system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
83system.cpu.idle_fraction 0 # Percentage of idle cycles
| 12sim_insts 3008081022 # Number of instructions simulated
13sim_ops 4686862596 # Number of ops (including micro ops) simulated
14system.voltage_domain.voltage 1 # Voltage in Volts
15system.clk_domain.clock 1000 # Clock period in ticks
16system.physmem.bytes_read::cpu.inst 43200 # Number of bytes read from this memory
17system.physmem.bytes_read::cpu.data 125326976 # Number of bytes read from this memory
18system.physmem.bytes_read::total 125370176 # Number of bytes read from this memory
19system.physmem.bytes_inst_read::cpu.inst 43200 # Number of instructions bytes read from this memory
20system.physmem.bytes_inst_read::total 43200 # Number of instructions bytes read from this memory
21system.physmem.bytes_written::writebacks 65178944 # Number of bytes written to this memory
22system.physmem.bytes_written::total 65178944 # Number of bytes written to this memory
23system.physmem.num_reads::cpu.inst 675 # Number of read requests responded to by this memory
24system.physmem.num_reads::cpu.data 1958234 # Number of read requests responded to by this memory
25system.physmem.num_reads::total 1958909 # Number of read requests responded to by this memory
26system.physmem.num_writes::writebacks 1018421 # Number of write requests responded to by this memory
27system.physmem.num_writes::total 1018421 # Number of write requests responded to by this memory
28system.physmem.bw_read::cpu.inst 7344 # Total read bandwidth from this memory (bytes/s)
29system.physmem.bw_read::cpu.data 21304762 # Total read bandwidth from this memory (bytes/s)
30system.physmem.bw_read::total 21312105 # Total read bandwidth from this memory (bytes/s)
31system.physmem.bw_inst_read::cpu.inst 7344 # Instruction read bandwidth from this memory (bytes/s)
32system.physmem.bw_inst_read::total 7344 # Instruction read bandwidth from this memory (bytes/s)
33system.physmem.bw_write::writebacks 11079992 # Write bandwidth from this memory (bytes/s)
34system.physmem.bw_write::total 11079992 # Write bandwidth from this memory (bytes/s)
35system.physmem.bw_total::writebacks 11079992 # Total bandwidth to/from this memory (bytes/s)
36system.physmem.bw_total::cpu.inst 7344 # Total bandwidth to/from this memory (bytes/s)
37system.physmem.bw_total::cpu.data 21304762 # Total bandwidth to/from this memory (bytes/s)
38system.physmem.bw_total::total 32392097 # Total bandwidth to/from this memory (bytes/s)
39system.membus.throughput 32392097 # Throughput (bytes/s)
40system.membus.trans_dist::ReadReq 1177614 # Transaction distribution
41system.membus.trans_dist::ReadResp 1177614 # Transaction distribution
42system.membus.trans_dist::Writeback 1018421 # Transaction distribution
43system.membus.trans_dist::ReadExReq 781295 # Transaction distribution
44system.membus.trans_dist::ReadExResp 781295 # Transaction distribution
45system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 4936239 # Packet count per connected master and slave (bytes)
46system.membus.pkt_count_system.cpu.l2cache.mem_side::total 4936239 # Packet count per connected master and slave (bytes)
47system.membus.pkt_count::total 4936239 # Packet count per connected master and slave (bytes)
48system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 190549120 # Cumulative packet size per connected master and slave (bytes)
49system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 190549120 # Cumulative packet size per connected master and slave (bytes)
50system.membus.tot_pkt_size::total 190549120 # Cumulative packet size per connected master and slave (bytes)
51system.membus.data_through_bus 190549120 # Total data (bytes)
52system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
53system.membus.reqLayer0.occupancy 11124698000 # Layer occupancy (ticks)
54system.membus.reqLayer0.utilization 0.2 # Layer utilization (%)
55system.membus.respLayer1.occupancy 17630181000 # Layer occupancy (ticks)
56system.membus.respLayer1.utilization 0.3 # Layer utilization (%)
57system.cpu_clk_domain.clock 500 # Clock period in ticks
58system.cpu.apic_clk_domain.clock 8000 # Clock period in ticks
59system.cpu.workload.num_syscalls 46 # Number of system calls
60system.cpu.numCycles 11765161052 # number of cpu cycles simulated
61system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
62system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
63system.cpu.committedInsts 3008081022 # Number of instructions committed
64system.cpu.committedOps 4686862596 # Number of ops (including micro ops) committed
65system.cpu.num_int_alu_accesses 4684368009 # Number of integer alu accesses
66system.cpu.num_fp_alu_accesses 0 # Number of float alu accesses
67system.cpu.num_func_calls 33534539 # number of times a function call or return occured
68system.cpu.num_conditional_control_insts 182173300 # number of instructions that are conditional controls
69system.cpu.num_int_insts 4684368009 # number of integer instructions
70system.cpu.num_fp_insts 0 # number of float instructions
71system.cpu.num_int_register_reads 10688755601 # number of times the integer registers were read
72system.cpu.num_int_register_writes 3999841477 # number of times the integer registers were written
73system.cpu.num_fp_register_reads 0 # number of times the floating registers were read
74system.cpu.num_fp_register_writes 0 # number of times the floating registers were written
75system.cpu.num_cc_register_reads 1226718827 # number of times the CC registers were read
76system.cpu.num_cc_register_writes 1355930461 # number of times the CC registers were written
77system.cpu.num_mem_refs 1677713084 # number of memory refs
78system.cpu.num_load_insts 1239184746 # Number of load instructions
79system.cpu.num_store_insts 438528338 # Number of store instructions
80system.cpu.num_idle_cycles 0 # Number of idle cycles
81system.cpu.num_busy_cycles 11765161052 # Number of busy cycles
82system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
83system.cpu.idle_fraction 0 # Percentage of idle cycles
|
| 84system.cpu.Branches 248500691 # Number of branches fetched
|
84system.cpu.icache.tags.replacements 10 # number of replacements
85system.cpu.icache.tags.tagsinuse 555.705054 # Cycle average of tags in use
86system.cpu.icache.tags.total_refs 4013232208 # Total number of references to valid blocks.
87system.cpu.icache.tags.sampled_refs 675 # Sample count of references to valid blocks.
88system.cpu.icache.tags.avg_refs 5945529.197037 # Average number of references to valid blocks.
89system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
90system.cpu.icache.tags.occ_blocks::cpu.inst 555.705054 # Average occupied blocks per requestor
91system.cpu.icache.tags.occ_percent::cpu.inst 0.271340 # Average percentage of cache occupancy
92system.cpu.icache.tags.occ_percent::total 0.271340 # Average percentage of cache occupancy
93system.cpu.icache.tags.occ_task_id_blocks::1024 665 # Occupied blocks per task id
94system.cpu.icache.tags.age_task_id_blocks_1024::0 33 # Occupied blocks per task id
95system.cpu.icache.tags.age_task_id_blocks_1024::4 632 # Occupied blocks per task id
96system.cpu.icache.tags.occ_task_id_percent::1024 0.324707 # Percentage of cache occupancy per task id
97system.cpu.icache.tags.tag_accesses 8026466441 # Number of tag accesses
98system.cpu.icache.tags.data_accesses 8026466441 # Number of data accesses
99system.cpu.icache.ReadReq_hits::cpu.inst 4013232208 # number of ReadReq hits
100system.cpu.icache.ReadReq_hits::total 4013232208 # number of ReadReq hits
101system.cpu.icache.demand_hits::cpu.inst 4013232208 # number of demand (read+write) hits
102system.cpu.icache.demand_hits::total 4013232208 # number of demand (read+write) hits
103system.cpu.icache.overall_hits::cpu.inst 4013232208 # number of overall hits
104system.cpu.icache.overall_hits::total 4013232208 # number of overall hits
105system.cpu.icache.ReadReq_misses::cpu.inst 675 # number of ReadReq misses
106system.cpu.icache.ReadReq_misses::total 675 # number of ReadReq misses
107system.cpu.icache.demand_misses::cpu.inst 675 # number of demand (read+write) misses
108system.cpu.icache.demand_misses::total 675 # number of demand (read+write) misses
109system.cpu.icache.overall_misses::cpu.inst 675 # number of overall misses
110system.cpu.icache.overall_misses::total 675 # number of overall misses
111system.cpu.icache.ReadReq_miss_latency::cpu.inst 37156000 # number of ReadReq miss cycles
112system.cpu.icache.ReadReq_miss_latency::total 37156000 # number of ReadReq miss cycles
113system.cpu.icache.demand_miss_latency::cpu.inst 37156000 # number of demand (read+write) miss cycles
114system.cpu.icache.demand_miss_latency::total 37156000 # number of demand (read+write) miss cycles
115system.cpu.icache.overall_miss_latency::cpu.inst 37156000 # number of overall miss cycles
116system.cpu.icache.overall_miss_latency::total 37156000 # number of overall miss cycles
117system.cpu.icache.ReadReq_accesses::cpu.inst 4013232883 # number of ReadReq accesses(hits+misses)
118system.cpu.icache.ReadReq_accesses::total 4013232883 # number of ReadReq accesses(hits+misses)
119system.cpu.icache.demand_accesses::cpu.inst 4013232883 # number of demand (read+write) accesses
120system.cpu.icache.demand_accesses::total 4013232883 # number of demand (read+write) accesses
121system.cpu.icache.overall_accesses::cpu.inst 4013232883 # number of overall (read+write) accesses
122system.cpu.icache.overall_accesses::total 4013232883 # number of overall (read+write) accesses
123system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000000 # miss rate for ReadReq accesses
124system.cpu.icache.ReadReq_miss_rate::total 0.000000 # miss rate for ReadReq accesses
125system.cpu.icache.demand_miss_rate::cpu.inst 0.000000 # miss rate for demand accesses
126system.cpu.icache.demand_miss_rate::total 0.000000 # miss rate for demand accesses
127system.cpu.icache.overall_miss_rate::cpu.inst 0.000000 # miss rate for overall accesses
128system.cpu.icache.overall_miss_rate::total 0.000000 # miss rate for overall accesses
129system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55045.925926 # average ReadReq miss latency
130system.cpu.icache.ReadReq_avg_miss_latency::total 55045.925926 # average ReadReq miss latency
131system.cpu.icache.demand_avg_miss_latency::cpu.inst 55045.925926 # average overall miss latency
132system.cpu.icache.demand_avg_miss_latency::total 55045.925926 # average overall miss latency
133system.cpu.icache.overall_avg_miss_latency::cpu.inst 55045.925926 # average overall miss latency
134system.cpu.icache.overall_avg_miss_latency::total 55045.925926 # average overall miss latency
135system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
136system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
137system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
138system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
139system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
140system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
141system.cpu.icache.fast_writes 0 # number of fast writes performed
142system.cpu.icache.cache_copies 0 # number of cache copies performed
143system.cpu.icache.ReadReq_mshr_misses::cpu.inst 675 # number of ReadReq MSHR misses
144system.cpu.icache.ReadReq_mshr_misses::total 675 # number of ReadReq MSHR misses
145system.cpu.icache.demand_mshr_misses::cpu.inst 675 # number of demand (read+write) MSHR misses
146system.cpu.icache.demand_mshr_misses::total 675 # number of demand (read+write) MSHR misses
147system.cpu.icache.overall_mshr_misses::cpu.inst 675 # number of overall MSHR misses
148system.cpu.icache.overall_mshr_misses::total 675 # number of overall MSHR misses
149system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 35806000 # number of ReadReq MSHR miss cycles
150system.cpu.icache.ReadReq_mshr_miss_latency::total 35806000 # number of ReadReq MSHR miss cycles
151system.cpu.icache.demand_mshr_miss_latency::cpu.inst 35806000 # number of demand (read+write) MSHR miss cycles
152system.cpu.icache.demand_mshr_miss_latency::total 35806000 # number of demand (read+write) MSHR miss cycles
153system.cpu.icache.overall_mshr_miss_latency::cpu.inst 35806000 # number of overall MSHR miss cycles
154system.cpu.icache.overall_mshr_miss_latency::total 35806000 # number of overall MSHR miss cycles
155system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000000 # mshr miss rate for ReadReq accesses
156system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000000 # mshr miss rate for ReadReq accesses
157system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000000 # mshr miss rate for demand accesses
158system.cpu.icache.demand_mshr_miss_rate::total 0.000000 # mshr miss rate for demand accesses
159system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000000 # mshr miss rate for overall accesses
160system.cpu.icache.overall_mshr_miss_rate::total 0.000000 # mshr miss rate for overall accesses
161system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53045.925926 # average ReadReq mshr miss latency
162system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53045.925926 # average ReadReq mshr miss latency
163system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53045.925926 # average overall mshr miss latency
164system.cpu.icache.demand_avg_mshr_miss_latency::total 53045.925926 # average overall mshr miss latency
165system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53045.925926 # average overall mshr miss latency
166system.cpu.icache.overall_avg_mshr_miss_latency::total 53045.925926 # average overall mshr miss latency
167system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
168system.cpu.l2cache.tags.replacements 1926197 # number of replacements
169system.cpu.l2cache.tags.tagsinuse 31136.249379 # Cycle average of tags in use
170system.cpu.l2cache.tags.total_refs 8965026 # Total number of references to valid blocks.
171system.cpu.l2cache.tags.sampled_refs 1955980 # Sample count of references to valid blocks.
172system.cpu.l2cache.tags.avg_refs 4.583393 # Average number of references to valid blocks.
173system.cpu.l2cache.tags.warmup_cycle 340768635000 # Cycle when the warmup percentage was hit.
174system.cpu.l2cache.tags.occ_blocks::writebacks 15396.795533 # Average occupied blocks per requestor
175system.cpu.l2cache.tags.occ_blocks::cpu.inst 25.641016 # Average occupied blocks per requestor
176system.cpu.l2cache.tags.occ_blocks::cpu.data 15713.812830 # Average occupied blocks per requestor
177system.cpu.l2cache.tags.occ_percent::writebacks 0.469873 # Average percentage of cache occupancy
178system.cpu.l2cache.tags.occ_percent::cpu.inst 0.000783 # Average percentage of cache occupancy
179system.cpu.l2cache.tags.occ_percent::cpu.data 0.479548 # Average percentage of cache occupancy
180system.cpu.l2cache.tags.occ_percent::total 0.950203 # Average percentage of cache occupancy
181system.cpu.l2cache.tags.occ_task_id_blocks::1024 29783 # Occupied blocks per task id
182system.cpu.l2cache.tags.age_task_id_blocks_1024::0 99 # Occupied blocks per task id
183system.cpu.l2cache.tags.age_task_id_blocks_1024::1 24 # Occupied blocks per task id
184system.cpu.l2cache.tags.age_task_id_blocks_1024::2 996 # Occupied blocks per task id
185system.cpu.l2cache.tags.age_task_id_blocks_1024::3 743 # Occupied blocks per task id
186system.cpu.l2cache.tags.age_task_id_blocks_1024::4 27921 # Occupied blocks per task id
187system.cpu.l2cache.tags.occ_task_id_percent::1024 0.908905 # Percentage of cache occupancy per task id
188system.cpu.l2cache.tags.tag_accesses 106336271 # Number of tag accesses
189system.cpu.l2cache.tags.data_accesses 106336271 # Number of data accesses
190system.cpu.l2cache.ReadReq_hits::cpu.data 6045911 # number of ReadReq hits
191system.cpu.l2cache.ReadReq_hits::total 6045911 # number of ReadReq hits
192system.cpu.l2cache.Writeback_hits::writebacks 3697956 # number of Writeback hits
193system.cpu.l2cache.Writeback_hits::total 3697956 # number of Writeback hits
194system.cpu.l2cache.ReadExReq_hits::cpu.data 1108532 # number of ReadExReq hits
195system.cpu.l2cache.ReadExReq_hits::total 1108532 # number of ReadExReq hits
196system.cpu.l2cache.demand_hits::cpu.data 7154443 # number of demand (read+write) hits
197system.cpu.l2cache.demand_hits::total 7154443 # number of demand (read+write) hits
198system.cpu.l2cache.overall_hits::cpu.data 7154443 # number of overall hits
199system.cpu.l2cache.overall_hits::total 7154443 # number of overall hits
200system.cpu.l2cache.ReadReq_misses::cpu.inst 675 # number of ReadReq misses
201system.cpu.l2cache.ReadReq_misses::cpu.data 1176939 # number of ReadReq misses
202system.cpu.l2cache.ReadReq_misses::total 1177614 # number of ReadReq misses
203system.cpu.l2cache.ReadExReq_misses::cpu.data 781295 # number of ReadExReq misses
204system.cpu.l2cache.ReadExReq_misses::total 781295 # number of ReadExReq misses
205system.cpu.l2cache.demand_misses::cpu.inst 675 # number of demand (read+write) misses
206system.cpu.l2cache.demand_misses::cpu.data 1958234 # number of demand (read+write) misses
207system.cpu.l2cache.demand_misses::total 1958909 # number of demand (read+write) misses
208system.cpu.l2cache.overall_misses::cpu.inst 675 # number of overall misses
209system.cpu.l2cache.overall_misses::cpu.data 1958234 # number of overall misses
210system.cpu.l2cache.overall_misses::total 1958909 # number of overall misses
211system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 35131000 # number of ReadReq miss cycles
212system.cpu.l2cache.ReadReq_miss_latency::cpu.data 61200881000 # number of ReadReq miss cycles
213system.cpu.l2cache.ReadReq_miss_latency::total 61236012000 # number of ReadReq miss cycles
214system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 40627414000 # number of ReadExReq miss cycles
215system.cpu.l2cache.ReadExReq_miss_latency::total 40627414000 # number of ReadExReq miss cycles
216system.cpu.l2cache.demand_miss_latency::cpu.inst 35131000 # number of demand (read+write) miss cycles
217system.cpu.l2cache.demand_miss_latency::cpu.data 101828295000 # number of demand (read+write) miss cycles
218system.cpu.l2cache.demand_miss_latency::total 101863426000 # number of demand (read+write) miss cycles
219system.cpu.l2cache.overall_miss_latency::cpu.inst 35131000 # number of overall miss cycles
220system.cpu.l2cache.overall_miss_latency::cpu.data 101828295000 # number of overall miss cycles
221system.cpu.l2cache.overall_miss_latency::total 101863426000 # number of overall miss cycles
222system.cpu.l2cache.ReadReq_accesses::cpu.inst 675 # number of ReadReq accesses(hits+misses)
223system.cpu.l2cache.ReadReq_accesses::cpu.data 7222850 # number of ReadReq accesses(hits+misses)
224system.cpu.l2cache.ReadReq_accesses::total 7223525 # number of ReadReq accesses(hits+misses)
225system.cpu.l2cache.Writeback_accesses::writebacks 3697956 # number of Writeback accesses(hits+misses)
226system.cpu.l2cache.Writeback_accesses::total 3697956 # number of Writeback accesses(hits+misses)
227system.cpu.l2cache.ReadExReq_accesses::cpu.data 1889827 # number of ReadExReq accesses(hits+misses)
228system.cpu.l2cache.ReadExReq_accesses::total 1889827 # number of ReadExReq accesses(hits+misses)
229system.cpu.l2cache.demand_accesses::cpu.inst 675 # number of demand (read+write) accesses
230system.cpu.l2cache.demand_accesses::cpu.data 9112677 # number of demand (read+write) accesses
231system.cpu.l2cache.demand_accesses::total 9113352 # number of demand (read+write) accesses
232system.cpu.l2cache.overall_accesses::cpu.inst 675 # number of overall (read+write) accesses
233system.cpu.l2cache.overall_accesses::cpu.data 9112677 # number of overall (read+write) accesses
234system.cpu.l2cache.overall_accesses::total 9113352 # number of overall (read+write) accesses
235system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 1 # miss rate for ReadReq accesses
236system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.162947 # miss rate for ReadReq accesses
237system.cpu.l2cache.ReadReq_miss_rate::total 0.163025 # miss rate for ReadReq accesses
238system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.413421 # miss rate for ReadExReq accesses
239system.cpu.l2cache.ReadExReq_miss_rate::total 0.413421 # miss rate for ReadExReq accesses
240system.cpu.l2cache.demand_miss_rate::cpu.inst 1 # miss rate for demand accesses
241system.cpu.l2cache.demand_miss_rate::cpu.data 0.214891 # miss rate for demand accesses
242system.cpu.l2cache.demand_miss_rate::total 0.214949 # miss rate for demand accesses
243system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses
244system.cpu.l2cache.overall_miss_rate::cpu.data 0.214891 # miss rate for overall accesses
245system.cpu.l2cache.overall_miss_rate::total 0.214949 # miss rate for overall accesses
246system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52045.925926 # average ReadReq miss latency
247system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52000.045032 # average ReadReq miss latency
248system.cpu.l2cache.ReadReq_avg_miss_latency::total 52000.071331 # average ReadReq miss latency
249system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000.094715 # average ReadExReq miss latency
250system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000.094715 # average ReadExReq miss latency
251system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52045.925926 # average overall miss latency
252system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52000.064854 # average overall miss latency
253system.cpu.l2cache.demand_avg_miss_latency::total 52000.080657 # average overall miss latency
254system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52045.925926 # average overall miss latency
255system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52000.064854 # average overall miss latency
256system.cpu.l2cache.overall_avg_miss_latency::total 52000.080657 # average overall miss latency
257system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
258system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
259system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
260system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
261system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
262system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
263system.cpu.l2cache.fast_writes 0 # number of fast writes performed
264system.cpu.l2cache.cache_copies 0 # number of cache copies performed
265system.cpu.l2cache.writebacks::writebacks 1018421 # number of writebacks
266system.cpu.l2cache.writebacks::total 1018421 # number of writebacks
267system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 675 # number of ReadReq MSHR misses
268system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1176939 # number of ReadReq MSHR misses
269system.cpu.l2cache.ReadReq_mshr_misses::total 1177614 # number of ReadReq MSHR misses
270system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 781295 # number of ReadExReq MSHR misses
271system.cpu.l2cache.ReadExReq_mshr_misses::total 781295 # number of ReadExReq MSHR misses
272system.cpu.l2cache.demand_mshr_misses::cpu.inst 675 # number of demand (read+write) MSHR misses
273system.cpu.l2cache.demand_mshr_misses::cpu.data 1958234 # number of demand (read+write) MSHR misses
274system.cpu.l2cache.demand_mshr_misses::total 1958909 # number of demand (read+write) MSHR misses
275system.cpu.l2cache.overall_mshr_misses::cpu.inst 675 # number of overall MSHR misses
276system.cpu.l2cache.overall_mshr_misses::cpu.data 1958234 # number of overall MSHR misses
277system.cpu.l2cache.overall_mshr_misses::total 1958909 # number of overall MSHR misses
278system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 27031000 # number of ReadReq MSHR miss cycles
279system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 47077613000 # number of ReadReq MSHR miss cycles
280system.cpu.l2cache.ReadReq_mshr_miss_latency::total 47104644000 # number of ReadReq MSHR miss cycles
281system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 31251874000 # number of ReadExReq MSHR miss cycles
282system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 31251874000 # number of ReadExReq MSHR miss cycles
283system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 27031000 # number of demand (read+write) MSHR miss cycles
284system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 78329487000 # number of demand (read+write) MSHR miss cycles
285system.cpu.l2cache.demand_mshr_miss_latency::total 78356518000 # number of demand (read+write) MSHR miss cycles
286system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 27031000 # number of overall MSHR miss cycles
287system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 78329487000 # number of overall MSHR miss cycles
288system.cpu.l2cache.overall_mshr_miss_latency::total 78356518000 # number of overall MSHR miss cycles
289system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadReq accesses
290system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.162947 # mshr miss rate for ReadReq accesses
291system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.163025 # mshr miss rate for ReadReq accesses
292system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.413421 # mshr miss rate for ReadExReq accesses
293system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.413421 # mshr miss rate for ReadExReq accesses
294system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 1 # mshr miss rate for demand accesses
295system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.214891 # mshr miss rate for demand accesses
296system.cpu.l2cache.demand_mshr_miss_rate::total 0.214949 # mshr miss rate for demand accesses
297system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses
298system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.214891 # mshr miss rate for overall accesses
299system.cpu.l2cache.overall_mshr_miss_rate::total 0.214949 # mshr miss rate for overall accesses
300system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40045.925926 # average ReadReq mshr miss latency
301system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40000.045032 # average ReadReq mshr miss latency
302system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40000.071331 # average ReadReq mshr miss latency
303system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000.094715 # average ReadExReq mshr miss latency
304system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000.094715 # average ReadExReq mshr miss latency
305system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40045.925926 # average overall mshr miss latency
306system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40000.064854 # average overall mshr miss latency
307system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40000.080657 # average overall mshr miss latency
308system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40045.925926 # average overall mshr miss latency
309system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000.064854 # average overall mshr miss latency
310system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000.080657 # average overall mshr miss latency
311system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
312system.cpu.dcache.tags.replacements 9108581 # number of replacements
313system.cpu.dcache.tags.tagsinuse 4084.587030 # Cycle average of tags in use
314system.cpu.dcache.tags.total_refs 1668600407 # Total number of references to valid blocks.
315system.cpu.dcache.tags.sampled_refs 9112677 # Sample count of references to valid blocks.
316system.cpu.dcache.tags.avg_refs 183.107599 # Average number of references to valid blocks.
317system.cpu.dcache.tags.warmup_cycle 58853922000 # Cycle when the warmup percentage was hit.
318system.cpu.dcache.tags.occ_blocks::cpu.data 4084.587030 # Average occupied blocks per requestor
319system.cpu.dcache.tags.occ_percent::cpu.data 0.997214 # Average percentage of cache occupancy
320system.cpu.dcache.tags.occ_percent::total 0.997214 # Average percentage of cache occupancy
321system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id
322system.cpu.dcache.tags.age_task_id_blocks_1024::0 104 # Occupied blocks per task id
323system.cpu.dcache.tags.age_task_id_blocks_1024::1 926 # Occupied blocks per task id
324system.cpu.dcache.tags.age_task_id_blocks_1024::2 2744 # Occupied blocks per task id
325system.cpu.dcache.tags.age_task_id_blocks_1024::3 320 # Occupied blocks per task id
326system.cpu.dcache.tags.age_task_id_blocks_1024::4 2 # Occupied blocks per task id
327system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
328system.cpu.dcache.tags.tag_accesses 3364538845 # Number of tag accesses
329system.cpu.dcache.tags.data_accesses 3364538845 # Number of data accesses
330system.cpu.dcache.ReadReq_hits::cpu.data 1231961896 # number of ReadReq hits
331system.cpu.dcache.ReadReq_hits::total 1231961896 # number of ReadReq hits
332system.cpu.dcache.WriteReq_hits::cpu.data 436638511 # number of WriteReq hits
333system.cpu.dcache.WriteReq_hits::total 436638511 # number of WriteReq hits
334system.cpu.dcache.demand_hits::cpu.data 1668600407 # number of demand (read+write) hits
335system.cpu.dcache.demand_hits::total 1668600407 # number of demand (read+write) hits
336system.cpu.dcache.overall_hits::cpu.data 1668600407 # number of overall hits
337system.cpu.dcache.overall_hits::total 1668600407 # number of overall hits
338system.cpu.dcache.ReadReq_misses::cpu.data 7222850 # number of ReadReq misses
339system.cpu.dcache.ReadReq_misses::total 7222850 # number of ReadReq misses
340system.cpu.dcache.WriteReq_misses::cpu.data 1889827 # number of WriteReq misses
341system.cpu.dcache.WriteReq_misses::total 1889827 # number of WriteReq misses
342system.cpu.dcache.demand_misses::cpu.data 9112677 # number of demand (read+write) misses
343system.cpu.dcache.demand_misses::total 9112677 # number of demand (read+write) misses
344system.cpu.dcache.overall_misses::cpu.data 9112677 # number of overall misses
345system.cpu.dcache.overall_misses::total 9112677 # number of overall misses
346system.cpu.dcache.ReadReq_miss_latency::cpu.data 143328541000 # number of ReadReq miss cycles
347system.cpu.dcache.ReadReq_miss_latency::total 143328541000 # number of ReadReq miss cycles
348system.cpu.dcache.WriteReq_miss_latency::cpu.data 57382215000 # number of WriteReq miss cycles
349system.cpu.dcache.WriteReq_miss_latency::total 57382215000 # number of WriteReq miss cycles
350system.cpu.dcache.demand_miss_latency::cpu.data 200710756000 # number of demand (read+write) miss cycles
351system.cpu.dcache.demand_miss_latency::total 200710756000 # number of demand (read+write) miss cycles
352system.cpu.dcache.overall_miss_latency::cpu.data 200710756000 # number of overall miss cycles
353system.cpu.dcache.overall_miss_latency::total 200710756000 # number of overall miss cycles
354system.cpu.dcache.ReadReq_accesses::cpu.data 1239184746 # number of ReadReq accesses(hits+misses)
355system.cpu.dcache.ReadReq_accesses::total 1239184746 # number of ReadReq accesses(hits+misses)
356system.cpu.dcache.WriteReq_accesses::cpu.data 438528338 # number of WriteReq accesses(hits+misses)
357system.cpu.dcache.WriteReq_accesses::total 438528338 # number of WriteReq accesses(hits+misses)
358system.cpu.dcache.demand_accesses::cpu.data 1677713084 # number of demand (read+write) accesses
359system.cpu.dcache.demand_accesses::total 1677713084 # number of demand (read+write) accesses
360system.cpu.dcache.overall_accesses::cpu.data 1677713084 # number of overall (read+write) accesses
361system.cpu.dcache.overall_accesses::total 1677713084 # number of overall (read+write) accesses
362system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.005829 # miss rate for ReadReq accesses
363system.cpu.dcache.ReadReq_miss_rate::total 0.005829 # miss rate for ReadReq accesses
364system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.004309 # miss rate for WriteReq accesses
365system.cpu.dcache.WriteReq_miss_rate::total 0.004309 # miss rate for WriteReq accesses
366system.cpu.dcache.demand_miss_rate::cpu.data 0.005432 # miss rate for demand accesses
367system.cpu.dcache.demand_miss_rate::total 0.005432 # miss rate for demand accesses
368system.cpu.dcache.overall_miss_rate::cpu.data 0.005432 # miss rate for overall accesses
369system.cpu.dcache.overall_miss_rate::total 0.005432 # miss rate for overall accesses
370system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 19843.765411 # average ReadReq miss latency
371system.cpu.dcache.ReadReq_avg_miss_latency::total 19843.765411 # average ReadReq miss latency
372system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 30363.739644 # average WriteReq miss latency
373system.cpu.dcache.WriteReq_avg_miss_latency::total 30363.739644 # average WriteReq miss latency
374system.cpu.dcache.demand_avg_miss_latency::cpu.data 22025.443895 # average overall miss latency
375system.cpu.dcache.demand_avg_miss_latency::total 22025.443895 # average overall miss latency
376system.cpu.dcache.overall_avg_miss_latency::cpu.data 22025.443895 # average overall miss latency
377system.cpu.dcache.overall_avg_miss_latency::total 22025.443895 # average overall miss latency
378system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
379system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
380system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
381system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
382system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
383system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
384system.cpu.dcache.fast_writes 0 # number of fast writes performed
385system.cpu.dcache.cache_copies 0 # number of cache copies performed
386system.cpu.dcache.writebacks::writebacks 3697956 # number of writebacks
387system.cpu.dcache.writebacks::total 3697956 # number of writebacks
388system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7222850 # number of ReadReq MSHR misses
389system.cpu.dcache.ReadReq_mshr_misses::total 7222850 # number of ReadReq MSHR misses
390system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1889827 # number of WriteReq MSHR misses
391system.cpu.dcache.WriteReq_mshr_misses::total 1889827 # number of WriteReq MSHR misses
392system.cpu.dcache.demand_mshr_misses::cpu.data 9112677 # number of demand (read+write) MSHR misses
393system.cpu.dcache.demand_mshr_misses::total 9112677 # number of demand (read+write) MSHR misses
394system.cpu.dcache.overall_mshr_misses::cpu.data 9112677 # number of overall MSHR misses
395system.cpu.dcache.overall_mshr_misses::total 9112677 # number of overall MSHR misses
396system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 128882841000 # number of ReadReq MSHR miss cycles
397system.cpu.dcache.ReadReq_mshr_miss_latency::total 128882841000 # number of ReadReq MSHR miss cycles
398system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 53602561000 # number of WriteReq MSHR miss cycles
399system.cpu.dcache.WriteReq_mshr_miss_latency::total 53602561000 # number of WriteReq MSHR miss cycles
400system.cpu.dcache.demand_mshr_miss_latency::cpu.data 182485402000 # number of demand (read+write) MSHR miss cycles
401system.cpu.dcache.demand_mshr_miss_latency::total 182485402000 # number of demand (read+write) MSHR miss cycles
402system.cpu.dcache.overall_mshr_miss_latency::cpu.data 182485402000 # number of overall MSHR miss cycles
403system.cpu.dcache.overall_mshr_miss_latency::total 182485402000 # number of overall MSHR miss cycles
404system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.005829 # mshr miss rate for ReadReq accesses
405system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.005829 # mshr miss rate for ReadReq accesses
406system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.004309 # mshr miss rate for WriteReq accesses
407system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.004309 # mshr miss rate for WriteReq accesses
408system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.005432 # mshr miss rate for demand accesses
409system.cpu.dcache.demand_mshr_miss_rate::total 0.005432 # mshr miss rate for demand accesses
410system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.005432 # mshr miss rate for overall accesses
411system.cpu.dcache.overall_mshr_miss_rate::total 0.005432 # mshr miss rate for overall accesses
412system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 17843.765411 # average ReadReq mshr miss latency
413system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17843.765411 # average ReadReq mshr miss latency
414system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 28363.739644 # average WriteReq mshr miss latency
415system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28363.739644 # average WriteReq mshr miss latency
416system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20025.443895 # average overall mshr miss latency
417system.cpu.dcache.demand_avg_mshr_miss_latency::total 20025.443895 # average overall mshr miss latency
418system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20025.443895 # average overall mshr miss latency
419system.cpu.dcache.overall_avg_mshr_miss_latency::total 20025.443895 # average overall mshr miss latency
420system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
421system.cpu.toL2Bus.throughput 139381638 # Throughput (bytes/s)
422system.cpu.toL2Bus.trans_dist::ReadReq 7223525 # Transaction distribution
423system.cpu.toL2Bus.trans_dist::ReadResp 7223525 # Transaction distribution
424system.cpu.toL2Bus.trans_dist::Writeback 3697956 # Transaction distribution
425system.cpu.toL2Bus.trans_dist::ReadExReq 1889827 # Transaction distribution
426system.cpu.toL2Bus.trans_dist::ReadExResp 1889827 # Transaction distribution
427system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1350 # Packet count per connected master and slave (bytes)
428system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 21923310 # Packet count per connected master and slave (bytes)
429system.cpu.toL2Bus.pkt_count::total 21924660 # Packet count per connected master and slave (bytes)
430system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 43200 # Cumulative packet size per connected master and slave (bytes)
431system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 819880512 # Cumulative packet size per connected master and slave (bytes)
432system.cpu.toL2Bus.tot_pkt_size::total 819923712 # Cumulative packet size per connected master and slave (bytes)
433system.cpu.toL2Bus.data_through_bus 819923712 # Total data (bytes)
434system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
435system.cpu.toL2Bus.reqLayer0.occupancy 10103610000 # Layer occupancy (ticks)
436system.cpu.toL2Bus.reqLayer0.utilization 0.2 # Layer utilization (%)
437system.cpu.toL2Bus.respLayer0.occupancy 1012500 # Layer occupancy (ticks)
438system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
439system.cpu.toL2Bus.respLayer1.occupancy 13669015500 # Layer occupancy (ticks)
440system.cpu.toL2Bus.respLayer1.utilization 0.2 # Layer utilization (%)
441
442---------- End Simulation Statistics ----------
| 85system.cpu.icache.tags.replacements 10 # number of replacements
86system.cpu.icache.tags.tagsinuse 555.705054 # Cycle average of tags in use
87system.cpu.icache.tags.total_refs 4013232208 # Total number of references to valid blocks.
88system.cpu.icache.tags.sampled_refs 675 # Sample count of references to valid blocks.
89system.cpu.icache.tags.avg_refs 5945529.197037 # Average number of references to valid blocks.
90system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
91system.cpu.icache.tags.occ_blocks::cpu.inst 555.705054 # Average occupied blocks per requestor
92system.cpu.icache.tags.occ_percent::cpu.inst 0.271340 # Average percentage of cache occupancy
93system.cpu.icache.tags.occ_percent::total 0.271340 # Average percentage of cache occupancy
94system.cpu.icache.tags.occ_task_id_blocks::1024 665 # Occupied blocks per task id
95system.cpu.icache.tags.age_task_id_blocks_1024::0 33 # Occupied blocks per task id
96system.cpu.icache.tags.age_task_id_blocks_1024::4 632 # Occupied blocks per task id
97system.cpu.icache.tags.occ_task_id_percent::1024 0.324707 # Percentage of cache occupancy per task id
98system.cpu.icache.tags.tag_accesses 8026466441 # Number of tag accesses
99system.cpu.icache.tags.data_accesses 8026466441 # Number of data accesses
100system.cpu.icache.ReadReq_hits::cpu.inst 4013232208 # number of ReadReq hits
101system.cpu.icache.ReadReq_hits::total 4013232208 # number of ReadReq hits
102system.cpu.icache.demand_hits::cpu.inst 4013232208 # number of demand (read+write) hits
103system.cpu.icache.demand_hits::total 4013232208 # number of demand (read+write) hits
104system.cpu.icache.overall_hits::cpu.inst 4013232208 # number of overall hits
105system.cpu.icache.overall_hits::total 4013232208 # number of overall hits
106system.cpu.icache.ReadReq_misses::cpu.inst 675 # number of ReadReq misses
107system.cpu.icache.ReadReq_misses::total 675 # number of ReadReq misses
108system.cpu.icache.demand_misses::cpu.inst 675 # number of demand (read+write) misses
109system.cpu.icache.demand_misses::total 675 # number of demand (read+write) misses
110system.cpu.icache.overall_misses::cpu.inst 675 # number of overall misses
111system.cpu.icache.overall_misses::total 675 # number of overall misses
112system.cpu.icache.ReadReq_miss_latency::cpu.inst 37156000 # number of ReadReq miss cycles
113system.cpu.icache.ReadReq_miss_latency::total 37156000 # number of ReadReq miss cycles
114system.cpu.icache.demand_miss_latency::cpu.inst 37156000 # number of demand (read+write) miss cycles
115system.cpu.icache.demand_miss_latency::total 37156000 # number of demand (read+write) miss cycles
116system.cpu.icache.overall_miss_latency::cpu.inst 37156000 # number of overall miss cycles
117system.cpu.icache.overall_miss_latency::total 37156000 # number of overall miss cycles
118system.cpu.icache.ReadReq_accesses::cpu.inst 4013232883 # number of ReadReq accesses(hits+misses)
119system.cpu.icache.ReadReq_accesses::total 4013232883 # number of ReadReq accesses(hits+misses)
120system.cpu.icache.demand_accesses::cpu.inst 4013232883 # number of demand (read+write) accesses
121system.cpu.icache.demand_accesses::total 4013232883 # number of demand (read+write) accesses
122system.cpu.icache.overall_accesses::cpu.inst 4013232883 # number of overall (read+write) accesses
123system.cpu.icache.overall_accesses::total 4013232883 # number of overall (read+write) accesses
124system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000000 # miss rate for ReadReq accesses
125system.cpu.icache.ReadReq_miss_rate::total 0.000000 # miss rate for ReadReq accesses
126system.cpu.icache.demand_miss_rate::cpu.inst 0.000000 # miss rate for demand accesses
127system.cpu.icache.demand_miss_rate::total 0.000000 # miss rate for demand accesses
128system.cpu.icache.overall_miss_rate::cpu.inst 0.000000 # miss rate for overall accesses
129system.cpu.icache.overall_miss_rate::total 0.000000 # miss rate for overall accesses
130system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55045.925926 # average ReadReq miss latency
131system.cpu.icache.ReadReq_avg_miss_latency::total 55045.925926 # average ReadReq miss latency
132system.cpu.icache.demand_avg_miss_latency::cpu.inst 55045.925926 # average overall miss latency
133system.cpu.icache.demand_avg_miss_latency::total 55045.925926 # average overall miss latency
134system.cpu.icache.overall_avg_miss_latency::cpu.inst 55045.925926 # average overall miss latency
135system.cpu.icache.overall_avg_miss_latency::total 55045.925926 # average overall miss latency
136system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
137system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
138system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
139system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
140system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
141system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
142system.cpu.icache.fast_writes 0 # number of fast writes performed
143system.cpu.icache.cache_copies 0 # number of cache copies performed
144system.cpu.icache.ReadReq_mshr_misses::cpu.inst 675 # number of ReadReq MSHR misses
145system.cpu.icache.ReadReq_mshr_misses::total 675 # number of ReadReq MSHR misses
146system.cpu.icache.demand_mshr_misses::cpu.inst 675 # number of demand (read+write) MSHR misses
147system.cpu.icache.demand_mshr_misses::total 675 # number of demand (read+write) MSHR misses
148system.cpu.icache.overall_mshr_misses::cpu.inst 675 # number of overall MSHR misses
149system.cpu.icache.overall_mshr_misses::total 675 # number of overall MSHR misses
150system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 35806000 # number of ReadReq MSHR miss cycles
151system.cpu.icache.ReadReq_mshr_miss_latency::total 35806000 # number of ReadReq MSHR miss cycles
152system.cpu.icache.demand_mshr_miss_latency::cpu.inst 35806000 # number of demand (read+write) MSHR miss cycles
153system.cpu.icache.demand_mshr_miss_latency::total 35806000 # number of demand (read+write) MSHR miss cycles
154system.cpu.icache.overall_mshr_miss_latency::cpu.inst 35806000 # number of overall MSHR miss cycles
155system.cpu.icache.overall_mshr_miss_latency::total 35806000 # number of overall MSHR miss cycles
156system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000000 # mshr miss rate for ReadReq accesses
157system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000000 # mshr miss rate for ReadReq accesses
158system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000000 # mshr miss rate for demand accesses
159system.cpu.icache.demand_mshr_miss_rate::total 0.000000 # mshr miss rate for demand accesses
160system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000000 # mshr miss rate for overall accesses
161system.cpu.icache.overall_mshr_miss_rate::total 0.000000 # mshr miss rate for overall accesses
162system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53045.925926 # average ReadReq mshr miss latency
163system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53045.925926 # average ReadReq mshr miss latency
164system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53045.925926 # average overall mshr miss latency
165system.cpu.icache.demand_avg_mshr_miss_latency::total 53045.925926 # average overall mshr miss latency
166system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53045.925926 # average overall mshr miss latency
167system.cpu.icache.overall_avg_mshr_miss_latency::total 53045.925926 # average overall mshr miss latency
168system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
169system.cpu.l2cache.tags.replacements 1926197 # number of replacements
170system.cpu.l2cache.tags.tagsinuse 31136.249379 # Cycle average of tags in use
171system.cpu.l2cache.tags.total_refs 8965026 # Total number of references to valid blocks.
172system.cpu.l2cache.tags.sampled_refs 1955980 # Sample count of references to valid blocks.
173system.cpu.l2cache.tags.avg_refs 4.583393 # Average number of references to valid blocks.
174system.cpu.l2cache.tags.warmup_cycle 340768635000 # Cycle when the warmup percentage was hit.
175system.cpu.l2cache.tags.occ_blocks::writebacks 15396.795533 # Average occupied blocks per requestor
176system.cpu.l2cache.tags.occ_blocks::cpu.inst 25.641016 # Average occupied blocks per requestor
177system.cpu.l2cache.tags.occ_blocks::cpu.data 15713.812830 # Average occupied blocks per requestor
178system.cpu.l2cache.tags.occ_percent::writebacks 0.469873 # Average percentage of cache occupancy
179system.cpu.l2cache.tags.occ_percent::cpu.inst 0.000783 # Average percentage of cache occupancy
180system.cpu.l2cache.tags.occ_percent::cpu.data 0.479548 # Average percentage of cache occupancy
181system.cpu.l2cache.tags.occ_percent::total 0.950203 # Average percentage of cache occupancy
182system.cpu.l2cache.tags.occ_task_id_blocks::1024 29783 # Occupied blocks per task id
183system.cpu.l2cache.tags.age_task_id_blocks_1024::0 99 # Occupied blocks per task id
184system.cpu.l2cache.tags.age_task_id_blocks_1024::1 24 # Occupied blocks per task id
185system.cpu.l2cache.tags.age_task_id_blocks_1024::2 996 # Occupied blocks per task id
186system.cpu.l2cache.tags.age_task_id_blocks_1024::3 743 # Occupied blocks per task id
187system.cpu.l2cache.tags.age_task_id_blocks_1024::4 27921 # Occupied blocks per task id
188system.cpu.l2cache.tags.occ_task_id_percent::1024 0.908905 # Percentage of cache occupancy per task id
189system.cpu.l2cache.tags.tag_accesses 106336271 # Number of tag accesses
190system.cpu.l2cache.tags.data_accesses 106336271 # Number of data accesses
191system.cpu.l2cache.ReadReq_hits::cpu.data 6045911 # number of ReadReq hits
192system.cpu.l2cache.ReadReq_hits::total 6045911 # number of ReadReq hits
193system.cpu.l2cache.Writeback_hits::writebacks 3697956 # number of Writeback hits
194system.cpu.l2cache.Writeback_hits::total 3697956 # number of Writeback hits
195system.cpu.l2cache.ReadExReq_hits::cpu.data 1108532 # number of ReadExReq hits
196system.cpu.l2cache.ReadExReq_hits::total 1108532 # number of ReadExReq hits
197system.cpu.l2cache.demand_hits::cpu.data 7154443 # number of demand (read+write) hits
198system.cpu.l2cache.demand_hits::total 7154443 # number of demand (read+write) hits
199system.cpu.l2cache.overall_hits::cpu.data 7154443 # number of overall hits
200system.cpu.l2cache.overall_hits::total 7154443 # number of overall hits
201system.cpu.l2cache.ReadReq_misses::cpu.inst 675 # number of ReadReq misses
202system.cpu.l2cache.ReadReq_misses::cpu.data 1176939 # number of ReadReq misses
203system.cpu.l2cache.ReadReq_misses::total 1177614 # number of ReadReq misses
204system.cpu.l2cache.ReadExReq_misses::cpu.data 781295 # number of ReadExReq misses
205system.cpu.l2cache.ReadExReq_misses::total 781295 # number of ReadExReq misses
206system.cpu.l2cache.demand_misses::cpu.inst 675 # number of demand (read+write) misses
207system.cpu.l2cache.demand_misses::cpu.data 1958234 # number of demand (read+write) misses
208system.cpu.l2cache.demand_misses::total 1958909 # number of demand (read+write) misses
209system.cpu.l2cache.overall_misses::cpu.inst 675 # number of overall misses
210system.cpu.l2cache.overall_misses::cpu.data 1958234 # number of overall misses
211system.cpu.l2cache.overall_misses::total 1958909 # number of overall misses
212system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 35131000 # number of ReadReq miss cycles
213system.cpu.l2cache.ReadReq_miss_latency::cpu.data 61200881000 # number of ReadReq miss cycles
214system.cpu.l2cache.ReadReq_miss_latency::total 61236012000 # number of ReadReq miss cycles
215system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 40627414000 # number of ReadExReq miss cycles
216system.cpu.l2cache.ReadExReq_miss_latency::total 40627414000 # number of ReadExReq miss cycles
217system.cpu.l2cache.demand_miss_latency::cpu.inst 35131000 # number of demand (read+write) miss cycles
218system.cpu.l2cache.demand_miss_latency::cpu.data 101828295000 # number of demand (read+write) miss cycles
219system.cpu.l2cache.demand_miss_latency::total 101863426000 # number of demand (read+write) miss cycles
220system.cpu.l2cache.overall_miss_latency::cpu.inst 35131000 # number of overall miss cycles
221system.cpu.l2cache.overall_miss_latency::cpu.data 101828295000 # number of overall miss cycles
222system.cpu.l2cache.overall_miss_latency::total 101863426000 # number of overall miss cycles
223system.cpu.l2cache.ReadReq_accesses::cpu.inst 675 # number of ReadReq accesses(hits+misses)
224system.cpu.l2cache.ReadReq_accesses::cpu.data 7222850 # number of ReadReq accesses(hits+misses)
225system.cpu.l2cache.ReadReq_accesses::total 7223525 # number of ReadReq accesses(hits+misses)
226system.cpu.l2cache.Writeback_accesses::writebacks 3697956 # number of Writeback accesses(hits+misses)
227system.cpu.l2cache.Writeback_accesses::total 3697956 # number of Writeback accesses(hits+misses)
228system.cpu.l2cache.ReadExReq_accesses::cpu.data 1889827 # number of ReadExReq accesses(hits+misses)
229system.cpu.l2cache.ReadExReq_accesses::total 1889827 # number of ReadExReq accesses(hits+misses)
230system.cpu.l2cache.demand_accesses::cpu.inst 675 # number of demand (read+write) accesses
231system.cpu.l2cache.demand_accesses::cpu.data 9112677 # number of demand (read+write) accesses
232system.cpu.l2cache.demand_accesses::total 9113352 # number of demand (read+write) accesses
233system.cpu.l2cache.overall_accesses::cpu.inst 675 # number of overall (read+write) accesses
234system.cpu.l2cache.overall_accesses::cpu.data 9112677 # number of overall (read+write) accesses
235system.cpu.l2cache.overall_accesses::total 9113352 # number of overall (read+write) accesses
236system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 1 # miss rate for ReadReq accesses
237system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.162947 # miss rate for ReadReq accesses
238system.cpu.l2cache.ReadReq_miss_rate::total 0.163025 # miss rate for ReadReq accesses
239system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.413421 # miss rate for ReadExReq accesses
240system.cpu.l2cache.ReadExReq_miss_rate::total 0.413421 # miss rate for ReadExReq accesses
241system.cpu.l2cache.demand_miss_rate::cpu.inst 1 # miss rate for demand accesses
242system.cpu.l2cache.demand_miss_rate::cpu.data 0.214891 # miss rate for demand accesses
243system.cpu.l2cache.demand_miss_rate::total 0.214949 # miss rate for demand accesses
244system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses
245system.cpu.l2cache.overall_miss_rate::cpu.data 0.214891 # miss rate for overall accesses
246system.cpu.l2cache.overall_miss_rate::total 0.214949 # miss rate for overall accesses
247system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52045.925926 # average ReadReq miss latency
248system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52000.045032 # average ReadReq miss latency
249system.cpu.l2cache.ReadReq_avg_miss_latency::total 52000.071331 # average ReadReq miss latency
250system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000.094715 # average ReadExReq miss latency
251system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000.094715 # average ReadExReq miss latency
252system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52045.925926 # average overall miss latency
253system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52000.064854 # average overall miss latency
254system.cpu.l2cache.demand_avg_miss_latency::total 52000.080657 # average overall miss latency
255system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52045.925926 # average overall miss latency
256system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52000.064854 # average overall miss latency
257system.cpu.l2cache.overall_avg_miss_latency::total 52000.080657 # average overall miss latency
258system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
259system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
260system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
261system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
262system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
263system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
264system.cpu.l2cache.fast_writes 0 # number of fast writes performed
265system.cpu.l2cache.cache_copies 0 # number of cache copies performed
266system.cpu.l2cache.writebacks::writebacks 1018421 # number of writebacks
267system.cpu.l2cache.writebacks::total 1018421 # number of writebacks
268system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 675 # number of ReadReq MSHR misses
269system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1176939 # number of ReadReq MSHR misses
270system.cpu.l2cache.ReadReq_mshr_misses::total 1177614 # number of ReadReq MSHR misses
271system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 781295 # number of ReadExReq MSHR misses
272system.cpu.l2cache.ReadExReq_mshr_misses::total 781295 # number of ReadExReq MSHR misses
273system.cpu.l2cache.demand_mshr_misses::cpu.inst 675 # number of demand (read+write) MSHR misses
274system.cpu.l2cache.demand_mshr_misses::cpu.data 1958234 # number of demand (read+write) MSHR misses
275system.cpu.l2cache.demand_mshr_misses::total 1958909 # number of demand (read+write) MSHR misses
276system.cpu.l2cache.overall_mshr_misses::cpu.inst 675 # number of overall MSHR misses
277system.cpu.l2cache.overall_mshr_misses::cpu.data 1958234 # number of overall MSHR misses
278system.cpu.l2cache.overall_mshr_misses::total 1958909 # number of overall MSHR misses
279system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 27031000 # number of ReadReq MSHR miss cycles
280system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 47077613000 # number of ReadReq MSHR miss cycles
281system.cpu.l2cache.ReadReq_mshr_miss_latency::total 47104644000 # number of ReadReq MSHR miss cycles
282system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 31251874000 # number of ReadExReq MSHR miss cycles
283system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 31251874000 # number of ReadExReq MSHR miss cycles
284system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 27031000 # number of demand (read+write) MSHR miss cycles
285system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 78329487000 # number of demand (read+write) MSHR miss cycles
286system.cpu.l2cache.demand_mshr_miss_latency::total 78356518000 # number of demand (read+write) MSHR miss cycles
287system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 27031000 # number of overall MSHR miss cycles
288system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 78329487000 # number of overall MSHR miss cycles
289system.cpu.l2cache.overall_mshr_miss_latency::total 78356518000 # number of overall MSHR miss cycles
290system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadReq accesses
291system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.162947 # mshr miss rate for ReadReq accesses
292system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.163025 # mshr miss rate for ReadReq accesses
293system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.413421 # mshr miss rate for ReadExReq accesses
294system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.413421 # mshr miss rate for ReadExReq accesses
295system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 1 # mshr miss rate for demand accesses
296system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.214891 # mshr miss rate for demand accesses
297system.cpu.l2cache.demand_mshr_miss_rate::total 0.214949 # mshr miss rate for demand accesses
298system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses
299system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.214891 # mshr miss rate for overall accesses
300system.cpu.l2cache.overall_mshr_miss_rate::total 0.214949 # mshr miss rate for overall accesses
301system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40045.925926 # average ReadReq mshr miss latency
302system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40000.045032 # average ReadReq mshr miss latency
303system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40000.071331 # average ReadReq mshr miss latency
304system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000.094715 # average ReadExReq mshr miss latency
305system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000.094715 # average ReadExReq mshr miss latency
306system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40045.925926 # average overall mshr miss latency
307system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40000.064854 # average overall mshr miss latency
308system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40000.080657 # average overall mshr miss latency
309system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40045.925926 # average overall mshr miss latency
310system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000.064854 # average overall mshr miss latency
311system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000.080657 # average overall mshr miss latency
312system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
313system.cpu.dcache.tags.replacements 9108581 # number of replacements
314system.cpu.dcache.tags.tagsinuse 4084.587030 # Cycle average of tags in use
315system.cpu.dcache.tags.total_refs 1668600407 # Total number of references to valid blocks.
316system.cpu.dcache.tags.sampled_refs 9112677 # Sample count of references to valid blocks.
317system.cpu.dcache.tags.avg_refs 183.107599 # Average number of references to valid blocks.
318system.cpu.dcache.tags.warmup_cycle 58853922000 # Cycle when the warmup percentage was hit.
319system.cpu.dcache.tags.occ_blocks::cpu.data 4084.587030 # Average occupied blocks per requestor
320system.cpu.dcache.tags.occ_percent::cpu.data 0.997214 # Average percentage of cache occupancy
321system.cpu.dcache.tags.occ_percent::total 0.997214 # Average percentage of cache occupancy
322system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id
323system.cpu.dcache.tags.age_task_id_blocks_1024::0 104 # Occupied blocks per task id
324system.cpu.dcache.tags.age_task_id_blocks_1024::1 926 # Occupied blocks per task id
325system.cpu.dcache.tags.age_task_id_blocks_1024::2 2744 # Occupied blocks per task id
326system.cpu.dcache.tags.age_task_id_blocks_1024::3 320 # Occupied blocks per task id
327system.cpu.dcache.tags.age_task_id_blocks_1024::4 2 # Occupied blocks per task id
328system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
329system.cpu.dcache.tags.tag_accesses 3364538845 # Number of tag accesses
330system.cpu.dcache.tags.data_accesses 3364538845 # Number of data accesses
331system.cpu.dcache.ReadReq_hits::cpu.data 1231961896 # number of ReadReq hits
332system.cpu.dcache.ReadReq_hits::total 1231961896 # number of ReadReq hits
333system.cpu.dcache.WriteReq_hits::cpu.data 436638511 # number of WriteReq hits
334system.cpu.dcache.WriteReq_hits::total 436638511 # number of WriteReq hits
335system.cpu.dcache.demand_hits::cpu.data 1668600407 # number of demand (read+write) hits
336system.cpu.dcache.demand_hits::total 1668600407 # number of demand (read+write) hits
337system.cpu.dcache.overall_hits::cpu.data 1668600407 # number of overall hits
338system.cpu.dcache.overall_hits::total 1668600407 # number of overall hits
339system.cpu.dcache.ReadReq_misses::cpu.data 7222850 # number of ReadReq misses
340system.cpu.dcache.ReadReq_misses::total 7222850 # number of ReadReq misses
341system.cpu.dcache.WriteReq_misses::cpu.data 1889827 # number of WriteReq misses
342system.cpu.dcache.WriteReq_misses::total 1889827 # number of WriteReq misses
343system.cpu.dcache.demand_misses::cpu.data 9112677 # number of demand (read+write) misses
344system.cpu.dcache.demand_misses::total 9112677 # number of demand (read+write) misses
345system.cpu.dcache.overall_misses::cpu.data 9112677 # number of overall misses
346system.cpu.dcache.overall_misses::total 9112677 # number of overall misses
347system.cpu.dcache.ReadReq_miss_latency::cpu.data 143328541000 # number of ReadReq miss cycles
348system.cpu.dcache.ReadReq_miss_latency::total 143328541000 # number of ReadReq miss cycles
349system.cpu.dcache.WriteReq_miss_latency::cpu.data 57382215000 # number of WriteReq miss cycles
350system.cpu.dcache.WriteReq_miss_latency::total 57382215000 # number of WriteReq miss cycles
351system.cpu.dcache.demand_miss_latency::cpu.data 200710756000 # number of demand (read+write) miss cycles
352system.cpu.dcache.demand_miss_latency::total 200710756000 # number of demand (read+write) miss cycles
353system.cpu.dcache.overall_miss_latency::cpu.data 200710756000 # number of overall miss cycles
354system.cpu.dcache.overall_miss_latency::total 200710756000 # number of overall miss cycles
355system.cpu.dcache.ReadReq_accesses::cpu.data 1239184746 # number of ReadReq accesses(hits+misses)
356system.cpu.dcache.ReadReq_accesses::total 1239184746 # number of ReadReq accesses(hits+misses)
357system.cpu.dcache.WriteReq_accesses::cpu.data 438528338 # number of WriteReq accesses(hits+misses)
358system.cpu.dcache.WriteReq_accesses::total 438528338 # number of WriteReq accesses(hits+misses)
359system.cpu.dcache.demand_accesses::cpu.data 1677713084 # number of demand (read+write) accesses
360system.cpu.dcache.demand_accesses::total 1677713084 # number of demand (read+write) accesses
361system.cpu.dcache.overall_accesses::cpu.data 1677713084 # number of overall (read+write) accesses
362system.cpu.dcache.overall_accesses::total 1677713084 # number of overall (read+write) accesses
363system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.005829 # miss rate for ReadReq accesses
364system.cpu.dcache.ReadReq_miss_rate::total 0.005829 # miss rate for ReadReq accesses
365system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.004309 # miss rate for WriteReq accesses
366system.cpu.dcache.WriteReq_miss_rate::total 0.004309 # miss rate for WriteReq accesses
367system.cpu.dcache.demand_miss_rate::cpu.data 0.005432 # miss rate for demand accesses
368system.cpu.dcache.demand_miss_rate::total 0.005432 # miss rate for demand accesses
369system.cpu.dcache.overall_miss_rate::cpu.data 0.005432 # miss rate for overall accesses
370system.cpu.dcache.overall_miss_rate::total 0.005432 # miss rate for overall accesses
371system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 19843.765411 # average ReadReq miss latency
372system.cpu.dcache.ReadReq_avg_miss_latency::total 19843.765411 # average ReadReq miss latency
373system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 30363.739644 # average WriteReq miss latency
374system.cpu.dcache.WriteReq_avg_miss_latency::total 30363.739644 # average WriteReq miss latency
375system.cpu.dcache.demand_avg_miss_latency::cpu.data 22025.443895 # average overall miss latency
376system.cpu.dcache.demand_avg_miss_latency::total 22025.443895 # average overall miss latency
377system.cpu.dcache.overall_avg_miss_latency::cpu.data 22025.443895 # average overall miss latency
378system.cpu.dcache.overall_avg_miss_latency::total 22025.443895 # average overall miss latency
379system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
380system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
381system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
382system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
383system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
384system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
385system.cpu.dcache.fast_writes 0 # number of fast writes performed
386system.cpu.dcache.cache_copies 0 # number of cache copies performed
387system.cpu.dcache.writebacks::writebacks 3697956 # number of writebacks
388system.cpu.dcache.writebacks::total 3697956 # number of writebacks
389system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7222850 # number of ReadReq MSHR misses
390system.cpu.dcache.ReadReq_mshr_misses::total 7222850 # number of ReadReq MSHR misses
391system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1889827 # number of WriteReq MSHR misses
392system.cpu.dcache.WriteReq_mshr_misses::total 1889827 # number of WriteReq MSHR misses
393system.cpu.dcache.demand_mshr_misses::cpu.data 9112677 # number of demand (read+write) MSHR misses
394system.cpu.dcache.demand_mshr_misses::total 9112677 # number of demand (read+write) MSHR misses
395system.cpu.dcache.overall_mshr_misses::cpu.data 9112677 # number of overall MSHR misses
396system.cpu.dcache.overall_mshr_misses::total 9112677 # number of overall MSHR misses
397system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 128882841000 # number of ReadReq MSHR miss cycles
398system.cpu.dcache.ReadReq_mshr_miss_latency::total 128882841000 # number of ReadReq MSHR miss cycles
399system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 53602561000 # number of WriteReq MSHR miss cycles
400system.cpu.dcache.WriteReq_mshr_miss_latency::total 53602561000 # number of WriteReq MSHR miss cycles
401system.cpu.dcache.demand_mshr_miss_latency::cpu.data 182485402000 # number of demand (read+write) MSHR miss cycles
402system.cpu.dcache.demand_mshr_miss_latency::total 182485402000 # number of demand (read+write) MSHR miss cycles
403system.cpu.dcache.overall_mshr_miss_latency::cpu.data 182485402000 # number of overall MSHR miss cycles
404system.cpu.dcache.overall_mshr_miss_latency::total 182485402000 # number of overall MSHR miss cycles
405system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.005829 # mshr miss rate for ReadReq accesses
406system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.005829 # mshr miss rate for ReadReq accesses
407system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.004309 # mshr miss rate for WriteReq accesses
408system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.004309 # mshr miss rate for WriteReq accesses
409system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.005432 # mshr miss rate for demand accesses
410system.cpu.dcache.demand_mshr_miss_rate::total 0.005432 # mshr miss rate for demand accesses
411system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.005432 # mshr miss rate for overall accesses
412system.cpu.dcache.overall_mshr_miss_rate::total 0.005432 # mshr miss rate for overall accesses
413system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 17843.765411 # average ReadReq mshr miss latency
414system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17843.765411 # average ReadReq mshr miss latency
415system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 28363.739644 # average WriteReq mshr miss latency
416system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28363.739644 # average WriteReq mshr miss latency
417system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20025.443895 # average overall mshr miss latency
418system.cpu.dcache.demand_avg_mshr_miss_latency::total 20025.443895 # average overall mshr miss latency
419system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20025.443895 # average overall mshr miss latency
420system.cpu.dcache.overall_avg_mshr_miss_latency::total 20025.443895 # average overall mshr miss latency
421system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
422system.cpu.toL2Bus.throughput 139381638 # Throughput (bytes/s)
423system.cpu.toL2Bus.trans_dist::ReadReq 7223525 # Transaction distribution
424system.cpu.toL2Bus.trans_dist::ReadResp 7223525 # Transaction distribution
425system.cpu.toL2Bus.trans_dist::Writeback 3697956 # Transaction distribution
426system.cpu.toL2Bus.trans_dist::ReadExReq 1889827 # Transaction distribution
427system.cpu.toL2Bus.trans_dist::ReadExResp 1889827 # Transaction distribution
428system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1350 # Packet count per connected master and slave (bytes)
429system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 21923310 # Packet count per connected master and slave (bytes)
430system.cpu.toL2Bus.pkt_count::total 21924660 # Packet count per connected master and slave (bytes)
431system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 43200 # Cumulative packet size per connected master and slave (bytes)
432system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 819880512 # Cumulative packet size per connected master and slave (bytes)
433system.cpu.toL2Bus.tot_pkt_size::total 819923712 # Cumulative packet size per connected master and slave (bytes)
434system.cpu.toL2Bus.data_through_bus 819923712 # Total data (bytes)
435system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
436system.cpu.toL2Bus.reqLayer0.occupancy 10103610000 # Layer occupancy (ticks)
437system.cpu.toL2Bus.reqLayer0.utilization 0.2 # Layer utilization (%)
438system.cpu.toL2Bus.respLayer0.occupancy 1012500 # Layer occupancy (ticks)
439system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
440system.cpu.toL2Bus.respLayer1.occupancy 13669015500 # Layer occupancy (ticks)
441system.cpu.toL2Bus.respLayer1.utilization 0.2 # Layer utilization (%)
442
443---------- End Simulation Statistics ----------
|