1Redirecting stdout to build/ARM/tests/opt/long/se/60.bzip2/arm/linux/o3-timing/simout
2Redirecting stderr to build/ARM/tests/opt/long/se/60.bzip2/arm/linux/o3-timing/simerr
|
1gem5 Simulator System. http://gem5.org 2gem5 is copyrighted software; use the --copyright option for details. 3
|
6gem5 compiled Jan 23 2013 19:43:25
7gem5 started Jan 23 2013 21:12:52
8gem5 executing on ribera.cs.wisc.edu
|
4gem5 compiled Mar 3 2013 21:21:53 5gem5 started Mar 4 2013 01:41:28 6gem5 executing on zizzer |
7command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/60.bzip2/arm/linux/o3-timing -re tests/run.py build/ARM/tests/opt/long/se/60.bzip2/arm/linux/o3-timing 8Global frequency set at 1000000000000 ticks per second 9info: Entering event queue @ 0. Starting simulation... 10spec_init 11Loading Input Data 12Input data 1048576 bytes in length 13Compressing Input Data, level 7 14info: Increasing stack size by one page. 15info: Increasing stack size by one page. 16info: Increasing stack size by one page. 17Compressed data 198546 bytes in length 18Uncompressing Data 19Uncompressed data 1048576 bytes in length 20Uncompressed data compared correctly 21Compressing Input Data, level 9 22Compressed data 198677 bytes in length 23Uncompressing Data 24Uncompressed data 1048576 bytes in length 25Uncompressed data compared correctly 26Tested 1MB buffer: OK!
|
29Exiting @ tick 506353996500 because target called exit()
|
27Exiting @ tick 517371024000 because target called exit() |
|