config.ini (9265:8fe936e937bd) config.ini (9348:44d31345e360)
1[root]
2type=Root
3children=system
4full_system=false
5time_sync_enable=false
6time_sync_period=100000000000
7time_sync_spin_threshold=100000000
8
9[system]
10type=System
11children=cpu membus physmem
12boot_osflags=a
1[root]
2type=Root
3children=system
4full_system=false
5time_sync_enable=false
6time_sync_period=100000000000
7time_sync_spin_threshold=100000000
8
9[system]
10type=System
11children=cpu membus physmem
12boot_osflags=a
13clock=1
13clock=1000
14init_param=0
15kernel=
16load_addr_mask=1099511627775
17mem_mode=atomic
18memories=system.physmem
19num_work_ids=16
20readfile=
21symbolfile=
22work_begin_ckpt_count=0
23work_begin_cpu_id_exit=-1
24work_begin_exit_count=0
25work_cpus_ckpt_count=0
26work_end_ckpt_count=0
27work_end_exit_count=0
28work_item_id=-1
29system_port=system.membus.slave[0]
30
31[system.cpu]
32type=DerivO3CPU
14init_param=0
15kernel=
16load_addr_mask=1099511627775
17mem_mode=atomic
18memories=system.physmem
19num_work_ids=16
20readfile=
21symbolfile=
22work_begin_ckpt_count=0
23work_begin_cpu_id_exit=-1
24work_begin_exit_count=0
25work_cpus_ckpt_count=0
26work_end_ckpt_count=0
27work_end_exit_count=0
28work_item_id=-1
29system_port=system.membus.slave[0]
30
31[system.cpu]
32type=DerivO3CPU
33children=dcache dtb fuPool icache interrupts itb l2cache toL2Bus tracer workload
33children=dcache dtb fuPool icache interrupts isa itb l2cache toL2Bus tracer workload
34BTBEntries=4096
35BTBTagSize=16
36LFSTSize=1024
37LQEntries=32
38LSQCheckLoads=true
39LSQDepCheckShift=4
40RASSize=16
41SQEntries=32

--- 31 unchanged lines hidden (view full) ---

73globalHistoryBits=13
74globalPredictorSize=8192
75iewToCommitDelay=1
76iewToDecodeDelay=1
77iewToFetchDelay=1
78iewToRenameDelay=1
79instShiftAmt=2
80interrupts=system.cpu.interrupts
34BTBEntries=4096
35BTBTagSize=16
36LFSTSize=1024
37LQEntries=32
38LSQCheckLoads=true
39LSQDepCheckShift=4
40RASSize=16
41SQEntries=32

--- 31 unchanged lines hidden (view full) ---

73globalHistoryBits=13
74globalPredictorSize=8192
75iewToCommitDelay=1
76iewToDecodeDelay=1
77iewToFetchDelay=1
78iewToRenameDelay=1
79instShiftAmt=2
80interrupts=system.cpu.interrupts
81isa=system.cpu.isa
81issueToExecuteDelay=1
82issueWidth=8
83itb=system.cpu.itb
84localCtrBits=2
85localHistoryBits=11
86localHistoryTableSize=2048
87localPredictorSize=2048
88max_insts_all_threads=0

--- 35 unchanged lines hidden (view full) ---

124dcache_port=system.cpu.dcache.cpu_side
125icache_port=system.cpu.icache.cpu_side
126
127[system.cpu.dcache]
128type=BaseCache
129addr_ranges=0:18446744073709551615
130assoc=2
131block_size=64
82issueToExecuteDelay=1
83issueWidth=8
84itb=system.cpu.itb
85localCtrBits=2
86localHistoryBits=11
87localHistoryTableSize=2048
88localPredictorSize=2048
89max_insts_all_threads=0

--- 35 unchanged lines hidden (view full) ---

125dcache_port=system.cpu.dcache.cpu_side
126icache_port=system.cpu.icache.cpu_side
127
128[system.cpu.dcache]
129type=BaseCache
130addr_ranges=0:18446744073709551615
131assoc=2
132block_size=64
132clock=1
133clock=500
133forward_snoops=true
134hash_delay=1
134forward_snoops=true
135hash_delay=1
135hit_latency=1000
136hit_latency=2
136is_top_level=true
137max_miss_count=0
137is_top_level=true
138max_miss_count=0
138mshrs=10
139mshrs=4
139prefetch_on_access=false
140prefetcher=Null
141prioritizeRequests=false
142repl=Null
140prefetch_on_access=false
141prefetcher=Null
142prioritizeRequests=false
143repl=Null
143response_latency=1000
144response_latency=2
144size=262144
145subblock_size=0
146system=system
147tgts_per_mshr=20
148trace_addr=0
149two_queue=false
150write_buffers=8
151cpu_side=system.cpu.dcache_port
152mem_side=system.cpu.toL2Bus.slave[1]
153
154[system.cpu.dtb]
155type=ArmTLB
156children=walker
157size=64
158walker=system.cpu.dtb.walker
159
160[system.cpu.dtb.walker]
161type=ArmTableWalker
145size=262144
146subblock_size=0
147system=system
148tgts_per_mshr=20
149trace_addr=0
150two_queue=false
151write_buffers=8
152cpu_side=system.cpu.dcache_port
153mem_side=system.cpu.toL2Bus.slave[1]
154
155[system.cpu.dtb]
156type=ArmTLB
157children=walker
158size=64
159walker=system.cpu.dtb.walker
160
161[system.cpu.dtb.walker]
162type=ArmTableWalker
162clock=1
163clock=500
163num_squash_per_cycle=2
164sys=system
165port=system.cpu.toL2Bus.slave[3]
166
167[system.cpu.fuPool]
168type=FUPool
169children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
170FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8

--- 256 unchanged lines hidden (view full) ---

427opClass=IprAccess
428opLat=3
429
430[system.cpu.icache]
431type=BaseCache
432addr_ranges=0:18446744073709551615
433assoc=2
434block_size=64
164num_squash_per_cycle=2
165sys=system
166port=system.cpu.toL2Bus.slave[3]
167
168[system.cpu.fuPool]
169type=FUPool
170children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
171FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8

--- 256 unchanged lines hidden (view full) ---

428opClass=IprAccess
429opLat=3
430
431[system.cpu.icache]
432type=BaseCache
433addr_ranges=0:18446744073709551615
434assoc=2
435block_size=64
435clock=1
436clock=500
436forward_snoops=true
437hash_delay=1
437forward_snoops=true
438hash_delay=1
438hit_latency=1000
439hit_latency=2
439is_top_level=true
440max_miss_count=0
440is_top_level=true
441max_miss_count=0
441mshrs=10
442mshrs=4
442prefetch_on_access=false
443prefetcher=Null
444prioritizeRequests=false
445repl=Null
443prefetch_on_access=false
444prefetcher=Null
445prioritizeRequests=false
446repl=Null
446response_latency=1000
447response_latency=2
447size=131072
448subblock_size=0
449system=system
450tgts_per_mshr=20
451trace_addr=0
452two_queue=false
453write_buffers=8
454cpu_side=system.cpu.icache_port
455mem_side=system.cpu.toL2Bus.slave[0]
456
457[system.cpu.interrupts]
458type=ArmInterrupts
459
448size=131072
449subblock_size=0
450system=system
451tgts_per_mshr=20
452trace_addr=0
453two_queue=false
454write_buffers=8
455cpu_side=system.cpu.icache_port
456mem_side=system.cpu.toL2Bus.slave[0]
457
458[system.cpu.interrupts]
459type=ArmInterrupts
460
461[system.cpu.isa]
462type=ArmISA
463fpsid=1090793632
464id_isar0=34607377
465id_isar1=34677009
466id_isar2=555950401
467id_isar3=17899825
468id_isar4=268501314
469id_isar5=0
470id_mmfr0=3
471id_mmfr1=0
472id_mmfr2=19070976
473id_mmfr3=4027589137
474id_pfr0=49
475id_pfr1=1
476midr=890224640
477
460[system.cpu.itb]
461type=ArmTLB
462children=walker
463size=64
464walker=system.cpu.itb.walker
465
466[system.cpu.itb.walker]
467type=ArmTableWalker
478[system.cpu.itb]
479type=ArmTLB
480children=walker
481size=64
482walker=system.cpu.itb.walker
483
484[system.cpu.itb.walker]
485type=ArmTableWalker
468clock=1
486clock=500
469num_squash_per_cycle=2
470sys=system
471port=system.cpu.toL2Bus.slave[2]
472
473[system.cpu.l2cache]
474type=BaseCache
475addr_ranges=0:18446744073709551615
487num_squash_per_cycle=2
488sys=system
489port=system.cpu.toL2Bus.slave[2]
490
491[system.cpu.l2cache]
492type=BaseCache
493addr_ranges=0:18446744073709551615
476assoc=2
494assoc=8
477block_size=64
495block_size=64
478clock=1
496clock=500
479forward_snoops=true
480hash_delay=1
497forward_snoops=true
498hash_delay=1
481hit_latency=1000
499hit_latency=20
482is_top_level=false
483max_miss_count=0
500is_top_level=false
501max_miss_count=0
484mshrs=10
502mshrs=20
485prefetch_on_access=false
486prefetcher=Null
487prioritizeRequests=false
488repl=Null
503prefetch_on_access=false
504prefetcher=Null
505prioritizeRequests=false
506repl=Null
489response_latency=1000
507response_latency=20
490size=2097152
491subblock_size=0
492system=system
508size=2097152
509subblock_size=0
510system=system
493tgts_per_mshr=5
511tgts_per_mshr=12
494trace_addr=0
495two_queue=false
496write_buffers=8
497cpu_side=system.cpu.toL2Bus.master[0]
498mem_side=system.membus.slave[1]
499
500[system.cpu.toL2Bus]
501type=CoherentBus
502block_size=64
512trace_addr=0
513two_queue=false
514write_buffers=8
515cpu_side=system.cpu.toL2Bus.master[0]
516mem_side=system.membus.slave[1]
517
518[system.cpu.toL2Bus]
519type=CoherentBus
520block_size=64
503clock=1000
521clock=500
504header_cycles=1
505use_default_range=false
522header_cycles=1
523use_default_range=false
506width=8
524width=32
507master=system.cpu.l2cache.cpu_side
508slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port
509
510[system.cpu.tracer]
511type=ExeTracer
512
513[system.cpu.workload]
514type=LiveProcess

--- 20 unchanged lines hidden (view full) ---

535clock=1000
536header_cycles=1
537use_default_range=false
538width=8
539master=system.physmem.port
540slave=system.system_port system.cpu.l2cache.mem_side
541
542[system.physmem]
525master=system.cpu.l2cache.cpu_side
526slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port
527
528[system.cpu.tracer]
529type=ExeTracer
530
531[system.cpu.workload]
532type=LiveProcess

--- 20 unchanged lines hidden (view full) ---

553clock=1000
554header_cycles=1
555use_default_range=false
556width=8
557master=system.physmem.port
558slave=system.system_port system.cpu.l2cache.mem_side
559
560[system.physmem]
543type=SimpleMemory
544bandwidth=73.000000
545clock=1
561type=SimpleDRAM
562addr_mapping=openmap
563banks_per_rank=8
564clock=1000
546conf_table_reported=false
547in_addr_map=true
565conf_table_reported=false
566in_addr_map=true
548latency=30000
549latency_var=0
567lines_per_rowbuffer=64
568mem_sched_policy=fcfs
550null=false
569null=false
570page_policy=open
551range=0:134217727
571range=0:134217727
572ranks_per_channel=2
573read_buffer_size=32
574tBURST=4000
575tCL=14000
576tRCD=14000
577tREFI=7800000
578tRFC=300000
579tRP=14000
580tWTR=1000
581write_buffer_size=32
582write_thresh_perc=70
552zero=false
553port=system.membus.master[0]
554
583zero=false
584port=system.membus.master[0]
585