Cross Reference: /gem5/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/config.ini

Deleted Added

sdiff udiff text old ( 9620:89aa34e10625 ) new ( 9885:afd9ea6101d9 )

full compact

config.ini (9620:89aa34e10625)	config.ini (9885:afd9ea6101d9)
1[root] 2type=Root 3children=system 4full_system=false 5time_sync_enable=false 6time_sync_period=100000000000 7time_sync_spin_threshold=100000000 8 9[system] 10type=System	1[root] 2type=Root 3children=system 4full_system=false 5time_sync_enable=false 6time_sync_period=100000000000 7time_sync_spin_threshold=100000000 8 9[system] 10type=System
11children=cpu membus physmem	11children=clk_domain cpu cpu_clk_domain membus physmem voltage_domain
12boot_osflags=a	12boot_osflags=a
13clock=1000	13cache_line_size=64 14clk_domain=system.clk_domain
14init_param=0 15kernel= 16load_addr_mask=1099511627775 17mem_mode=timing 18mem_ranges= 19memories=system.physmem 20num_work_ids=16 21readfile= 22symbolfile= 23work_begin_ckpt_count=0 24work_begin_cpu_id_exit=-1 25work_begin_exit_count=0 26work_cpus_ckpt_count=0 27work_end_ckpt_count=0 28work_end_exit_count=0 29work_item_id=-1 30system_port=system.membus.slave[0] 31	15init_param=0 16kernel= 17load_addr_mask=1099511627775 18mem_mode=timing 19mem_ranges= 20memories=system.physmem 21num_work_ids=16 22readfile= 23symbolfile= 24work_begin_ckpt_count=0 25work_begin_cpu_id_exit=-1 26work_begin_exit_count=0 27work_cpus_ckpt_count=0 28work_end_ckpt_count=0 29work_end_exit_count=0 30work_item_id=-1 31system_port=system.membus.slave[0] 32
	33[system.clk_domain] 34type=SrcClockDomain 35clock=1000 36voltage_domain=system.voltage_domain 37
32[system.cpu] 33type=DerivO3CPU 34children=branchPred dcache dtb fuPool icache interrupts isa itb l2cache toL2Bus tracer workload 35LFSTSize=1024 36LQEntries=32 37LSQCheckLoads=true 38LSQDepCheckShift=4 39SQEntries=32 40SSITSize=1024 41activity=0 42backComSize=5 43branchPred=system.cpu.branchPred 44cachePorts=200 45checker=Null	38[system.cpu] 39type=DerivO3CPU 40children=branchPred dcache dtb fuPool icache interrupts isa itb l2cache toL2Bus tracer workload 41LFSTSize=1024 42LQEntries=32 43LSQCheckLoads=true 44LSQDepCheckShift=4 45SQEntries=32 46SSITSize=1024 47activity=0 48backComSize=5 49branchPred=system.cpu.branchPred 50cachePorts=200 51checker=Null
46clock=500	52clk_domain=system.cpu_clk_domain
47commitToDecodeDelay=1 48commitToFetchDelay=1 49commitToIEWDelay=1 50commitToRenameDelay=1 51commitWidth=8 52cpu_id=0 53decodeToFetchDelay=1 54decodeToRenameDelay=1 55decodeWidth=8 56dispatchWidth=8 57do_checkpoint_insts=true 58do_quiesce=true 59do_statistics_insts=true 60dtb=system.cpu.dtb 61fetchToDecodeDelay=1 62fetchTrapLatency=1 63fetchWidth=8 64forwardComSize=5 65fuPool=system.cpu.fuPool 66function_trace=false 67function_trace_start=0 68iewToCommitDelay=1 69iewToDecodeDelay=1 70iewToFetchDelay=1 71iewToRenameDelay=1 72interrupts=system.cpu.interrupts 73isa=system.cpu.isa 74issueToExecuteDelay=1 75issueWidth=8 76itb=system.cpu.itb 77max_insts_all_threads=0 78max_insts_any_thread=0 79max_loads_all_threads=0 80max_loads_any_thread=0 81needsTSO=false 82numIQEntries=64 83numPhysFloatRegs=256 84numPhysIntRegs=256 85numROBEntries=192 86numRobs=1 87numThreads=1 88profile=0 89progress_interval=0 90renameToDecodeDelay=1 91renameToFetchDelay=1 92renameToIEWDelay=2 93renameToROBDelay=1 94renameWidth=8	53commitToDecodeDelay=1 54commitToFetchDelay=1 55commitToIEWDelay=1 56commitToRenameDelay=1 57commitWidth=8 58cpu_id=0 59decodeToFetchDelay=1 60decodeToRenameDelay=1 61decodeWidth=8 62dispatchWidth=8 63do_checkpoint_insts=true 64do_quiesce=true 65do_statistics_insts=true 66dtb=system.cpu.dtb 67fetchToDecodeDelay=1 68fetchTrapLatency=1 69fetchWidth=8 70forwardComSize=5 71fuPool=system.cpu.fuPool 72function_trace=false 73function_trace_start=0 74iewToCommitDelay=1 75iewToDecodeDelay=1 76iewToFetchDelay=1 77iewToRenameDelay=1 78interrupts=system.cpu.interrupts 79isa=system.cpu.isa 80issueToExecuteDelay=1 81issueWidth=8 82itb=system.cpu.itb 83max_insts_all_threads=0 84max_insts_any_thread=0 85max_loads_all_threads=0 86max_loads_any_thread=0 87needsTSO=false 88numIQEntries=64 89numPhysFloatRegs=256 90numPhysIntRegs=256 91numROBEntries=192 92numRobs=1 93numThreads=1 94profile=0 95progress_interval=0 96renameToDecodeDelay=1 97renameToFetchDelay=1 98renameToIEWDelay=2 99renameToROBDelay=1 100renameWidth=8
	101simpoint_start_insts=
95smtCommitPolicy=RoundRobin 96smtFetchPolicy=SingleThread 97smtIQPolicy=Partitioned 98smtIQThreshold=100 99smtLSQPolicy=Partitioned 100smtLSQThreshold=100 101smtNumFetchingThreads=1 102smtROBPolicy=Partitioned 103smtROBThreshold=100 104squashWidth=8 105store_set_clear_period=250000 106switched_out=false 107system=system 108tracer=system.cpu.tracer 109trapLatency=13 110wbDepth=1 111wbWidth=8 112workload=system.cpu.workload 113dcache_port=system.cpu.dcache.cpu_side 114icache_port=system.cpu.icache.cpu_side 115 116[system.cpu.branchPred] 117type=BranchPredictor 118BTBEntries=4096 119BTBTagSize=16 120RASSize=16 121choiceCtrBits=2 122choicePredictorSize=8192 123globalCtrBits=2	102smtCommitPolicy=RoundRobin 103smtFetchPolicy=SingleThread 104smtIQPolicy=Partitioned 105smtIQThreshold=100 106smtLSQPolicy=Partitioned 107smtLSQThreshold=100 108smtNumFetchingThreads=1 109smtROBPolicy=Partitioned 110smtROBThreshold=100 111squashWidth=8 112store_set_clear_period=250000 113switched_out=false 114system=system 115tracer=system.cpu.tracer 116trapLatency=13 117wbDepth=1 118wbWidth=8 119workload=system.cpu.workload 120dcache_port=system.cpu.dcache.cpu_side 121icache_port=system.cpu.icache.cpu_side 122 123[system.cpu.branchPred] 124type=BranchPredictor 125BTBEntries=4096 126BTBTagSize=16 127RASSize=16 128choiceCtrBits=2 129choicePredictorSize=8192 130globalCtrBits=2
124globalHistoryBits=13
125globalPredictorSize=8192 126instShiftAmt=2 127localCtrBits=2	131globalPredictorSize=8192 132instShiftAmt=2 133localCtrBits=2
128localHistoryBits=11
129localHistoryTableSize=2048 130localPredictorSize=2048 131numThreads=1 132predType=tournament 133 134[system.cpu.dcache] 135type=BaseCache	134localHistoryTableSize=2048 135localPredictorSize=2048 136numThreads=1 137predType=tournament 138 139[system.cpu.dcache] 140type=BaseCache
	141children=tags
136addr_ranges=0:18446744073709551615 137assoc=2	142addr_ranges=0:18446744073709551615 143assoc=2
138block_size=64 139clock=500	144clk_domain=system.cpu_clk_domain
140forward_snoops=true 141hit_latency=2 142is_top_level=true 143max_miss_count=0 144mshrs=4 145prefetch_on_access=false 146prefetcher=Null 147response_latency=2 148size=262144 149system=system	145forward_snoops=true 146hit_latency=2 147is_top_level=true 148max_miss_count=0 149mshrs=4 150prefetch_on_access=false 151prefetcher=Null 152response_latency=2 153size=262144 154system=system
	155tags=system.cpu.dcache.tags
150tgts_per_mshr=20 151two_queue=false 152write_buffers=8 153cpu_side=system.cpu.dcache_port 154mem_side=system.cpu.toL2Bus.slave[1] 155	156tgts_per_mshr=20 157two_queue=false 158write_buffers=8 159cpu_side=system.cpu.dcache_port 160mem_side=system.cpu.toL2Bus.slave[1] 161
	162[system.cpu.dcache.tags] 163type=LRU 164assoc=2 165block_size=64 166clk_domain=system.cpu_clk_domain 167hit_latency=2 168size=262144 169
156[system.cpu.dtb] 157type=ArmTLB 158children=walker 159size=64 160walker=system.cpu.dtb.walker 161 162[system.cpu.dtb.walker] 163type=ArmTableWalker	170[system.cpu.dtb] 171type=ArmTLB 172children=walker 173size=64 174walker=system.cpu.dtb.walker 175 176[system.cpu.dtb.walker] 177type=ArmTableWalker
164clock=500	178clk_domain=system.cpu_clk_domain
165num_squash_per_cycle=2 166sys=system 167port=system.cpu.toL2Bus.slave[3] 168 169[system.cpu.fuPool] 170type=FUPool 171children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 172FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8 173 174[system.cpu.fuPool.FUList0] 175type=FUDesc 176children=opList 177count=6 178opList=system.cpu.fuPool.FUList0.opList 179 180[system.cpu.fuPool.FUList0.opList] 181type=OpDesc 182issueLat=1 183opClass=IntAlu 184opLat=1 185 186[system.cpu.fuPool.FUList1] 187type=FUDesc 188children=opList0 opList1 189count=2 190opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1 191 192[system.cpu.fuPool.FUList1.opList0] 193type=OpDesc 194issueLat=1 195opClass=IntMult 196opLat=3 197 198[system.cpu.fuPool.FUList1.opList1] 199type=OpDesc 200issueLat=19 201opClass=IntDiv 202opLat=20 203 204[system.cpu.fuPool.FUList2] 205type=FUDesc 206children=opList0 opList1 opList2 207count=4 208opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1 system.cpu.fuPool.FUList2.opList2 209 210[system.cpu.fuPool.FUList2.opList0] 211type=OpDesc 212issueLat=1 213opClass=FloatAdd 214opLat=2 215 216[system.cpu.fuPool.FUList2.opList1] 217type=OpDesc 218issueLat=1 219opClass=FloatCmp 220opLat=2 221 222[system.cpu.fuPool.FUList2.opList2] 223type=OpDesc 224issueLat=1 225opClass=FloatCvt 226opLat=2 227 228[system.cpu.fuPool.FUList3] 229type=FUDesc 230children=opList0 opList1 opList2 231count=2 232opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1 system.cpu.fuPool.FUList3.opList2 233 234[system.cpu.fuPool.FUList3.opList0] 235type=OpDesc 236issueLat=1 237opClass=FloatMult 238opLat=4 239 240[system.cpu.fuPool.FUList3.opList1] 241type=OpDesc 242issueLat=12 243opClass=FloatDiv 244opLat=12 245 246[system.cpu.fuPool.FUList3.opList2] 247type=OpDesc 248issueLat=24 249opClass=FloatSqrt 250opLat=24 251 252[system.cpu.fuPool.FUList4] 253type=FUDesc 254children=opList 255count=0 256opList=system.cpu.fuPool.FUList4.opList 257 258[system.cpu.fuPool.FUList4.opList] 259type=OpDesc 260issueLat=1 261opClass=MemRead 262opLat=1 263 264[system.cpu.fuPool.FUList5] 265type=FUDesc 266children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 267count=4 268opList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.FUList5.opList01 system.cpu.fuPool.FUList5.opList02 system.cpu.fuPool.FUList5.opList03 system.cpu.fuPool.FUList5.opList04 system.cpu.fuPool.FUList5.opList05 system.cpu.fuPool.FUList5.opList06 system.cpu.fuPool.FUList5.opList07 system.cpu.fuPool.FUList5.opList08 system.cpu.fuPool.FUList5.opList09 system.cpu.fuPool.FUList5.opList10 system.cpu.fuPool.FUList5.opList11 system.cpu.fuPool.FUList5.opList12 system.cpu.fuPool.FUList5.opList13 system.cpu.fuPool.FUList5.opList14 system.cpu.fuPool.FUList5.opList15 system.cpu.fuPool.FUList5.opList16 system.cpu.fuPool.FUList5.opList17 system.cpu.fuPool.FUList5.opList18 system.cpu.fuPool.FUList5.opList19 269 270[system.cpu.fuPool.FUList5.opList00] 271type=OpDesc 272issueLat=1 273opClass=SimdAdd 274opLat=1 275 276[system.cpu.fuPool.FUList5.opList01] 277type=OpDesc 278issueLat=1 279opClass=SimdAddAcc 280opLat=1 281 282[system.cpu.fuPool.FUList5.opList02] 283type=OpDesc 284issueLat=1 285opClass=SimdAlu 286opLat=1 287 288[system.cpu.fuPool.FUList5.opList03] 289type=OpDesc 290issueLat=1 291opClass=SimdCmp 292opLat=1 293 294[system.cpu.fuPool.FUList5.opList04] 295type=OpDesc 296issueLat=1 297opClass=SimdCvt 298opLat=1 299 300[system.cpu.fuPool.FUList5.opList05] 301type=OpDesc 302issueLat=1 303opClass=SimdMisc 304opLat=1 305 306[system.cpu.fuPool.FUList5.opList06] 307type=OpDesc 308issueLat=1 309opClass=SimdMult 310opLat=1 311 312[system.cpu.fuPool.FUList5.opList07] 313type=OpDesc 314issueLat=1 315opClass=SimdMultAcc 316opLat=1 317 318[system.cpu.fuPool.FUList5.opList08] 319type=OpDesc 320issueLat=1 321opClass=SimdShift 322opLat=1 323 324[system.cpu.fuPool.FUList5.opList09] 325type=OpDesc 326issueLat=1 327opClass=SimdShiftAcc 328opLat=1 329 330[system.cpu.fuPool.FUList5.opList10] 331type=OpDesc 332issueLat=1 333opClass=SimdSqrt 334opLat=1 335 336[system.cpu.fuPool.FUList5.opList11] 337type=OpDesc 338issueLat=1 339opClass=SimdFloatAdd 340opLat=1 341 342[system.cpu.fuPool.FUList5.opList12] 343type=OpDesc 344issueLat=1 345opClass=SimdFloatAlu 346opLat=1 347 348[system.cpu.fuPool.FUList5.opList13] 349type=OpDesc 350issueLat=1 351opClass=SimdFloatCmp 352opLat=1 353 354[system.cpu.fuPool.FUList5.opList14] 355type=OpDesc 356issueLat=1 357opClass=SimdFloatCvt 358opLat=1 359 360[system.cpu.fuPool.FUList5.opList15] 361type=OpDesc 362issueLat=1 363opClass=SimdFloatDiv 364opLat=1 365 366[system.cpu.fuPool.FUList5.opList16] 367type=OpDesc 368issueLat=1 369opClass=SimdFloatMisc 370opLat=1 371 372[system.cpu.fuPool.FUList5.opList17] 373type=OpDesc 374issueLat=1 375opClass=SimdFloatMult 376opLat=1 377 378[system.cpu.fuPool.FUList5.opList18] 379type=OpDesc 380issueLat=1 381opClass=SimdFloatMultAcc 382opLat=1 383 384[system.cpu.fuPool.FUList5.opList19] 385type=OpDesc 386issueLat=1 387opClass=SimdFloatSqrt 388opLat=1 389 390[system.cpu.fuPool.FUList6] 391type=FUDesc 392children=opList 393count=0 394opList=system.cpu.fuPool.FUList6.opList 395 396[system.cpu.fuPool.FUList6.opList] 397type=OpDesc 398issueLat=1 399opClass=MemWrite 400opLat=1 401 402[system.cpu.fuPool.FUList7] 403type=FUDesc 404children=opList0 opList1 405count=4 406opList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FUList7.opList1 407 408[system.cpu.fuPool.FUList7.opList0] 409type=OpDesc 410issueLat=1 411opClass=MemRead 412opLat=1 413 414[system.cpu.fuPool.FUList7.opList1] 415type=OpDesc 416issueLat=1 417opClass=MemWrite 418opLat=1 419 420[system.cpu.fuPool.FUList8] 421type=FUDesc 422children=opList 423count=1 424opList=system.cpu.fuPool.FUList8.opList 425 426[system.cpu.fuPool.FUList8.opList] 427type=OpDesc 428issueLat=3 429opClass=IprAccess 430opLat=3 431 432[system.cpu.icache] 433type=BaseCache	179num_squash_per_cycle=2 180sys=system 181port=system.cpu.toL2Bus.slave[3] 182 183[system.cpu.fuPool] 184type=FUPool 185children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 186FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8 187 188[system.cpu.fuPool.FUList0] 189type=FUDesc 190children=opList 191count=6 192opList=system.cpu.fuPool.FUList0.opList 193 194[system.cpu.fuPool.FUList0.opList] 195type=OpDesc 196issueLat=1 197opClass=IntAlu 198opLat=1 199 200[system.cpu.fuPool.FUList1] 201type=FUDesc 202children=opList0 opList1 203count=2 204opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1 205 206[system.cpu.fuPool.FUList1.opList0] 207type=OpDesc 208issueLat=1 209opClass=IntMult 210opLat=3 211 212[system.cpu.fuPool.FUList1.opList1] 213type=OpDesc 214issueLat=19 215opClass=IntDiv 216opLat=20 217 218[system.cpu.fuPool.FUList2] 219type=FUDesc 220children=opList0 opList1 opList2 221count=4 222opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1 system.cpu.fuPool.FUList2.opList2 223 224[system.cpu.fuPool.FUList2.opList0] 225type=OpDesc 226issueLat=1 227opClass=FloatAdd 228opLat=2 229 230[system.cpu.fuPool.FUList2.opList1] 231type=OpDesc 232issueLat=1 233opClass=FloatCmp 234opLat=2 235 236[system.cpu.fuPool.FUList2.opList2] 237type=OpDesc 238issueLat=1 239opClass=FloatCvt 240opLat=2 241 242[system.cpu.fuPool.FUList3] 243type=FUDesc 244children=opList0 opList1 opList2 245count=2 246opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1 system.cpu.fuPool.FUList3.opList2 247 248[system.cpu.fuPool.FUList3.opList0] 249type=OpDesc 250issueLat=1 251opClass=FloatMult 252opLat=4 253 254[system.cpu.fuPool.FUList3.opList1] 255type=OpDesc 256issueLat=12 257opClass=FloatDiv 258opLat=12 259 260[system.cpu.fuPool.FUList3.opList2] 261type=OpDesc 262issueLat=24 263opClass=FloatSqrt 264opLat=24 265 266[system.cpu.fuPool.FUList4] 267type=FUDesc 268children=opList 269count=0 270opList=system.cpu.fuPool.FUList4.opList 271 272[system.cpu.fuPool.FUList4.opList] 273type=OpDesc 274issueLat=1 275opClass=MemRead 276opLat=1 277 278[system.cpu.fuPool.FUList5] 279type=FUDesc 280children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 281count=4 282opList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.FUList5.opList01 system.cpu.fuPool.FUList5.opList02 system.cpu.fuPool.FUList5.opList03 system.cpu.fuPool.FUList5.opList04 system.cpu.fuPool.FUList5.opList05 system.cpu.fuPool.FUList5.opList06 system.cpu.fuPool.FUList5.opList07 system.cpu.fuPool.FUList5.opList08 system.cpu.fuPool.FUList5.opList09 system.cpu.fuPool.FUList5.opList10 system.cpu.fuPool.FUList5.opList11 system.cpu.fuPool.FUList5.opList12 system.cpu.fuPool.FUList5.opList13 system.cpu.fuPool.FUList5.opList14 system.cpu.fuPool.FUList5.opList15 system.cpu.fuPool.FUList5.opList16 system.cpu.fuPool.FUList5.opList17 system.cpu.fuPool.FUList5.opList18 system.cpu.fuPool.FUList5.opList19 283 284[system.cpu.fuPool.FUList5.opList00] 285type=OpDesc 286issueLat=1 287opClass=SimdAdd 288opLat=1 289 290[system.cpu.fuPool.FUList5.opList01] 291type=OpDesc 292issueLat=1 293opClass=SimdAddAcc 294opLat=1 295 296[system.cpu.fuPool.FUList5.opList02] 297type=OpDesc 298issueLat=1 299opClass=SimdAlu 300opLat=1 301 302[system.cpu.fuPool.FUList5.opList03] 303type=OpDesc 304issueLat=1 305opClass=SimdCmp 306opLat=1 307 308[system.cpu.fuPool.FUList5.opList04] 309type=OpDesc 310issueLat=1 311opClass=SimdCvt 312opLat=1 313 314[system.cpu.fuPool.FUList5.opList05] 315type=OpDesc 316issueLat=1 317opClass=SimdMisc 318opLat=1 319 320[system.cpu.fuPool.FUList5.opList06] 321type=OpDesc 322issueLat=1 323opClass=SimdMult 324opLat=1 325 326[system.cpu.fuPool.FUList5.opList07] 327type=OpDesc 328issueLat=1 329opClass=SimdMultAcc 330opLat=1 331 332[system.cpu.fuPool.FUList5.opList08] 333type=OpDesc 334issueLat=1 335opClass=SimdShift 336opLat=1 337 338[system.cpu.fuPool.FUList5.opList09] 339type=OpDesc 340issueLat=1 341opClass=SimdShiftAcc 342opLat=1 343 344[system.cpu.fuPool.FUList5.opList10] 345type=OpDesc 346issueLat=1 347opClass=SimdSqrt 348opLat=1 349 350[system.cpu.fuPool.FUList5.opList11] 351type=OpDesc 352issueLat=1 353opClass=SimdFloatAdd 354opLat=1 355 356[system.cpu.fuPool.FUList5.opList12] 357type=OpDesc 358issueLat=1 359opClass=SimdFloatAlu 360opLat=1 361 362[system.cpu.fuPool.FUList5.opList13] 363type=OpDesc 364issueLat=1 365opClass=SimdFloatCmp 366opLat=1 367 368[system.cpu.fuPool.FUList5.opList14] 369type=OpDesc 370issueLat=1 371opClass=SimdFloatCvt 372opLat=1 373 374[system.cpu.fuPool.FUList5.opList15] 375type=OpDesc 376issueLat=1 377opClass=SimdFloatDiv 378opLat=1 379 380[system.cpu.fuPool.FUList5.opList16] 381type=OpDesc 382issueLat=1 383opClass=SimdFloatMisc 384opLat=1 385 386[system.cpu.fuPool.FUList5.opList17] 387type=OpDesc 388issueLat=1 389opClass=SimdFloatMult 390opLat=1 391 392[system.cpu.fuPool.FUList5.opList18] 393type=OpDesc 394issueLat=1 395opClass=SimdFloatMultAcc 396opLat=1 397 398[system.cpu.fuPool.FUList5.opList19] 399type=OpDesc 400issueLat=1 401opClass=SimdFloatSqrt 402opLat=1 403 404[system.cpu.fuPool.FUList6] 405type=FUDesc 406children=opList 407count=0 408opList=system.cpu.fuPool.FUList6.opList 409 410[system.cpu.fuPool.FUList6.opList] 411type=OpDesc 412issueLat=1 413opClass=MemWrite 414opLat=1 415 416[system.cpu.fuPool.FUList7] 417type=FUDesc 418children=opList0 opList1 419count=4 420opList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FUList7.opList1 421 422[system.cpu.fuPool.FUList7.opList0] 423type=OpDesc 424issueLat=1 425opClass=MemRead 426opLat=1 427 428[system.cpu.fuPool.FUList7.opList1] 429type=OpDesc 430issueLat=1 431opClass=MemWrite 432opLat=1 433 434[system.cpu.fuPool.FUList8] 435type=FUDesc 436children=opList 437count=1 438opList=system.cpu.fuPool.FUList8.opList 439 440[system.cpu.fuPool.FUList8.opList] 441type=OpDesc 442issueLat=3 443opClass=IprAccess 444opLat=3 445 446[system.cpu.icache] 447type=BaseCache
	448children=tags
434addr_ranges=0:18446744073709551615 435assoc=2	449addr_ranges=0:18446744073709551615 450assoc=2
436block_size=64 437clock=500	451clk_domain=system.cpu_clk_domain
438forward_snoops=true 439hit_latency=2 440is_top_level=true 441max_miss_count=0 442mshrs=4 443prefetch_on_access=false 444prefetcher=Null 445response_latency=2 446size=131072 447system=system	452forward_snoops=true 453hit_latency=2 454is_top_level=true 455max_miss_count=0 456mshrs=4 457prefetch_on_access=false 458prefetcher=Null 459response_latency=2 460size=131072 461system=system
	462tags=system.cpu.icache.tags
448tgts_per_mshr=20 449two_queue=false 450write_buffers=8 451cpu_side=system.cpu.icache_port 452mem_side=system.cpu.toL2Bus.slave[0] 453	463tgts_per_mshr=20 464two_queue=false 465write_buffers=8 466cpu_side=system.cpu.icache_port 467mem_side=system.cpu.toL2Bus.slave[0] 468
	469[system.cpu.icache.tags] 470type=LRU 471assoc=2 472block_size=64 473clk_domain=system.cpu_clk_domain 474hit_latency=2 475size=131072 476
454[system.cpu.interrupts] 455type=ArmInterrupts 456 457[system.cpu.isa] 458type=ArmISA 459fpsid=1090793632 460id_isar0=34607377 461id_isar1=34677009 462id_isar2=555950401 463id_isar3=17899825 464id_isar4=268501314 465id_isar5=0 466id_mmfr0=3 467id_mmfr1=0 468id_mmfr2=19070976 469id_mmfr3=4027589137 470id_pfr0=49 471id_pfr1=1 472midr=890224640 473 474[system.cpu.itb] 475type=ArmTLB 476children=walker 477size=64 478walker=system.cpu.itb.walker 479 480[system.cpu.itb.walker] 481type=ArmTableWalker	477[system.cpu.interrupts] 478type=ArmInterrupts 479 480[system.cpu.isa] 481type=ArmISA 482fpsid=1090793632 483id_isar0=34607377 484id_isar1=34677009 485id_isar2=555950401 486id_isar3=17899825 487id_isar4=268501314 488id_isar5=0 489id_mmfr0=3 490id_mmfr1=0 491id_mmfr2=19070976 492id_mmfr3=4027589137 493id_pfr0=49 494id_pfr1=1 495midr=890224640 496 497[system.cpu.itb] 498type=ArmTLB 499children=walker 500size=64 501walker=system.cpu.itb.walker 502 503[system.cpu.itb.walker] 504type=ArmTableWalker
482clock=500	505clk_domain=system.cpu_clk_domain
483num_squash_per_cycle=2 484sys=system 485port=system.cpu.toL2Bus.slave[2] 486 487[system.cpu.l2cache] 488type=BaseCache	506num_squash_per_cycle=2 507sys=system 508port=system.cpu.toL2Bus.slave[2] 509 510[system.cpu.l2cache] 511type=BaseCache
	512children=tags
489addr_ranges=0:18446744073709551615 490assoc=8	513addr_ranges=0:18446744073709551615 514assoc=8
491block_size=64 492clock=500	515clk_domain=system.cpu_clk_domain
493forward_snoops=true 494hit_latency=20 495is_top_level=false 496max_miss_count=0 497mshrs=20 498prefetch_on_access=false 499prefetcher=Null 500response_latency=20 501size=2097152 502system=system	516forward_snoops=true 517hit_latency=20 518is_top_level=false 519max_miss_count=0 520mshrs=20 521prefetch_on_access=false 522prefetcher=Null 523response_latency=20 524size=2097152 525system=system
	526tags=system.cpu.l2cache.tags
503tgts_per_mshr=12 504two_queue=false 505write_buffers=8 506cpu_side=system.cpu.toL2Bus.master[0] 507mem_side=system.membus.slave[1] 508	527tgts_per_mshr=12 528two_queue=false 529write_buffers=8 530cpu_side=system.cpu.toL2Bus.master[0] 531mem_side=system.membus.slave[1] 532
	533[system.cpu.l2cache.tags] 534type=LRU 535assoc=8 536block_size=64 537clk_domain=system.cpu_clk_domain 538hit_latency=20 539size=2097152 540
509[system.cpu.toL2Bus] 510type=CoherentBus	541[system.cpu.toL2Bus] 542type=CoherentBus
511block_size=64 512clock=500	543clk_domain=system.cpu_clk_domain
513header_cycles=1 514system=system 515use_default_range=false 516width=32 517master=system.cpu.l2cache.cpu_side 518slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port 519 520[system.cpu.tracer] 521type=ExeTracer 522 523[system.cpu.workload] 524type=LiveProcess 525cmd=bzip2 input.source 1 526cwd=build/ARM/tests/opt/long/se/60.bzip2/arm/linux/o3-timing 527egid=100 528env= 529errout=cerr 530euid=100	544header_cycles=1 545system=system 546use_default_range=false 547width=32 548master=system.cpu.l2cache.cpu_side 549slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port 550 551[system.cpu.tracer] 552type=ExeTracer 553 554[system.cpu.workload] 555type=LiveProcess 556cmd=bzip2 input.source 1 557cwd=build/ARM/tests/opt/long/se/60.bzip2/arm/linux/o3-timing 558egid=100 559env= 560errout=cerr 561euid=100
531executable=/scratch/nilay/GEM5/dist/m5/cpu2000/binaries/arm/linux/bzip2	562executable=/dist/m5/cpu2000/binaries/arm/linux/bzip2
532gid=100 533input=cin 534max_stack_size=67108864 535output=cout 536pid=100 537ppid=99 538simpoint=0 539system=system 540uid=100 541	563gid=100 564input=cin 565max_stack_size=67108864 566output=cout 567pid=100 568ppid=99 569simpoint=0 570system=system 571uid=100 572
	573[system.cpu_clk_domain] 574type=SrcClockDomain 575clock=500 576voltage_domain=system.voltage_domain 577
542[system.membus] 543type=CoherentBus	578[system.membus] 579type=CoherentBus
544block_size=64 545clock=1000	580clk_domain=system.clk_domain
546header_cycles=1 547system=system 548use_default_range=false 549width=8 550master=system.physmem.port 551slave=system.system_port system.cpu.l2cache.mem_side 552 553[system.physmem] 554type=SimpleDRAM 555activation_limit=4	581header_cycles=1 582system=system 583use_default_range=false 584width=8 585master=system.physmem.port 586slave=system.system_port system.cpu.l2cache.mem_side 587 588[system.physmem] 589type=SimpleDRAM 590activation_limit=4
556addr_mapping=openmap	591addr_mapping=RaBaChCo
557banks_per_rank=8	592banks_per_rank=8
	593burst_length=8
558channels=1	594channels=1
559clock=1000 560conf_table_reported=false	595clk_domain=system.clk_domain 596conf_table_reported=true 597device_bus_width=8 598device_rowbuffer_size=1024 599devices_per_rank=8
561in_addr_map=true	600in_addr_map=true
562lines_per_rowbuffer=32
563mem_sched_policy=frfcfs 564null=false 565page_policy=open 566range=0:134217727 567ranks_per_channel=2 568read_buffer_size=32	601mem_sched_policy=frfcfs 602null=false 603page_policy=open 604range=0:134217727 605ranks_per_channel=2 606read_buffer_size=32
	607static_backend_latency=10000 608static_frontend_latency=10000
569tBURST=5000 570tCL=13750 571tRCD=13750 572tREFI=7800000 573tRFC=300000 574tRP=13750 575tWTR=7500 576tXAW=40000 577write_buffer_size=32 578write_thresh_perc=70	609tBURST=5000 610tCL=13750 611tRCD=13750 612tREFI=7800000 613tRFC=300000 614tRP=13750 615tWTR=7500 616tXAW=40000 617write_buffer_size=32 618write_thresh_perc=70
579zero=false
580port=system.membus.master[0] 581	619port=system.membus.master[0] 620
	621[system.voltage_domain] 622type=VoltageDomain 623voltage=1.000000 624