3,5c3,5
< sim_seconds 1.150228 # Number of seconds simulated
< sim_ticks 1150227786500 # Number of ticks simulated
< final_tick 1150227786500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
---
> sim_seconds 1.150356 # Number of seconds simulated
> sim_ticks 1150356296500 # Number of ticks simulated
> final_tick 1150356296500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
7,11c7,11
< host_inst_rate 394229 # Simulator instruction rate (inst/s)
< host_op_rate 424722 # Simulator op (including micro ops) rate (op/s)
< host_tick_rate 293579950 # Simulator tick rate (ticks/s)
< host_mem_usage 273524 # Number of bytes of host memory used
< host_seconds 3917.94 # Real time elapsed on the host
---
> host_inst_rate 374766 # Simulator instruction rate (inst/s)
> host_op_rate 403753 # Simulator op (including micro ops) rate (op/s)
> host_tick_rate 279117141 # Simulator tick rate (ticks/s)
> host_mem_usage 273688 # Number of bytes of host memory used
> host_seconds 4121.41 # Real time elapsed on the host
16c16
< system.physmem.pwrStateResidencyTicks::UNDEFINED 1150227786500 # Cumulative time (in ticks) in various power states
---
> system.physmem.pwrStateResidencyTicks::UNDEFINED 1150356296500 # Cumulative time (in ticks) in various power states
18,19c18,19
< system.physmem.bytes_read::cpu.data 132094848 # Number of bytes read from this memory
< system.physmem.bytes_read::total 132145088 # Number of bytes read from this memory
---
> system.physmem.bytes_read::cpu.data 132097728 # Number of bytes read from this memory
> system.physmem.bytes_read::total 132147968 # Number of bytes read from this memory
22,23c22,23
< system.physmem.bytes_written::writebacks 67849984 # Number of bytes written to this memory
< system.physmem.bytes_written::total 67849984 # Number of bytes written to this memory
---
> system.physmem.bytes_written::writebacks 67851072 # Number of bytes written to this memory
> system.physmem.bytes_written::total 67851072 # Number of bytes written to this memory
25,49c25,49
< system.physmem.num_reads::cpu.data 2063982 # Number of read requests responded to by this memory
< system.physmem.num_reads::total 2064767 # Number of read requests responded to by this memory
< system.physmem.num_writes::writebacks 1060156 # Number of write requests responded to by this memory
< system.physmem.num_writes::total 1060156 # Number of write requests responded to by this memory
< system.physmem.bw_read::cpu.inst 43678 # Total read bandwidth from this memory (bytes/s)
< system.physmem.bw_read::cpu.data 114842338 # Total read bandwidth from this memory (bytes/s)
< system.physmem.bw_read::total 114886016 # Total read bandwidth from this memory (bytes/s)
< system.physmem.bw_inst_read::cpu.inst 43678 # Instruction read bandwidth from this memory (bytes/s)
< system.physmem.bw_inst_read::total 43678 # Instruction read bandwidth from this memory (bytes/s)
< system.physmem.bw_write::writebacks 58988302 # Write bandwidth from this memory (bytes/s)
< system.physmem.bw_write::total 58988302 # Write bandwidth from this memory (bytes/s)
< system.physmem.bw_total::writebacks 58988302 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.bw_total::cpu.inst 43678 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.bw_total::cpu.data 114842338 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.bw_total::total 173874318 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.readReqs 2064767 # Number of read requests accepted
< system.physmem.writeReqs 1060156 # Number of write requests accepted
< system.physmem.readBursts 2064767 # Number of DRAM read bursts, including those serviced by the write queue
< system.physmem.writeBursts 1060156 # Number of DRAM write bursts, including those merged in the write queue
< system.physmem.bytesReadDRAM 132061888 # Total number of bytes read from DRAM
< system.physmem.bytesReadWrQ 83200 # Total number of bytes read from write queue
< system.physmem.bytesWritten 67848256 # Total number of bytes written to DRAM
< system.physmem.bytesReadSys 132145088 # Total read bytes from the system interface side
< system.physmem.bytesWrittenSys 67849984 # Total written bytes from the system interface side
< system.physmem.servicedByWrQ 1300 # Number of DRAM read bursts serviced by the write queue
---
> system.physmem.num_reads::cpu.data 2064027 # Number of read requests responded to by this memory
> system.physmem.num_reads::total 2064812 # Number of read requests responded to by this memory
> system.physmem.num_writes::writebacks 1060173 # Number of write requests responded to by this memory
> system.physmem.num_writes::total 1060173 # Number of write requests responded to by this memory
> system.physmem.bw_read::cpu.inst 43673 # Total read bandwidth from this memory (bytes/s)
> system.physmem.bw_read::cpu.data 114832012 # Total read bandwidth from this memory (bytes/s)
> system.physmem.bw_read::total 114875685 # Total read bandwidth from this memory (bytes/s)
> system.physmem.bw_inst_read::cpu.inst 43673 # Instruction read bandwidth from this memory (bytes/s)
> system.physmem.bw_inst_read::total 43673 # Instruction read bandwidth from this memory (bytes/s)
> system.physmem.bw_write::writebacks 58982658 # Write bandwidth from this memory (bytes/s)
> system.physmem.bw_write::total 58982658 # Write bandwidth from this memory (bytes/s)
> system.physmem.bw_total::writebacks 58982658 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.bw_total::cpu.inst 43673 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.bw_total::cpu.data 114832012 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.bw_total::total 173858343 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.readReqs 2064812 # Number of read requests accepted
> system.physmem.writeReqs 1060173 # Number of write requests accepted
> system.physmem.readBursts 2064812 # Number of DRAM read bursts, including those serviced by the write queue
> system.physmem.writeBursts 1060173 # Number of DRAM write bursts, including those merged in the write queue
> system.physmem.bytesReadDRAM 132064448 # Total number of bytes read from DRAM
> system.physmem.bytesReadWrQ 83520 # Total number of bytes read from write queue
> system.physmem.bytesWritten 67849344 # Total number of bytes written to DRAM
> system.physmem.bytesReadSys 132147968 # Total read bytes from the system interface side
> system.physmem.bytesWrittenSys 67851072 # Total written bytes from the system interface side
> system.physmem.servicedByWrQ 1305 # Number of DRAM read bursts serviced by the write queue
52,58c52,58
< system.physmem.perBankRdBursts::0 128524 # Per bank write bursts
< system.physmem.perBankRdBursts::1 125801 # Per bank write bursts
< system.physmem.perBankRdBursts::2 122666 # Per bank write bursts
< system.physmem.perBankRdBursts::3 124575 # Per bank write bursts
< system.physmem.perBankRdBursts::4 123572 # Per bank write bursts
< system.physmem.perBankRdBursts::5 123680 # Per bank write bursts
< system.physmem.perBankRdBursts::6 124357 # Per bank write bursts
---
> system.physmem.perBankRdBursts::0 128530 # Per bank write bursts
> system.physmem.perBankRdBursts::1 125798 # Per bank write bursts
> system.physmem.perBankRdBursts::2 122667 # Per bank write bursts
> system.physmem.perBankRdBursts::3 124564 # Per bank write bursts
> system.physmem.perBankRdBursts::4 123583 # Per bank write bursts
> system.physmem.perBankRdBursts::5 123689 # Per bank write bursts
> system.physmem.perBankRdBursts::6 124368 # Per bank write bursts
60,62c60,62
< system.physmem.perBankRdBursts::8 132488 # Per bank write bursts
< system.physmem.perBankRdBursts::9 134781 # Per bank write bursts
< system.physmem.perBankRdBursts::10 133246 # Per bank write bursts
---
> system.physmem.perBankRdBursts::8 132503 # Per bank write bursts
> system.physmem.perBankRdBursts::9 134776 # Per bank write bursts
> system.physmem.perBankRdBursts::10 133237 # Per bank write bursts
64,82c64,82
< system.physmem.perBankRdBursts::12 134523 # Per bank write bursts
< system.physmem.perBankRdBursts::13 134597 # Per bank write bursts
< system.physmem.perBankRdBursts::14 130537 # Per bank write bursts
< system.physmem.perBankRdBursts::15 130647 # Per bank write bursts
< system.physmem.perBankWrBursts::0 66781 # Per bank write bursts
< system.physmem.perBankWrBursts::1 64940 # Per bank write bursts
< system.physmem.perBankWrBursts::2 63173 # Per bank write bursts
< system.physmem.perBankWrBursts::3 63584 # Per bank write bursts
< system.physmem.perBankWrBursts::4 63558 # Per bank write bursts
< system.physmem.perBankWrBursts::5 63644 # Per bank write bursts
< system.physmem.perBankWrBursts::6 65047 # Per bank write bursts
< system.physmem.perBankWrBursts::7 66059 # Per bank write bursts
< system.physmem.perBankWrBursts::8 67975 # Per bank write bursts
< system.physmem.perBankWrBursts::9 68435 # Per bank write bursts
< system.physmem.perBankWrBursts::10 68155 # Per bank write bursts
< system.physmem.perBankWrBursts::11 68585 # Per bank write bursts
< system.physmem.perBankWrBursts::12 68036 # Per bank write bursts
< system.physmem.perBankWrBursts::13 68532 # Per bank write bursts
< system.physmem.perBankWrBursts::14 67159 # Per bank write bursts
---
> system.physmem.perBankRdBursts::12 134521 # Per bank write bursts
> system.physmem.perBankRdBursts::13 134606 # Per bank write bursts
> system.physmem.perBankRdBursts::14 130538 # Per bank write bursts
> system.physmem.perBankRdBursts::15 130654 # Per bank write bursts
> system.physmem.perBankWrBursts::0 66782 # Per bank write bursts
> system.physmem.perBankWrBursts::1 64941 # Per bank write bursts
> system.physmem.perBankWrBursts::2 63176 # Per bank write bursts
> system.physmem.perBankWrBursts::3 63581 # Per bank write bursts
> system.physmem.perBankWrBursts::4 63564 # Per bank write bursts
> system.physmem.perBankWrBursts::5 63647 # Per bank write bursts
> system.physmem.perBankWrBursts::6 65050 # Per bank write bursts
> system.physmem.perBankWrBursts::7 66062 # Per bank write bursts
> system.physmem.perBankWrBursts::8 67977 # Per bank write bursts
> system.physmem.perBankWrBursts::9 68434 # Per bank write bursts
> system.physmem.perBankWrBursts::10 68153 # Per bank write bursts
> system.physmem.perBankWrBursts::11 68587 # Per bank write bursts
> system.physmem.perBankWrBursts::12 68034 # Per bank write bursts
> system.physmem.perBankWrBursts::13 68534 # Per bank write bursts
> system.physmem.perBankWrBursts::14 67158 # Per bank write bursts
86c86
< system.physmem.totGap 1150227685500 # Total gap between requests
---
> system.physmem.totGap 1150356195500 # Total gap between requests
93c93
< system.physmem.readPktSize::6 2064767 # Read request sizes (log2)
---
> system.physmem.readPktSize::6 2064812 # Read request sizes (log2)
100,102c100,102
< system.physmem.writePktSize::6 1060156 # Write request sizes (log2)
< system.physmem.rdQLenPdf::0 1919511 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::1 143942 # What read queue length does an incoming req see
---
> system.physmem.writePktSize::6 1060173 # Write request sizes (log2)
> system.physmem.rdQLenPdf::0 1919552 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::1 143941 # What read queue length does an incoming req see
148,155c148,155
< system.physmem.wrQLenPdf::15 31051 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::16 32142 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::17 57333 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::18 62501 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::19 62728 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::20 62816 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::21 62688 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::22 62636 # What write queue length does an incoming req see
---
> system.physmem.wrQLenPdf::15 30915 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::16 32043 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::17 57354 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::18 62496 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::19 62733 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::20 62829 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::21 62687 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::22 62667 # What write queue length does an incoming req see
157,167c157,167
< system.physmem.wrQLenPdf::24 62501 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::25 62570 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::26 62618 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::27 62659 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::28 62645 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::29 62806 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::30 63061 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::31 62416 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::32 62338 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::33 38 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::34 1 # What write queue length does an incoming req see
---
> system.physmem.wrQLenPdf::24 62549 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::25 62604 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::26 62637 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::27 62661 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::28 62650 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::29 62796 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::30 63099 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::31 62454 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::32 62359 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::33 30 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::34 2 # What write queue length does an incoming req see
197,204c197,204
< system.physmem.bytesPerActivate::samples 1927678 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::mean 103.704158 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::gmean 81.827351 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::stdev 125.878363 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::0-127 1497959 77.71% 77.71% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::128-255 310183 16.09% 93.80% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::256-383 52221 2.71% 96.51% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::384-511 20819 1.08% 97.59% # Bytes accessed per row activation
---
> system.physmem.bytesPerActivate::samples 1927714 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::mean 103.704114 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::gmean 81.833686 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::stdev 125.867792 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::0-127 1497696 77.69% 77.69% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::128-255 310699 16.12% 93.81% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::256-383 52184 2.71% 96.52% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::384-511 20631 1.07% 97.59% # Bytes accessed per row activation
206,215c206,215
< system.physmem.bytesPerActivate::640-767 7800 0.40% 98.67% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::768-895 5214 0.27% 98.94% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::896-1023 5117 0.27% 99.21% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::1024-1151 15291 0.79% 100.00% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::total 1927678 # Bytes accessed per row activation
< system.physmem.rdPerTurnAround::samples 62183 # Reads before turning the bus around for writes
< system.physmem.rdPerTurnAround::mean 33.137240 # Reads before turning the bus around for writes
< system.physmem.rdPerTurnAround::gmean 23.854238 # Reads before turning the bus around for writes
< system.physmem.rdPerTurnAround::stdev 150.737609 # Reads before turning the bus around for writes
< system.physmem.rdPerTurnAround::0-1023 62144 99.94% 99.94% # Reads before turning the bus around for writes
---
> system.physmem.bytesPerActivate::640-767 7807 0.40% 98.67% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::768-895 5185 0.27% 98.94% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::896-1023 5186 0.27% 99.21% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::1024-1151 15252 0.79% 100.00% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::total 1927714 # Bytes accessed per row activation
> system.physmem.rdPerTurnAround::samples 62200 # Reads before turning the bus around for writes
> system.physmem.rdPerTurnAround::mean 33.128826 # Reads before turning the bus around for writes
> system.physmem.rdPerTurnAround::gmean 23.842942 # Reads before turning the bus around for writes
> system.physmem.rdPerTurnAround::stdev 148.982645 # Reads before turning the bus around for writes
> system.physmem.rdPerTurnAround::0-1023 62161 99.94% 99.94% # Reads before turning the bus around for writes
218,219c218,219
< system.physmem.rdPerTurnAround::3072-4095 5 0.01% 99.99% # Reads before turning the bus around for writes
< system.physmem.rdPerTurnAround::4096-5119 4 0.01% 99.99% # Reads before turning the bus around for writes
---
> system.physmem.rdPerTurnAround::3072-4095 4 0.01% 99.98% # Reads before turning the bus around for writes
> system.physmem.rdPerTurnAround::4096-5119 5 0.01% 99.99% # Reads before turning the bus around for writes
222c222
< system.physmem.rdPerTurnAround::14336-15359 1 0.00% 100.00% # Reads before turning the bus around for writes
---
> system.physmem.rdPerTurnAround::13312-14335 1 0.00% 100.00% # Reads before turning the bus around for writes
225,240c225,240
< system.physmem.rdPerTurnAround::total 62183 # Reads before turning the bus around for writes
< system.physmem.wrPerTurnAround::samples 62183 # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::mean 17.048534 # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::gmean 17.017369 # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::stdev 1.031425 # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::16 29894 48.07% 48.07% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::17 1086 1.75% 49.82% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::18 29528 47.49% 97.31% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::19 1644 2.64% 99.95% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::20 28 0.05% 100.00% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::21 3 0.00% 100.00% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::total 62183 # Writes before turning the bus around for reads
< system.physmem.totQLat 59946131250 # Total ticks spent queuing
< system.physmem.totMemAccLat 98636137500 # Total ticks spent from burst creation until serviced by the DRAM
< system.physmem.totBusLat 10317335000 # Total ticks spent in databus transfers
< system.physmem.avgQLat 29051.17 # Average queueing delay per DRAM burst
---
> system.physmem.rdPerTurnAround::total 62200 # Reads before turning the bus around for writes
> system.physmem.wrPerTurnAround::samples 62200 # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::mean 17.044148 # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::gmean 17.013066 # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::stdev 1.029999 # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::16 29988 48.21% 48.21% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::17 1141 1.83% 50.05% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::18 29436 47.32% 97.37% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::19 1609 2.59% 99.96% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::20 24 0.04% 100.00% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::21 2 0.00% 100.00% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::total 62200 # Writes before turning the bus around for reads
> system.physmem.totQLat 60011294750 # Total ticks spent queuing
> system.physmem.totMemAccLat 98702051000 # Total ticks spent from burst creation until serviced by the DRAM
> system.physmem.totBusLat 10317535000 # Total ticks spent in databus transfers
> system.physmem.avgQLat 29082.19 # Average queueing delay per DRAM burst
242,246c242,246
< system.physmem.avgMemAccLat 47801.17 # Average memory access latency per DRAM burst
< system.physmem.avgRdBW 114.81 # Average DRAM read bandwidth in MiByte/s
< system.physmem.avgWrBW 58.99 # Average achieved write bandwidth in MiByte/s
< system.physmem.avgRdBWSys 114.89 # Average system read bandwidth in MiByte/s
< system.physmem.avgWrBWSys 58.99 # Average system write bandwidth in MiByte/s
---
> system.physmem.avgMemAccLat 47832.19 # Average memory access latency per DRAM burst
> system.physmem.avgRdBW 114.80 # Average DRAM read bandwidth in MiByte/s
> system.physmem.avgWrBW 58.98 # Average achieved write bandwidth in MiByte/s
> system.physmem.avgRdBWSys 114.88 # Average system read bandwidth in MiByte/s
> system.physmem.avgWrBWSys 58.98 # Average system write bandwidth in MiByte/s
252,257c252,257
< system.physmem.avgWrQLen 24.88 # Average write queue length when enqueuing
< system.physmem.readRowHits 775435 # Number of row buffer hits during reads
< system.physmem.writeRowHits 420473 # Number of row buffer hits during writes
< system.physmem.readRowHitRate 37.58 # Row buffer hit rate for reads
< system.physmem.writeRowHitRate 39.66 # Row buffer hit rate for writes
< system.physmem.avgGap 368081.93 # Average gap between requests
---
> system.physmem.avgWrQLen 24.14 # Average write queue length when enqueuing
> system.physmem.readRowHits 775182 # Number of row buffer hits during reads
> system.physmem.writeRowHits 420747 # Number of row buffer hits during writes
> system.physmem.readRowHitRate 37.57 # Row buffer hit rate for reads
> system.physmem.writeRowHitRate 39.69 # Row buffer hit rate for writes
> system.physmem.avgGap 368115.75 # Average gap between requests
259,280c259,280
< system.physmem_0.actEnergy 6703938780 # Energy for activate commands per rank (pJ)
< system.physmem_0.preEnergy 3563201400 # Energy for precharge commands per rank (pJ)
< system.physmem_0.readEnergy 7126719600 # Energy for read commands per rank (pJ)
< system.physmem_0.writeEnergy 2697622920 # Energy for write commands per rank (pJ)
< system.physmem_0.refreshEnergy 71587735440.000015 # Energy for refresh commands per rank (pJ)
< system.physmem_0.actBackEnergy 47610368340 # Energy for active background per rank (pJ)
< system.physmem_0.preBackEnergy 2598027360 # Energy for precharge background per rank (pJ)
< system.physmem_0.actPowerDownEnergy 242891748180 # Energy for active power-down per rank (pJ)
< system.physmem_0.prePowerDownEnergy 71936235360 # Energy for precharge power-down per rank (pJ)
< system.physmem_0.selfRefreshEnergy 82347779655 # Energy for self refresh per rank (pJ)
< system.physmem_0.totalEnergy 539087705175 # Total energy per rank (pJ)
< system.physmem_0.averagePower 468.679083 # Core power per rank (mW)
< system.physmem_0.totalIdleTime 1039000185750 # Total Idle time Per DRAM Rank
< system.physmem_0.memoryStateTime::IDLE 3501543500 # Time in different power states
< system.physmem_0.memoryStateTime::REF 30348316000 # Time in different power states
< system.physmem_0.memoryStateTime::SREF 319007908000 # Time in different power states
< system.physmem_0.memoryStateTime::PRE_PDN 187335147250 # Time in different power states
< system.physmem_0.memoryStateTime::ACT 77377438000 # Time in different power states
< system.physmem_0.memoryStateTime::ACT_PDN 532657433750 # Time in different power states
< system.physmem_1.actEnergy 7059753540 # Energy for activate commands per rank (pJ)
< system.physmem_1.preEnergy 3752336610 # Energy for precharge commands per rank (pJ)
< system.physmem_1.readEnergy 7606434780 # Energy for read commands per rank (pJ)
---
> system.physmem_0.actEnergy 6705024060 # Energy for activate commands per rank (pJ)
> system.physmem_0.preEnergy 3563778240 # Energy for precharge commands per rank (pJ)
> system.physmem_0.readEnergy 7126890960 # Energy for read commands per rank (pJ)
> system.physmem_0.writeEnergy 2697711660 # Energy for write commands per rank (pJ)
> system.physmem_0.refreshEnergy 71598184320.000015 # Energy for refresh commands per rank (pJ)
> system.physmem_0.actBackEnergy 47589199680 # Energy for active background per rank (pJ)
> system.physmem_0.preBackEnergy 2602904160 # Energy for precharge background per rank (pJ)
> system.physmem_0.actPowerDownEnergy 242927855970 # Energy for active power-down per rank (pJ)
> system.physmem_0.prePowerDownEnergy 71960703840 # Energy for precharge power-down per rank (pJ)
> system.physmem_0.selfRefreshEnergy 82354339920 # Energy for self refresh per rank (pJ)
> system.physmem_0.totalEnergy 539151608970 # Total energy per rank (pJ)
> system.physmem_0.averagePower 468.682274 # Core power per rank (mW)
> system.physmem_0.totalIdleTime 1039160467250 # Total Idle time Per DRAM Rank
> system.physmem_0.memoryStateTime::IDLE 3513710000 # Time in different power states
> system.physmem_0.memoryStateTime::REF 30352766000 # Time in different power states
> system.physmem_0.memoryStateTime::SREF 319025802500 # Time in different power states
> system.physmem_0.memoryStateTime::PRE_PDN 187397997250 # Time in different power states
> system.physmem_0.memoryStateTime::ACT 77329050000 # Time in different power states
> system.physmem_0.memoryStateTime::ACT_PDN 532736970750 # Time in different power states
> system.physmem_1.actEnergy 7058925300 # Energy for activate commands per rank (pJ)
> system.physmem_1.preEnergy 3751896390 # Energy for precharge commands per rank (pJ)
> system.physmem_1.readEnergy 7606549020 # Energy for read commands per rank (pJ)
282,302c282,302
< system.physmem_1.refreshEnergy 71062832880.000015 # Energy for refresh commands per rank (pJ)
< system.physmem_1.actBackEnergy 47583848520 # Energy for active background per rank (pJ)
< system.physmem_1.preBackEnergy 2430369600 # Energy for precharge background per rank (pJ)
< system.physmem_1.actPowerDownEnergy 248599905450 # Energy for active power-down per rank (pJ)
< system.physmem_1.prePowerDownEnergy 68453747040 # Energy for precharge power-down per rank (pJ)
< system.physmem_1.selfRefreshEnergy 80907358950 # Energy for self refresh per rank (pJ)
< system.physmem_1.totalEnergy 540315522360 # Total energy per rank (pJ)
< system.physmem_1.averagePower 469.746535 # Core power per rank (mW)
< system.physmem_1.totalIdleTime 1039499383250 # Total Idle time Per DRAM Rank
< system.physmem_1.memoryStateTime::IDLE 3059154750 # Time in different power states
< system.physmem_1.memoryStateTime::REF 30118266000 # Time in different power states
< system.physmem_1.memoryStateTime::SREF 316057409750 # Time in different power states
< system.physmem_1.memoryStateTime::PRE_PDN 178263690250 # Time in different power states
< system.physmem_1.memoryStateTime::ACT 77550921750 # Time in different power states
< system.physmem_1.memoryStateTime::ACT_PDN 545178344000 # Time in different power states
< system.pwrStateResidencyTicks::UNDEFINED 1150227786500 # Cumulative time (in ticks) in various power states
< system.cpu.branchPred.lookups 240019900 # Number of BP lookups
< system.cpu.branchPred.condPredicted 186610401 # Number of conditional branches predicted
< system.cpu.branchPred.condIncorrect 14528957 # Number of conditional branches incorrect
< system.cpu.branchPred.BTBLookups 131646658 # Number of BTB lookups
< system.cpu.branchPred.BTBHits 122324616 # Number of BTB hits
---
> system.physmem_1.refreshEnergy 71153184960.000015 # Energy for refresh commands per rank (pJ)
> system.physmem_1.actBackEnergy 47703954360 # Energy for active background per rank (pJ)
> system.physmem_1.preBackEnergy 2452947360 # Energy for precharge background per rank (pJ)
> system.physmem_1.actPowerDownEnergy 248582355720 # Energy for active power-down per rank (pJ)
> system.physmem_1.prePowerDownEnergy 68636874240 # Energy for precharge power-down per rank (pJ)
> system.physmem_1.selfRefreshEnergy 80784488595 # Energy for self refresh per rank (pJ)
> system.physmem_1.totalEnergy 540590019675 # Total energy per rank (pJ)
> system.physmem_1.averagePower 469.932679 # Core power per rank (mW)
> system.physmem_1.totalIdleTime 1039304472000 # Total Idle time Per DRAM Rank
> system.physmem_1.memoryStateTime::IDLE 3115835000 # Time in different power states
> system.physmem_1.memoryStateTime::REF 30156708000 # Time in different power states
> system.physmem_1.memoryStateTime::SREF 315425606000 # Time in different power states
> system.physmem_1.memoryStateTime::PRE_PDN 178743425250 # Time in different power states
> system.physmem_1.memoryStateTime::ACT 77779220750 # Time in different power states
> system.physmem_1.memoryStateTime::ACT_PDN 545135501500 # Time in different power states
> system.pwrStateResidencyTicks::UNDEFINED 1150356296500 # Cumulative time (in ticks) in various power states
> system.cpu.branchPred.lookups 240030332 # Number of BP lookups
> system.cpu.branchPred.condPredicted 186613747 # Number of conditional branches predicted
> system.cpu.branchPred.condIncorrect 14536765 # Number of conditional branches incorrect
> system.cpu.branchPred.BTBLookups 132238924 # Number of BTB lookups
> system.cpu.branchPred.BTBHits 122337864 # Number of BTB hits
304,305c304,305
< system.cpu.branchPred.BTBHitPct 92.918892 # BTB Hit Percentage
< system.cpu.branchPred.usedRAS 15657431 # Number of times the RAS was used to get a target.
---
> system.cpu.branchPred.BTBHitPct 92.512749 # BTB Hit Percentage
> system.cpu.branchPred.usedRAS 15662658 # Number of times the RAS was used to get a target.
307c307
< system.cpu.branchPred.indirectLookups 535 # Number of indirect predictor lookups.
---
> system.cpu.branchPred.indirectLookups 538 # Number of indirect predictor lookups.
309c309
< system.cpu.branchPred.indirectMisses 303 # Number of indirect misses.
---
> system.cpu.branchPred.indirectMisses 306 # Number of indirect misses.
312c312
< system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1150227786500 # Cumulative time (in ticks) in various power states
---
> system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1150356296500 # Cumulative time (in ticks) in various power states
342c342
< system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1150227786500 # Cumulative time (in ticks) in various power states
---
> system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1150356296500 # Cumulative time (in ticks) in various power states
372c372
< system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1150227786500 # Cumulative time (in ticks) in various power states
---
> system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1150356296500 # Cumulative time (in ticks) in various power states
402c402
< system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1150227786500 # Cumulative time (in ticks) in various power states
---
> system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1150356296500 # Cumulative time (in ticks) in various power states
433,434c433,434
< system.cpu.pwrStateResidencyTicks::ON 1150227786500 # Cumulative time (in ticks) in various power states
< system.cpu.numCycles 2300455573 # number of cpu cycles simulated
---
> system.cpu.pwrStateResidencyTicks::ON 1150356296500 # Cumulative time (in ticks) in various power states
> system.cpu.numCycles 2300712593 # number of cpu cycles simulated
439c439
< system.cpu.discardedOps 41363694 # Number of ops (including micro ops) which were discarded before commit
---
> system.cpu.discardedOps 41389188 # Number of ops (including micro ops) which were discarded before commit
441,442c441,442
< system.cpu.cpi 1.489389 # CPI: cycles per instruction
< system.cpu.ipc 0.671416 # IPC: instructions per cycle
---
> system.cpu.cpi 1.489556 # CPI: cycles per instruction
> system.cpu.ipc 0.671341 # IPC: instructions per cycle
482,489c482,489
< system.cpu.tickCycles 1845015660 # Number of cycles that the object actually ticked
< system.cpu.idleCycles 455439913 # Total number of cycles that the object has spent stopped
< system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1150227786500 # Cumulative time (in ticks) in various power states
< system.cpu.dcache.tags.replacements 9220107 # number of replacements
< system.cpu.dcache.tags.tagsinuse 4085.805308 # Cycle average of tags in use
< system.cpu.dcache.tags.total_refs 624493167 # Total number of references to valid blocks.
< system.cpu.dcache.tags.sampled_refs 9224203 # Sample count of references to valid blocks.
< system.cpu.dcache.tags.avg_refs 67.701585 # Average number of references to valid blocks.
---
> system.cpu.tickCycles 1845105384 # Number of cycles that the object actually ticked
> system.cpu.idleCycles 455607209 # Total number of cycles that the object has spent stopped
> system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1150356296500 # Cumulative time (in ticks) in various power states
> system.cpu.dcache.tags.replacements 9220185 # number of replacements
> system.cpu.dcache.tags.tagsinuse 4085.806447 # Cycle average of tags in use
> system.cpu.dcache.tags.total_refs 624504262 # Total number of references to valid blocks.
> system.cpu.dcache.tags.sampled_refs 9224281 # Sample count of references to valid blocks.
> system.cpu.dcache.tags.avg_refs 67.702216 # Average number of references to valid blocks.
491c491
< system.cpu.dcache.tags.occ_blocks::cpu.data 4085.805308 # Average occupied blocks per requestor
---
> system.cpu.dcache.tags.occ_blocks::cpu.data 4085.806447 # Average occupied blocks per requestor
500,506c500,506
< system.cpu.dcache.tags.tag_accesses 1277391153 # Number of tag accesses
< system.cpu.dcache.tags.data_accesses 1277391153 # Number of data accesses
< system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1150227786500 # Cumulative time (in ticks) in various power states
< system.cpu.dcache.ReadReq_hits::cpu.data 454163886 # number of ReadReq hits
< system.cpu.dcache.ReadReq_hits::total 454163886 # number of ReadReq hits
< system.cpu.dcache.WriteReq_hits::cpu.data 170329158 # number of WriteReq hits
< system.cpu.dcache.WriteReq_hits::total 170329158 # number of WriteReq hits
---
> system.cpu.dcache.tags.tag_accesses 1277413521 # Number of tag accesses
> system.cpu.dcache.tags.data_accesses 1277413521 # Number of data accesses
> system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1150356296500 # Cumulative time (in ticks) in various power states
> system.cpu.dcache.ReadReq_hits::cpu.data 454174952 # number of ReadReq hits
> system.cpu.dcache.ReadReq_hits::total 454174952 # number of ReadReq hits
> system.cpu.dcache.WriteReq_hits::cpu.data 170329187 # number of WriteReq hits
> system.cpu.dcache.WriteReq_hits::total 170329187 # number of WriteReq hits
513,520c513,520
< system.cpu.dcache.demand_hits::cpu.data 624493044 # number of demand (read+write) hits
< system.cpu.dcache.demand_hits::total 624493044 # number of demand (read+write) hits
< system.cpu.dcache.overall_hits::cpu.data 624493045 # number of overall hits
< system.cpu.dcache.overall_hits::total 624493045 # number of overall hits
< system.cpu.dcache.ReadReq_misses::cpu.data 7333417 # number of ReadReq misses
< system.cpu.dcache.ReadReq_misses::total 7333417 # number of ReadReq misses
< system.cpu.dcache.WriteReq_misses::cpu.data 2256889 # number of WriteReq misses
< system.cpu.dcache.WriteReq_misses::total 2256889 # number of WriteReq misses
---
> system.cpu.dcache.demand_hits::cpu.data 624504139 # number of demand (read+write) hits
> system.cpu.dcache.demand_hits::total 624504139 # number of demand (read+write) hits
> system.cpu.dcache.overall_hits::cpu.data 624504140 # number of overall hits
> system.cpu.dcache.overall_hits::total 624504140 # number of overall hits
> system.cpu.dcache.ReadReq_misses::cpu.data 7333496 # number of ReadReq misses
> system.cpu.dcache.ReadReq_misses::total 7333496 # number of ReadReq misses
> system.cpu.dcache.WriteReq_misses::cpu.data 2256860 # number of WriteReq misses
> system.cpu.dcache.WriteReq_misses::total 2256860 # number of WriteReq misses
523,536c523,536
< system.cpu.dcache.demand_misses::cpu.data 9590306 # number of demand (read+write) misses
< system.cpu.dcache.demand_misses::total 9590306 # number of demand (read+write) misses
< system.cpu.dcache.overall_misses::cpu.data 9590308 # number of overall misses
< system.cpu.dcache.overall_misses::total 9590308 # number of overall misses
< system.cpu.dcache.ReadReq_miss_latency::cpu.data 208196327000 # number of ReadReq miss cycles
< system.cpu.dcache.ReadReq_miss_latency::total 208196327000 # number of ReadReq miss cycles
< system.cpu.dcache.WriteReq_miss_latency::cpu.data 119903341000 # number of WriteReq miss cycles
< system.cpu.dcache.WriteReq_miss_latency::total 119903341000 # number of WriteReq miss cycles
< system.cpu.dcache.demand_miss_latency::cpu.data 328099668000 # number of demand (read+write) miss cycles
< system.cpu.dcache.demand_miss_latency::total 328099668000 # number of demand (read+write) miss cycles
< system.cpu.dcache.overall_miss_latency::cpu.data 328099668000 # number of overall miss cycles
< system.cpu.dcache.overall_miss_latency::total 328099668000 # number of overall miss cycles
< system.cpu.dcache.ReadReq_accesses::cpu.data 461497303 # number of ReadReq accesses(hits+misses)
< system.cpu.dcache.ReadReq_accesses::total 461497303 # number of ReadReq accesses(hits+misses)
---
> system.cpu.dcache.demand_misses::cpu.data 9590356 # number of demand (read+write) misses
> system.cpu.dcache.demand_misses::total 9590356 # number of demand (read+write) misses
> system.cpu.dcache.overall_misses::cpu.data 9590358 # number of overall misses
> system.cpu.dcache.overall_misses::total 9590358 # number of overall misses
> system.cpu.dcache.ReadReq_miss_latency::cpu.data 208281810000 # number of ReadReq miss cycles
> system.cpu.dcache.ReadReq_miss_latency::total 208281810000 # number of ReadReq miss cycles
> system.cpu.dcache.WriteReq_miss_latency::cpu.data 119887020500 # number of WriteReq miss cycles
> system.cpu.dcache.WriteReq_miss_latency::total 119887020500 # number of WriteReq miss cycles
> system.cpu.dcache.demand_miss_latency::cpu.data 328168830500 # number of demand (read+write) miss cycles
> system.cpu.dcache.demand_miss_latency::total 328168830500 # number of demand (read+write) miss cycles
> system.cpu.dcache.overall_miss_latency::cpu.data 328168830500 # number of overall miss cycles
> system.cpu.dcache.overall_miss_latency::total 328168830500 # number of overall miss cycles
> system.cpu.dcache.ReadReq_accesses::cpu.data 461508448 # number of ReadReq accesses(hits+misses)
> system.cpu.dcache.ReadReq_accesses::total 461508448 # number of ReadReq accesses(hits+misses)
545,548c545,548
< system.cpu.dcache.demand_accesses::cpu.data 634083350 # number of demand (read+write) accesses
< system.cpu.dcache.demand_accesses::total 634083350 # number of demand (read+write) accesses
< system.cpu.dcache.overall_accesses::cpu.data 634083353 # number of overall (read+write) accesses
< system.cpu.dcache.overall_accesses::total 634083353 # number of overall (read+write) accesses
---
> system.cpu.dcache.demand_accesses::cpu.data 634094495 # number of demand (read+write) accesses
> system.cpu.dcache.demand_accesses::total 634094495 # number of demand (read+write) accesses
> system.cpu.dcache.overall_accesses::cpu.data 634094498 # number of overall (read+write) accesses
> system.cpu.dcache.overall_accesses::total 634094498 # number of overall (read+write) accesses
555,566c555,566
< system.cpu.dcache.demand_miss_rate::cpu.data 0.015125 # miss rate for demand accesses
< system.cpu.dcache.demand_miss_rate::total 0.015125 # miss rate for demand accesses
< system.cpu.dcache.overall_miss_rate::cpu.data 0.015125 # miss rate for overall accesses
< system.cpu.dcache.overall_miss_rate::total 0.015125 # miss rate for overall accesses
< system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 28390.084322 # average ReadReq miss latency
< system.cpu.dcache.ReadReq_avg_miss_latency::total 28390.084322 # average ReadReq miss latency
< system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 53127.708540 # average WriteReq miss latency
< system.cpu.dcache.WriteReq_avg_miss_latency::total 53127.708540 # average WriteReq miss latency
< system.cpu.dcache.demand_avg_miss_latency::cpu.data 34211.595334 # average overall miss latency
< system.cpu.dcache.demand_avg_miss_latency::total 34211.595334 # average overall miss latency
< system.cpu.dcache.overall_avg_miss_latency::cpu.data 34211.588199 # average overall miss latency
< system.cpu.dcache.overall_avg_miss_latency::total 34211.588199 # average overall miss latency
---
> system.cpu.dcache.demand_miss_rate::cpu.data 0.015124 # miss rate for demand accesses
> system.cpu.dcache.demand_miss_rate::total 0.015124 # miss rate for demand accesses
> system.cpu.dcache.overall_miss_rate::cpu.data 0.015124 # miss rate for overall accesses
> system.cpu.dcache.overall_miss_rate::total 0.015124 # miss rate for overall accesses
> system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 28401.435005 # average ReadReq miss latency
> system.cpu.dcache.ReadReq_avg_miss_latency::total 28401.435005 # average ReadReq miss latency
> system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 53121.159709 # average WriteReq miss latency
> system.cpu.dcache.WriteReq_avg_miss_latency::total 53121.159709 # average WriteReq miss latency
> system.cpu.dcache.demand_avg_miss_latency::cpu.data 34218.628641 # average overall miss latency
> system.cpu.dcache.demand_avg_miss_latency::total 34218.628641 # average overall miss latency
> system.cpu.dcache.overall_avg_miss_latency::cpu.data 34218.621505 # average overall miss latency
> system.cpu.dcache.overall_avg_miss_latency::total 34218.621505 # average overall miss latency
573,574c573,574
< system.cpu.dcache.writebacks::writebacks 3670055 # number of writebacks
< system.cpu.dcache.writebacks::total 3670055 # number of writebacks
---
> system.cpu.dcache.writebacks::writebacks 3670078 # number of writebacks
> system.cpu.dcache.writebacks::total 3670078 # number of writebacks
577,586c577,586
< system.cpu.dcache.WriteReq_mshr_hits::cpu.data 366055 # number of WriteReq MSHR hits
< system.cpu.dcache.WriteReq_mshr_hits::total 366055 # number of WriteReq MSHR hits
< system.cpu.dcache.demand_mshr_hits::cpu.data 366104 # number of demand (read+write) MSHR hits
< system.cpu.dcache.demand_mshr_hits::total 366104 # number of demand (read+write) MSHR hits
< system.cpu.dcache.overall_mshr_hits::cpu.data 366104 # number of overall MSHR hits
< system.cpu.dcache.overall_mshr_hits::total 366104 # number of overall MSHR hits
< system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7333368 # number of ReadReq MSHR misses
< system.cpu.dcache.ReadReq_mshr_misses::total 7333368 # number of ReadReq MSHR misses
< system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1890834 # number of WriteReq MSHR misses
< system.cpu.dcache.WriteReq_mshr_misses::total 1890834 # number of WriteReq MSHR misses
---
> system.cpu.dcache.WriteReq_mshr_hits::cpu.data 366027 # number of WriteReq MSHR hits
> system.cpu.dcache.WriteReq_mshr_hits::total 366027 # number of WriteReq MSHR hits
> system.cpu.dcache.demand_mshr_hits::cpu.data 366076 # number of demand (read+write) MSHR hits
> system.cpu.dcache.demand_mshr_hits::total 366076 # number of demand (read+write) MSHR hits
> system.cpu.dcache.overall_mshr_hits::cpu.data 366076 # number of overall MSHR hits
> system.cpu.dcache.overall_mshr_hits::total 366076 # number of overall MSHR hits
> system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7333447 # number of ReadReq MSHR misses
> system.cpu.dcache.ReadReq_mshr_misses::total 7333447 # number of ReadReq MSHR misses
> system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1890833 # number of WriteReq MSHR misses
> system.cpu.dcache.WriteReq_mshr_misses::total 1890833 # number of WriteReq MSHR misses
589,596c589,596
< system.cpu.dcache.demand_mshr_misses::cpu.data 9224202 # number of demand (read+write) MSHR misses
< system.cpu.dcache.demand_mshr_misses::total 9224202 # number of demand (read+write) MSHR misses
< system.cpu.dcache.overall_mshr_misses::cpu.data 9224203 # number of overall MSHR misses
< system.cpu.dcache.overall_mshr_misses::total 9224203 # number of overall MSHR misses
< system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 200858538000 # number of ReadReq MSHR miss cycles
< system.cpu.dcache.ReadReq_mshr_miss_latency::total 200858538000 # number of ReadReq MSHR miss cycles
< system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 92467008500 # number of WriteReq MSHR miss cycles
< system.cpu.dcache.WriteReq_mshr_miss_latency::total 92467008500 # number of WriteReq MSHR miss cycles
---
> system.cpu.dcache.demand_mshr_misses::cpu.data 9224280 # number of demand (read+write) MSHR misses
> system.cpu.dcache.demand_mshr_misses::total 9224280 # number of demand (read+write) MSHR misses
> system.cpu.dcache.overall_mshr_misses::cpu.data 9224281 # number of overall MSHR misses
> system.cpu.dcache.overall_mshr_misses::total 9224281 # number of overall MSHR misses
> system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 200943921500 # number of ReadReq MSHR miss cycles
> system.cpu.dcache.ReadReq_mshr_miss_latency::total 200943921500 # number of ReadReq MSHR miss cycles
> system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 92449770000 # number of WriteReq MSHR miss cycles
> system.cpu.dcache.WriteReq_mshr_miss_latency::total 92449770000 # number of WriteReq MSHR miss cycles
599,602c599,602
< system.cpu.dcache.demand_mshr_miss_latency::cpu.data 293325546500 # number of demand (read+write) MSHR miss cycles
< system.cpu.dcache.demand_mshr_miss_latency::total 293325546500 # number of demand (read+write) MSHR miss cycles
< system.cpu.dcache.overall_mshr_miss_latency::cpu.data 293325627500 # number of overall MSHR miss cycles
< system.cpu.dcache.overall_mshr_miss_latency::total 293325627500 # number of overall MSHR miss cycles
---
> system.cpu.dcache.demand_mshr_miss_latency::cpu.data 293393691500 # number of demand (read+write) MSHR miss cycles
> system.cpu.dcache.demand_mshr_miss_latency::total 293393691500 # number of demand (read+write) MSHR miss cycles
> system.cpu.dcache.overall_mshr_miss_latency::cpu.data 293393772500 # number of overall MSHR miss cycles
> system.cpu.dcache.overall_mshr_miss_latency::total 293393772500 # number of overall MSHR miss cycles
613,616c613,616
< system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 27389.671158 # average ReadReq mshr miss latency
< system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27389.671158 # average ReadReq mshr miss latency
< system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 48902.763807 # average WriteReq mshr miss latency
< system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48902.763807 # average WriteReq mshr miss latency
---
> system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 27401.019125 # average ReadReq mshr miss latency
> system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27401.019125 # average ReadReq mshr miss latency
> system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 48893.672789 # average WriteReq mshr miss latency
> system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48893.672789 # average WriteReq mshr miss latency
619,623c619,623
< system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 31799.558000 # average overall mshr miss latency
< system.cpu.dcache.demand_avg_mshr_miss_latency::total 31799.558000 # average overall mshr miss latency
< system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 31799.563334 # average overall mshr miss latency
< system.cpu.dcache.overall_avg_mshr_miss_latency::total 31799.563334 # average overall mshr miss latency
< system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1150227786500 # Cumulative time (in ticks) in various power states
---
> system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 31806.676673 # average overall mshr miss latency
> system.cpu.dcache.demand_avg_mshr_miss_latency::total 31806.676673 # average overall mshr miss latency
> system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 31806.682006 # average overall mshr miss latency
> system.cpu.dcache.overall_avg_mshr_miss_latency::total 31806.682006 # average overall mshr miss latency
> system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1150356296500 # Cumulative time (in ticks) in various power states
625,626c625,626
< system.cpu.icache.tags.tagsinuse 660.477823 # Cycle average of tags in use
< system.cpu.icache.tags.total_refs 466274758 # Total number of references to valid blocks.
---
> system.cpu.icache.tags.tagsinuse 660.481453 # Cycle average of tags in use
> system.cpu.icache.tags.total_refs 466324528 # Total number of references to valid blocks.
628c628
< system.cpu.icache.tags.avg_refs 567244.231144 # Average number of references to valid blocks.
---
> system.cpu.icache.tags.avg_refs 567304.778589 # Average number of references to valid blocks.
630,632c630,632
< system.cpu.icache.tags.occ_blocks::cpu.inst 660.477823 # Average occupied blocks per requestor
< system.cpu.icache.tags.occ_percent::cpu.inst 0.322499 # Average percentage of cache occupancy
< system.cpu.icache.tags.occ_percent::total 0.322499 # Average percentage of cache occupancy
---
> system.cpu.icache.tags.occ_blocks::cpu.inst 660.481453 # Average occupied blocks per requestor
> system.cpu.icache.tags.occ_percent::cpu.inst 0.322501 # Average percentage of cache occupancy
> system.cpu.icache.tags.occ_percent::total 0.322501 # Average percentage of cache occupancy
638,646c638,646
< system.cpu.icache.tags.tag_accesses 932551982 # Number of tag accesses
< system.cpu.icache.tags.data_accesses 932551982 # Number of data accesses
< system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1150227786500 # Cumulative time (in ticks) in various power states
< system.cpu.icache.ReadReq_hits::cpu.inst 466274758 # number of ReadReq hits
< system.cpu.icache.ReadReq_hits::total 466274758 # number of ReadReq hits
< system.cpu.icache.demand_hits::cpu.inst 466274758 # number of demand (read+write) hits
< system.cpu.icache.demand_hits::total 466274758 # number of demand (read+write) hits
< system.cpu.icache.overall_hits::cpu.inst 466274758 # number of overall hits
< system.cpu.icache.overall_hits::total 466274758 # number of overall hits
---
> system.cpu.icache.tags.tag_accesses 932651522 # Number of tag accesses
> system.cpu.icache.tags.data_accesses 932651522 # Number of data accesses
> system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1150356296500 # Cumulative time (in ticks) in various power states
> system.cpu.icache.ReadReq_hits::cpu.inst 466324528 # number of ReadReq hits
> system.cpu.icache.ReadReq_hits::total 466324528 # number of ReadReq hits
> system.cpu.icache.demand_hits::cpu.inst 466324528 # number of demand (read+write) hits
> system.cpu.icache.demand_hits::total 466324528 # number of demand (read+write) hits
> system.cpu.icache.overall_hits::cpu.inst 466324528 # number of overall hits
> system.cpu.icache.overall_hits::total 466324528 # number of overall hits
653,664c653,664
< system.cpu.icache.ReadReq_miss_latency::cpu.inst 74803000 # number of ReadReq miss cycles
< system.cpu.icache.ReadReq_miss_latency::total 74803000 # number of ReadReq miss cycles
< system.cpu.icache.demand_miss_latency::cpu.inst 74803000 # number of demand (read+write) miss cycles
< system.cpu.icache.demand_miss_latency::total 74803000 # number of demand (read+write) miss cycles
< system.cpu.icache.overall_miss_latency::cpu.inst 74803000 # number of overall miss cycles
< system.cpu.icache.overall_miss_latency::total 74803000 # number of overall miss cycles
< system.cpu.icache.ReadReq_accesses::cpu.inst 466275580 # number of ReadReq accesses(hits+misses)
< system.cpu.icache.ReadReq_accesses::total 466275580 # number of ReadReq accesses(hits+misses)
< system.cpu.icache.demand_accesses::cpu.inst 466275580 # number of demand (read+write) accesses
< system.cpu.icache.demand_accesses::total 466275580 # number of demand (read+write) accesses
< system.cpu.icache.overall_accesses::cpu.inst 466275580 # number of overall (read+write) accesses
< system.cpu.icache.overall_accesses::total 466275580 # number of overall (read+write) accesses
---
> system.cpu.icache.ReadReq_miss_latency::cpu.inst 75338000 # number of ReadReq miss cycles
> system.cpu.icache.ReadReq_miss_latency::total 75338000 # number of ReadReq miss cycles
> system.cpu.icache.demand_miss_latency::cpu.inst 75338000 # number of demand (read+write) miss cycles
> system.cpu.icache.demand_miss_latency::total 75338000 # number of demand (read+write) miss cycles
> system.cpu.icache.overall_miss_latency::cpu.inst 75338000 # number of overall miss cycles
> system.cpu.icache.overall_miss_latency::total 75338000 # number of overall miss cycles
> system.cpu.icache.ReadReq_accesses::cpu.inst 466325350 # number of ReadReq accesses(hits+misses)
> system.cpu.icache.ReadReq_accesses::total 466325350 # number of ReadReq accesses(hits+misses)
> system.cpu.icache.demand_accesses::cpu.inst 466325350 # number of demand (read+write) accesses
> system.cpu.icache.demand_accesses::total 466325350 # number of demand (read+write) accesses
> system.cpu.icache.overall_accesses::cpu.inst 466325350 # number of overall (read+write) accesses
> system.cpu.icache.overall_accesses::total 466325350 # number of overall (read+write) accesses
671,676c671,676
< system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 91001.216545 # average ReadReq miss latency
< system.cpu.icache.ReadReq_avg_miss_latency::total 91001.216545 # average ReadReq miss latency
< system.cpu.icache.demand_avg_miss_latency::cpu.inst 91001.216545 # average overall miss latency
< system.cpu.icache.demand_avg_miss_latency::total 91001.216545 # average overall miss latency
< system.cpu.icache.overall_avg_miss_latency::cpu.inst 91001.216545 # average overall miss latency
< system.cpu.icache.overall_avg_miss_latency::total 91001.216545 # average overall miss latency
---
> system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 91652.068127 # average ReadReq miss latency
> system.cpu.icache.ReadReq_avg_miss_latency::total 91652.068127 # average ReadReq miss latency
> system.cpu.icache.demand_avg_miss_latency::cpu.inst 91652.068127 # average overall miss latency
> system.cpu.icache.demand_avg_miss_latency::total 91652.068127 # average overall miss latency
> system.cpu.icache.overall_avg_miss_latency::cpu.inst 91652.068127 # average overall miss latency
> system.cpu.icache.overall_avg_miss_latency::total 91652.068127 # average overall miss latency
691,696c691,696
< system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 73981000 # number of ReadReq MSHR miss cycles
< system.cpu.icache.ReadReq_mshr_miss_latency::total 73981000 # number of ReadReq MSHR miss cycles
< system.cpu.icache.demand_mshr_miss_latency::cpu.inst 73981000 # number of demand (read+write) MSHR miss cycles
< system.cpu.icache.demand_mshr_miss_latency::total 73981000 # number of demand (read+write) MSHR miss cycles
< system.cpu.icache.overall_mshr_miss_latency::cpu.inst 73981000 # number of overall MSHR miss cycles
< system.cpu.icache.overall_mshr_miss_latency::total 73981000 # number of overall MSHR miss cycles
---
> system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 74516000 # number of ReadReq MSHR miss cycles
> system.cpu.icache.ReadReq_mshr_miss_latency::total 74516000 # number of ReadReq MSHR miss cycles
> system.cpu.icache.demand_mshr_miss_latency::cpu.inst 74516000 # number of demand (read+write) MSHR miss cycles
> system.cpu.icache.demand_mshr_miss_latency::total 74516000 # number of demand (read+write) MSHR miss cycles
> system.cpu.icache.overall_mshr_miss_latency::cpu.inst 74516000 # number of overall MSHR miss cycles
> system.cpu.icache.overall_mshr_miss_latency::total 74516000 # number of overall MSHR miss cycles
703,714c703,714
< system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 90001.216545 # average ReadReq mshr miss latency
< system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90001.216545 # average ReadReq mshr miss latency
< system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 90001.216545 # average overall mshr miss latency
< system.cpu.icache.demand_avg_mshr_miss_latency::total 90001.216545 # average overall mshr miss latency
< system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 90001.216545 # average overall mshr miss latency
< system.cpu.icache.overall_avg_mshr_miss_latency::total 90001.216545 # average overall mshr miss latency
< system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1150227786500 # Cumulative time (in ticks) in various power states
< system.cpu.l2cache.tags.replacements 2032334 # number of replacements
< system.cpu.l2cache.tags.tagsinuse 31895.837315 # Cycle average of tags in use
< system.cpu.l2cache.tags.total_refs 16378248 # Total number of references to valid blocks.
< system.cpu.l2cache.tags.sampled_refs 2065102 # Sample count of references to valid blocks.
< system.cpu.l2cache.tags.avg_refs 7.930963 # Average number of references to valid blocks.
---
> system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 90652.068127 # average ReadReq mshr miss latency
> system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90652.068127 # average ReadReq mshr miss latency
> system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 90652.068127 # average overall mshr miss latency
> system.cpu.icache.demand_avg_mshr_miss_latency::total 90652.068127 # average overall mshr miss latency
> system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 90652.068127 # average overall mshr miss latency
> system.cpu.icache.overall_avg_mshr_miss_latency::total 90652.068127 # average overall mshr miss latency
> system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1150356296500 # Cumulative time (in ticks) in various power states
> system.cpu.l2cache.tags.replacements 2032379 # number of replacements
> system.cpu.l2cache.tags.tagsinuse 31895.934748 # Cycle average of tags in use
> system.cpu.l2cache.tags.total_refs 16378358 # Total number of references to valid blocks.
> system.cpu.l2cache.tags.sampled_refs 2065147 # Sample count of references to valid blocks.
> system.cpu.l2cache.tags.avg_refs 7.930844 # Average number of references to valid blocks.
716,718c716,718
< system.cpu.l2cache.tags.occ_blocks::writebacks 10.372175 # Average occupied blocks per requestor
< system.cpu.l2cache.tags.occ_blocks::cpu.inst 25.535649 # Average occupied blocks per requestor
< system.cpu.l2cache.tags.occ_blocks::cpu.data 31859.929491 # Average occupied blocks per requestor
---
> system.cpu.l2cache.tags.occ_blocks::writebacks 10.372068 # Average occupied blocks per requestor
> system.cpu.l2cache.tags.occ_blocks::cpu.inst 25.532774 # Average occupied blocks per requestor
> system.cpu.l2cache.tags.occ_blocks::cpu.data 31860.029906 # Average occupied blocks per requestor
721,722c721,722
< system.cpu.l2cache.tags.occ_percent::cpu.data 0.972288 # Average percentage of cache occupancy
< system.cpu.l2cache.tags.occ_percent::total 0.973384 # Average percentage of cache occupancy
---
> system.cpu.l2cache.tags.occ_percent::cpu.data 0.972291 # Average percentage of cache occupancy
> system.cpu.l2cache.tags.occ_percent::total 0.973387 # Average percentage of cache occupancy
730,734c730,734
< system.cpu.l2cache.tags.tag_accesses 149613670 # Number of tag accesses
< system.cpu.l2cache.tags.data_accesses 149613670 # Number of data accesses
< system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 1150227786500 # Cumulative time (in ticks) in various power states
< system.cpu.l2cache.WritebackDirty_hits::writebacks 3670055 # number of WritebackDirty hits
< system.cpu.l2cache.WritebackDirty_hits::total 3670055 # number of WritebackDirty hits
---
> system.cpu.l2cache.tags.tag_accesses 149614963 # Number of tag accesses
> system.cpu.l2cache.tags.data_accesses 149614963 # Number of data accesses
> system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 1150356296500 # Cumulative time (in ticks) in various power states
> system.cpu.l2cache.WritebackDirty_hits::writebacks 3670078 # number of WritebackDirty hits
> system.cpu.l2cache.WritebackDirty_hits::total 3670078 # number of WritebackDirty hits
737,738c737,738
< system.cpu.l2cache.ReadExReq_hits::cpu.data 1078511 # number of ReadExReq hits
< system.cpu.l2cache.ReadExReq_hits::total 1078511 # number of ReadExReq hits
---
> system.cpu.l2cache.ReadExReq_hits::cpu.data 1078495 # number of ReadExReq hits
> system.cpu.l2cache.ReadExReq_hits::total 1078495 # number of ReadExReq hits
741,742c741,742
< system.cpu.l2cache.ReadSharedReq_hits::cpu.data 6081704 # number of ReadSharedReq hits
< system.cpu.l2cache.ReadSharedReq_hits::total 6081704 # number of ReadSharedReq hits
---
> system.cpu.l2cache.ReadSharedReq_hits::cpu.data 6081752 # number of ReadSharedReq hits
> system.cpu.l2cache.ReadSharedReq_hits::total 6081752 # number of ReadSharedReq hits
744,745c744,745
< system.cpu.l2cache.demand_hits::cpu.data 7160215 # number of demand (read+write) hits
< system.cpu.l2cache.demand_hits::total 7160252 # number of demand (read+write) hits
---
> system.cpu.l2cache.demand_hits::cpu.data 7160247 # number of demand (read+write) hits
> system.cpu.l2cache.demand_hits::total 7160284 # number of demand (read+write) hits
747,750c747,750
< system.cpu.l2cache.overall_hits::cpu.data 7160215 # number of overall hits
< system.cpu.l2cache.overall_hits::total 7160252 # number of overall hits
< system.cpu.l2cache.ReadExReq_misses::cpu.data 812323 # number of ReadExReq misses
< system.cpu.l2cache.ReadExReq_misses::total 812323 # number of ReadExReq misses
---
> system.cpu.l2cache.overall_hits::cpu.data 7160247 # number of overall hits
> system.cpu.l2cache.overall_hits::total 7160284 # number of overall hits
> system.cpu.l2cache.ReadExReq_misses::cpu.data 812338 # number of ReadExReq misses
> system.cpu.l2cache.ReadExReq_misses::total 812338 # number of ReadExReq misses
753,754c753,754
< system.cpu.l2cache.ReadSharedReq_misses::cpu.data 1251665 # number of ReadSharedReq misses
< system.cpu.l2cache.ReadSharedReq_misses::total 1251665 # number of ReadSharedReq misses
---
> system.cpu.l2cache.ReadSharedReq_misses::cpu.data 1251696 # number of ReadSharedReq misses
> system.cpu.l2cache.ReadSharedReq_misses::total 1251696 # number of ReadSharedReq misses
756,757c756,757
< system.cpu.l2cache.demand_misses::cpu.data 2063988 # number of demand (read+write) misses
< system.cpu.l2cache.demand_misses::total 2064773 # number of demand (read+write) misses
---
> system.cpu.l2cache.demand_misses::cpu.data 2064034 # number of demand (read+write) misses
> system.cpu.l2cache.demand_misses::total 2064819 # number of demand (read+write) misses
759,774c759,774
< system.cpu.l2cache.overall_misses::cpu.data 2063988 # number of overall misses
< system.cpu.l2cache.overall_misses::total 2064773 # number of overall misses
< system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 78282928500 # number of ReadExReq miss cycles
< system.cpu.l2cache.ReadExReq_miss_latency::total 78282928500 # number of ReadExReq miss cycles
< system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 72328000 # number of ReadCleanReq miss cycles
< system.cpu.l2cache.ReadCleanReq_miss_latency::total 72328000 # number of ReadCleanReq miss cycles
< system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 125997338000 # number of ReadSharedReq miss cycles
< system.cpu.l2cache.ReadSharedReq_miss_latency::total 125997338000 # number of ReadSharedReq miss cycles
< system.cpu.l2cache.demand_miss_latency::cpu.inst 72328000 # number of demand (read+write) miss cycles
< system.cpu.l2cache.demand_miss_latency::cpu.data 204280266500 # number of demand (read+write) miss cycles
< system.cpu.l2cache.demand_miss_latency::total 204352594500 # number of demand (read+write) miss cycles
< system.cpu.l2cache.overall_miss_latency::cpu.inst 72328000 # number of overall miss cycles
< system.cpu.l2cache.overall_miss_latency::cpu.data 204280266500 # number of overall miss cycles
< system.cpu.l2cache.overall_miss_latency::total 204352594500 # number of overall miss cycles
< system.cpu.l2cache.WritebackDirty_accesses::writebacks 3670055 # number of WritebackDirty accesses(hits+misses)
< system.cpu.l2cache.WritebackDirty_accesses::total 3670055 # number of WritebackDirty accesses(hits+misses)
---
> system.cpu.l2cache.overall_misses::cpu.data 2064034 # number of overall misses
> system.cpu.l2cache.overall_misses::total 2064819 # number of overall misses
> system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 78265681500 # number of ReadExReq miss cycles
> system.cpu.l2cache.ReadExReq_miss_latency::total 78265681500 # number of ReadExReq miss cycles
> system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 72863000 # number of ReadCleanReq miss cycles
> system.cpu.l2cache.ReadCleanReq_miss_latency::total 72863000 # number of ReadCleanReq miss cycles
> system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 126082122000 # number of ReadSharedReq miss cycles
> system.cpu.l2cache.ReadSharedReq_miss_latency::total 126082122000 # number of ReadSharedReq miss cycles
> system.cpu.l2cache.demand_miss_latency::cpu.inst 72863000 # number of demand (read+write) miss cycles
> system.cpu.l2cache.demand_miss_latency::cpu.data 204347803500 # number of demand (read+write) miss cycles
> system.cpu.l2cache.demand_miss_latency::total 204420666500 # number of demand (read+write) miss cycles
> system.cpu.l2cache.overall_miss_latency::cpu.inst 72863000 # number of overall miss cycles
> system.cpu.l2cache.overall_miss_latency::cpu.data 204347803500 # number of overall miss cycles
> system.cpu.l2cache.overall_miss_latency::total 204420666500 # number of overall miss cycles
> system.cpu.l2cache.WritebackDirty_accesses::writebacks 3670078 # number of WritebackDirty accesses(hits+misses)
> system.cpu.l2cache.WritebackDirty_accesses::total 3670078 # number of WritebackDirty accesses(hits+misses)
777,778c777,778
< system.cpu.l2cache.ReadExReq_accesses::cpu.data 1890834 # number of ReadExReq accesses(hits+misses)
< system.cpu.l2cache.ReadExReq_accesses::total 1890834 # number of ReadExReq accesses(hits+misses)
---
> system.cpu.l2cache.ReadExReq_accesses::cpu.data 1890833 # number of ReadExReq accesses(hits+misses)
> system.cpu.l2cache.ReadExReq_accesses::total 1890833 # number of ReadExReq accesses(hits+misses)
781,782c781,782
< system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 7333369 # number of ReadSharedReq accesses(hits+misses)
< system.cpu.l2cache.ReadSharedReq_accesses::total 7333369 # number of ReadSharedReq accesses(hits+misses)
---
> system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 7333448 # number of ReadSharedReq accesses(hits+misses)
> system.cpu.l2cache.ReadSharedReq_accesses::total 7333448 # number of ReadSharedReq accesses(hits+misses)
784,785c784,785
< system.cpu.l2cache.demand_accesses::cpu.data 9224203 # number of demand (read+write) accesses
< system.cpu.l2cache.demand_accesses::total 9225025 # number of demand (read+write) accesses
---
> system.cpu.l2cache.demand_accesses::cpu.data 9224281 # number of demand (read+write) accesses
> system.cpu.l2cache.demand_accesses::total 9225103 # number of demand (read+write) accesses
787,790c787,790
< system.cpu.l2cache.overall_accesses::cpu.data 9224203 # number of overall (read+write) accesses
< system.cpu.l2cache.overall_accesses::total 9225025 # number of overall (read+write) accesses
< system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.429611 # miss rate for ReadExReq accesses
< system.cpu.l2cache.ReadExReq_miss_rate::total 0.429611 # miss rate for ReadExReq accesses
---
> system.cpu.l2cache.overall_accesses::cpu.data 9224281 # number of overall (read+write) accesses
> system.cpu.l2cache.overall_accesses::total 9225103 # number of overall (read+write) accesses
> system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.429619 # miss rate for ReadExReq accesses
> system.cpu.l2cache.ReadExReq_miss_rate::total 0.429619 # miss rate for ReadExReq accesses
793,794c793,794
< system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.170681 # miss rate for ReadSharedReq accesses
< system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.170681 # miss rate for ReadSharedReq accesses
---
> system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.170683 # miss rate for ReadSharedReq accesses
> system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.170683 # miss rate for ReadSharedReq accesses
796,797c796,797
< system.cpu.l2cache.demand_miss_rate::cpu.data 0.223758 # miss rate for demand accesses
< system.cpu.l2cache.demand_miss_rate::total 0.223823 # miss rate for demand accesses
---
> system.cpu.l2cache.demand_miss_rate::cpu.data 0.223761 # miss rate for demand accesses
> system.cpu.l2cache.demand_miss_rate::total 0.223826 # miss rate for demand accesses
799,812c799,812
< system.cpu.l2cache.overall_miss_rate::cpu.data 0.223758 # miss rate for overall accesses
< system.cpu.l2cache.overall_miss_rate::total 0.223823 # miss rate for overall accesses
< system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 96369.213355 # average ReadExReq miss latency
< system.cpu.l2cache.ReadExReq_avg_miss_latency::total 96369.213355 # average ReadExReq miss latency
< system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 92137.579618 # average ReadCleanReq miss latency
< system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 92137.579618 # average ReadCleanReq miss latency
< system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 100663.786237 # average ReadSharedReq miss latency
< system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 100663.786237 # average ReadSharedReq miss latency
< system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 92137.579618 # average overall miss latency
< system.cpu.l2cache.demand_avg_miss_latency::cpu.data 98973.572763 # average overall miss latency
< system.cpu.l2cache.demand_avg_miss_latency::total 98970.973807 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 92137.579618 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::cpu.data 98973.572763 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::total 98970.973807 # average overall miss latency
---
> system.cpu.l2cache.overall_miss_rate::cpu.data 0.223761 # miss rate for overall accesses
> system.cpu.l2cache.overall_miss_rate::total 0.223826 # miss rate for overall accesses
> system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 96346.202566 # average ReadExReq miss latency
> system.cpu.l2cache.ReadExReq_avg_miss_latency::total 96346.202566 # average ReadExReq miss latency
> system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 92819.108280 # average ReadCleanReq miss latency
> system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 92819.108280 # average ReadCleanReq miss latency
> system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 100729.028454 # average ReadSharedReq miss latency
> system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 100729.028454 # average ReadSharedReq miss latency
> system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 92819.108280 # average overall miss latency
> system.cpu.l2cache.demand_avg_miss_latency::cpu.data 99004.087869 # average overall miss latency
> system.cpu.l2cache.demand_avg_miss_latency::total 99001.736472 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 92819.108280 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::cpu.data 99004.087869 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::total 99001.736472 # average overall miss latency
819,826c819,826
< system.cpu.l2cache.writebacks::writebacks 1060156 # number of writebacks
< system.cpu.l2cache.writebacks::total 1060156 # number of writebacks
< system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 6 # number of ReadSharedReq MSHR hits
< system.cpu.l2cache.ReadSharedReq_mshr_hits::total 6 # number of ReadSharedReq MSHR hits
< system.cpu.l2cache.demand_mshr_hits::cpu.data 6 # number of demand (read+write) MSHR hits
< system.cpu.l2cache.demand_mshr_hits::total 6 # number of demand (read+write) MSHR hits
< system.cpu.l2cache.overall_mshr_hits::cpu.data 6 # number of overall MSHR hits
< system.cpu.l2cache.overall_mshr_hits::total 6 # number of overall MSHR hits
---
> system.cpu.l2cache.writebacks::writebacks 1060173 # number of writebacks
> system.cpu.l2cache.writebacks::total 1060173 # number of writebacks
> system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 7 # number of ReadSharedReq MSHR hits
> system.cpu.l2cache.ReadSharedReq_mshr_hits::total 7 # number of ReadSharedReq MSHR hits
> system.cpu.l2cache.demand_mshr_hits::cpu.data 7 # number of demand (read+write) MSHR hits
> system.cpu.l2cache.demand_mshr_hits::total 7 # number of demand (read+write) MSHR hits
> system.cpu.l2cache.overall_mshr_hits::cpu.data 7 # number of overall MSHR hits
> system.cpu.l2cache.overall_mshr_hits::total 7 # number of overall MSHR hits
829,830c829,830
< system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 812323 # number of ReadExReq MSHR misses
< system.cpu.l2cache.ReadExReq_mshr_misses::total 812323 # number of ReadExReq MSHR misses
---
> system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 812338 # number of ReadExReq MSHR misses
> system.cpu.l2cache.ReadExReq_mshr_misses::total 812338 # number of ReadExReq MSHR misses
833,834c833,834
< system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 1251659 # number of ReadSharedReq MSHR misses
< system.cpu.l2cache.ReadSharedReq_mshr_misses::total 1251659 # number of ReadSharedReq MSHR misses
---
> system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 1251689 # number of ReadSharedReq MSHR misses
> system.cpu.l2cache.ReadSharedReq_mshr_misses::total 1251689 # number of ReadSharedReq MSHR misses
836,837c836,837
< system.cpu.l2cache.demand_mshr_misses::cpu.data 2063982 # number of demand (read+write) MSHR misses
< system.cpu.l2cache.demand_mshr_misses::total 2064767 # number of demand (read+write) MSHR misses
---
> system.cpu.l2cache.demand_mshr_misses::cpu.data 2064027 # number of demand (read+write) MSHR misses
> system.cpu.l2cache.demand_mshr_misses::total 2064812 # number of demand (read+write) MSHR misses
839,852c839,852
< system.cpu.l2cache.overall_mshr_misses::cpu.data 2063982 # number of overall MSHR misses
< system.cpu.l2cache.overall_mshr_misses::total 2064767 # number of overall MSHR misses
< system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 70159698500 # number of ReadExReq MSHR miss cycles
< system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 70159698500 # number of ReadExReq MSHR miss cycles
< system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 64478000 # number of ReadCleanReq MSHR miss cycles
< system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 64478000 # number of ReadCleanReq MSHR miss cycles
< system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 113480200500 # number of ReadSharedReq MSHR miss cycles
< system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 113480200500 # number of ReadSharedReq MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 64478000 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 183639899000 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::total 183704377000 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 64478000 # number of overall MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 183639899000 # number of overall MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::total 183704377000 # number of overall MSHR miss cycles
---
> system.cpu.l2cache.overall_mshr_misses::cpu.data 2064027 # number of overall MSHR misses
> system.cpu.l2cache.overall_mshr_misses::total 2064812 # number of overall MSHR misses
> system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 70142301500 # number of ReadExReq MSHR miss cycles
> system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 70142301500 # number of ReadExReq MSHR miss cycles
> system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 65013000 # number of ReadCleanReq MSHR miss cycles
> system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 65013000 # number of ReadCleanReq MSHR miss cycles
> system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 113564745500 # number of ReadSharedReq MSHR miss cycles
> system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 113564745500 # number of ReadSharedReq MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 65013000 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 183707047000 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::total 183772060000 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 65013000 # number of overall MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 183707047000 # number of overall MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::total 183772060000 # number of overall MSHR miss cycles
855,856c855,856
< system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.429611 # mshr miss rate for ReadExReq accesses
< system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.429611 # mshr miss rate for ReadExReq accesses
---
> system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.429619 # mshr miss rate for ReadExReq accesses
> system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.429619 # mshr miss rate for ReadExReq accesses
859,860c859,860
< system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.170680 # mshr miss rate for ReadSharedReq accesses
< system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.170680 # mshr miss rate for ReadSharedReq accesses
---
> system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.170682 # mshr miss rate for ReadSharedReq accesses
> system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.170682 # mshr miss rate for ReadSharedReq accesses
862,863c862,863
< system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.223757 # mshr miss rate for demand accesses
< system.cpu.l2cache.demand_mshr_miss_rate::total 0.223822 # mshr miss rate for demand accesses
---
> system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.223760 # mshr miss rate for demand accesses
> system.cpu.l2cache.demand_mshr_miss_rate::total 0.223825 # mshr miss rate for demand accesses
865,880c865,880
< system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.223757 # mshr miss rate for overall accesses
< system.cpu.l2cache.overall_mshr_miss_rate::total 0.223822 # mshr miss rate for overall accesses
< system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 86369.213355 # average ReadExReq mshr miss latency
< system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 86369.213355 # average ReadExReq mshr miss latency
< system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 82137.579618 # average ReadCleanReq mshr miss latency
< system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 82137.579618 # average ReadCleanReq mshr miss latency
< system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 90663.831363 # average ReadSharedReq mshr miss latency
< system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 90663.831363 # average ReadSharedReq mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 82137.579618 # average overall mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 88973.595215 # average overall mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::total 88970.996243 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 82137.579618 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 88973.595215 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::total 88970.996243 # average overall mshr miss latency
< system.cpu.toL2Bus.snoop_filter.tot_requests 18445165 # Total number of requests made to the snoop filter.
< system.cpu.toL2Bus.snoop_filter.hit_single_requests 9220152 # Number of requests hitting in the snoop filter with a single holder of the requested data.
---
> system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.223760 # mshr miss rate for overall accesses
> system.cpu.l2cache.overall_mshr_miss_rate::total 0.223825 # mshr miss rate for overall accesses
> system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 86346.202566 # average ReadExReq mshr miss latency
> system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 86346.202566 # average ReadExReq mshr miss latency
> system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 82819.108280 # average ReadCleanReq mshr miss latency
> system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 82819.108280 # average ReadCleanReq mshr miss latency
> system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 90729.203101 # average ReadSharedReq mshr miss latency
> system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 90729.203101 # average ReadSharedReq mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 82819.108280 # average overall mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 89004.187930 # average overall mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::total 89001.836487 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 82819.108280 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 89004.187930 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::total 89001.836487 # average overall mshr miss latency
> system.cpu.toL2Bus.snoop_filter.tot_requests 18445321 # Total number of requests made to the snoop filter.
> system.cpu.toL2Bus.snoop_filter.hit_single_requests 9220230 # Number of requests hitting in the snoop filter with a single holder of the requested data.
885,887c885,887
< system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1150227786500 # Cumulative time (in ticks) in various power states
< system.cpu.toL2Bus.trans_dist::ReadResp 7334191 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::WritebackDirty 4730211 # Transaction distribution
---
> system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1150356296500 # Cumulative time (in ticks) in various power states
> system.cpu.toL2Bus.trans_dist::ReadResp 7334270 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::WritebackDirty 4730251 # Transaction distribution
889,891c889,891
< system.cpu.toL2Bus.trans_dist::CleanEvict 6522230 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::ReadExReq 1890834 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::ReadExResp 1890834 # Transaction distribution
---
> system.cpu.toL2Bus.trans_dist::CleanEvict 6522313 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::ReadExReq 1890833 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::ReadExResp 1890833 # Transaction distribution
893c893
< system.cpu.toL2Bus.trans_dist::ReadSharedReq 7333369 # Transaction distribution
---
> system.cpu.toL2Bus.trans_dist::ReadSharedReq 7333448 # Transaction distribution
895,896c895,896
< system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 27668513 # Packet count per connected master and slave (bytes)
< system.cpu.toL2Bus.pkt_count::total 27670190 # Packet count per connected master and slave (bytes)
---
> system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 27668747 # Packet count per connected master and slave (bytes)
> system.cpu.toL2Bus.pkt_count::total 27670424 # Packet count per connected master and slave (bytes)
898,902c898,902
< system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 825232512 # Cumulative packet size per connected master and slave (bytes)
< system.cpu.toL2Bus.pkt_size::total 825287232 # Cumulative packet size per connected master and slave (bytes)
< system.cpu.toL2Bus.snoops 2032334 # Total snoops (count)
< system.cpu.toL2Bus.snoopTraffic 67849984 # Total snoop traffic (bytes)
< system.cpu.toL2Bus.snoop_fanout::samples 11257359 # Request fanout histogram
---
> system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 825238976 # Cumulative packet size per connected master and slave (bytes)
> system.cpu.toL2Bus.pkt_size::total 825293696 # Cumulative packet size per connected master and slave (bytes)
> system.cpu.toL2Bus.snoops 2032379 # Total snoops (count)
> system.cpu.toL2Bus.snoopTraffic 67851072 # Total snoop traffic (bytes)
> system.cpu.toL2Bus.snoop_fanout::samples 11257482 # Request fanout histogram
906c906
< system.cpu.toL2Bus.snoop_fanout::0 11254309 99.97% 99.97% # Request fanout histogram
---
> system.cpu.toL2Bus.snoop_fanout::0 11254432 99.97% 99.97% # Request fanout histogram
912,913c912,913
< system.cpu.toL2Bus.snoop_fanout::total 11257359 # Request fanout histogram
< system.cpu.toL2Bus.reqLayer0.occupancy 12892670500 # Layer occupancy (ticks)
---
> system.cpu.toL2Bus.snoop_fanout::total 11257482 # Request fanout histogram
> system.cpu.toL2Bus.reqLayer0.occupancy 12892771500 # Layer occupancy (ticks)
917c917
< system.cpu.toL2Bus.respLayer1.occupancy 13836307494 # Layer occupancy (ticks)
---
> system.cpu.toL2Bus.respLayer1.occupancy 13836424993 # Layer occupancy (ticks)
919,920c919,920
< system.membus.snoop_filter.tot_requests 4095872 # Total number of requests made to the snoop filter.
< system.membus.snoop_filter.hit_single_requests 2031262 # Number of requests hitting in the snoop filter with a single holder of the requested data.
---
> system.membus.snoop_filter.tot_requests 4095962 # Total number of requests made to the snoop filter.
> system.membus.snoop_filter.hit_single_requests 2031307 # Number of requests hitting in the snoop filter with a single holder of the requested data.
925,935c925,935
< system.membus.pwrStateResidencyTicks::UNDEFINED 1150227786500 # Cumulative time (in ticks) in various power states
< system.membus.trans_dist::ReadResp 1252444 # Transaction distribution
< system.membus.trans_dist::WritebackDirty 1060156 # Transaction distribution
< system.membus.trans_dist::CleanEvict 970949 # Transaction distribution
< system.membus.trans_dist::ReadExReq 812323 # Transaction distribution
< system.membus.trans_dist::ReadExResp 812323 # Transaction distribution
< system.membus.trans_dist::ReadSharedReq 1252444 # Transaction distribution
< system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 6160639 # Packet count per connected master and slave (bytes)
< system.membus.pkt_count::total 6160639 # Packet count per connected master and slave (bytes)
< system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 199995072 # Cumulative packet size per connected master and slave (bytes)
< system.membus.pkt_size::total 199995072 # Cumulative packet size per connected master and slave (bytes)
---
> system.membus.pwrStateResidencyTicks::UNDEFINED 1150356296500 # Cumulative time (in ticks) in various power states
> system.membus.trans_dist::ReadResp 1252474 # Transaction distribution
> system.membus.trans_dist::WritebackDirty 1060173 # Transaction distribution
> system.membus.trans_dist::CleanEvict 970977 # Transaction distribution
> system.membus.trans_dist::ReadExReq 812338 # Transaction distribution
> system.membus.trans_dist::ReadExResp 812338 # Transaction distribution
> system.membus.trans_dist::ReadSharedReq 1252474 # Transaction distribution
> system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 6160774 # Packet count per connected master and slave (bytes)
> system.membus.pkt_count::total 6160774 # Packet count per connected master and slave (bytes)
> system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 199999040 # Cumulative packet size per connected master and slave (bytes)
> system.membus.pkt_size::total 199999040 # Cumulative packet size per connected master and slave (bytes)
938c938
< system.membus.snoop_fanout::samples 2064767 # Request fanout histogram
---
> system.membus.snoop_fanout::samples 2064812 # Request fanout histogram
942c942
< system.membus.snoop_fanout::0 2064767 100.00% 100.00% # Request fanout histogram
---
> system.membus.snoop_fanout::0 2064812 100.00% 100.00% # Request fanout histogram
947,948c947,948
< system.membus.snoop_fanout::total 2064767 # Request fanout histogram
< system.membus.reqLayer0.occupancy 8804919500 # Layer occupancy (ticks)
---
> system.membus.snoop_fanout::total 2064812 # Request fanout histogram
> system.membus.reqLayer0.occupancy 8805297000 # Layer occupancy (ticks)
950c950
< system.membus.respLayer1.occupancy 11285149250 # Layer occupancy (ticks)
---
> system.membus.respLayer1.occupancy 11285202500 # Layer occupancy (ticks)