3,5c3,5
< sim_seconds 1.128034 # Number of seconds simulated
< sim_ticks 1128033563500 # Number of ticks simulated
< final_tick 1128033563500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
---
> sim_seconds 1.130744 # Number of seconds simulated
> sim_ticks 1130744162500 # Number of ticks simulated
> final_tick 1130744162500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
7,11c7,11
< host_inst_rate 296898 # Simulator instruction rate (inst/s)
< host_op_rate 319862 # Simulator op (including micro ops) rate (op/s)
< host_tick_rate 216832014 # Simulator tick rate (ticks/s)
< host_mem_usage 266856 # Number of bytes of host memory used
< host_seconds 5202.34 # Real time elapsed on the host
---
> host_inst_rate 210155 # Simulator instruction rate (inst/s)
> host_op_rate 226410 # Simulator op (including micro ops) rate (op/s)
> host_tick_rate 153850224 # Simulator tick rate (ticks/s)
> host_mem_usage 274312 # Number of bytes of host memory used
> host_seconds 7349.64 # Real time elapsed on the host
16,49c16,49
< system.physmem.pwrStateResidencyTicks::UNDEFINED 1128033563500 # Cumulative time (in ticks) in various power states
< system.physmem.bytes_read::cpu.inst 50112 # Number of bytes read from this memory
< system.physmem.bytes_read::cpu.data 130888128 # Number of bytes read from this memory
< system.physmem.bytes_read::total 130938240 # Number of bytes read from this memory
< system.physmem.bytes_inst_read::cpu.inst 50112 # Number of instructions bytes read from this memory
< system.physmem.bytes_inst_read::total 50112 # Number of instructions bytes read from this memory
< system.physmem.bytes_written::writebacks 67194432 # Number of bytes written to this memory
< system.physmem.bytes_written::total 67194432 # Number of bytes written to this memory
< system.physmem.num_reads::cpu.inst 783 # Number of read requests responded to by this memory
< system.physmem.num_reads::cpu.data 2045127 # Number of read requests responded to by this memory
< system.physmem.num_reads::total 2045910 # Number of read requests responded to by this memory
< system.physmem.num_writes::writebacks 1049913 # Number of write requests responded to by this memory
< system.physmem.num_writes::total 1049913 # Number of write requests responded to by this memory
< system.physmem.bw_read::cpu.inst 44424 # Total read bandwidth from this memory (bytes/s)
< system.physmem.bw_read::cpu.data 116032122 # Total read bandwidth from this memory (bytes/s)
< system.physmem.bw_read::total 116076546 # Total read bandwidth from this memory (bytes/s)
< system.physmem.bw_inst_read::cpu.inst 44424 # Instruction read bandwidth from this memory (bytes/s)
< system.physmem.bw_inst_read::total 44424 # Instruction read bandwidth from this memory (bytes/s)
< system.physmem.bw_write::writebacks 59567759 # Write bandwidth from this memory (bytes/s)
< system.physmem.bw_write::total 59567759 # Write bandwidth from this memory (bytes/s)
< system.physmem.bw_total::writebacks 59567759 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.bw_total::cpu.inst 44424 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.bw_total::cpu.data 116032122 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.bw_total::total 175644306 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.readReqs 2045910 # Number of read requests accepted
< system.physmem.writeReqs 1049913 # Number of write requests accepted
< system.physmem.readBursts 2045910 # Number of DRAM read bursts, including those serviced by the write queue
< system.physmem.writeBursts 1049913 # Number of DRAM write bursts, including those merged in the write queue
< system.physmem.bytesReadDRAM 130851840 # Total number of bytes read from DRAM
< system.physmem.bytesReadWrQ 86400 # Total number of bytes read from write queue
< system.physmem.bytesWritten 67192960 # Total number of bytes written to DRAM
< system.physmem.bytesReadSys 130938240 # Total read bytes from the system interface side
< system.physmem.bytesWrittenSys 67194432 # Total written bytes from the system interface side
< system.physmem.servicedByWrQ 1350 # Number of DRAM read bursts serviced by the write queue
---
> system.physmem.pwrStateResidencyTicks::UNDEFINED 1130744162500 # Cumulative time (in ticks) in various power states
> system.physmem.bytes_read::cpu.inst 50240 # Number of bytes read from this memory
> system.physmem.bytes_read::cpu.data 132094976 # Number of bytes read from this memory
> system.physmem.bytes_read::total 132145216 # Number of bytes read from this memory
> system.physmem.bytes_inst_read::cpu.inst 50240 # Number of instructions bytes read from this memory
> system.physmem.bytes_inst_read::total 50240 # Number of instructions bytes read from this memory
> system.physmem.bytes_written::writebacks 67850112 # Number of bytes written to this memory
> system.physmem.bytes_written::total 67850112 # Number of bytes written to this memory
> system.physmem.num_reads::cpu.inst 785 # Number of read requests responded to by this memory
> system.physmem.num_reads::cpu.data 2063984 # Number of read requests responded to by this memory
> system.physmem.num_reads::total 2064769 # Number of read requests responded to by this memory
> system.physmem.num_writes::writebacks 1060158 # Number of write requests responded to by this memory
> system.physmem.num_writes::total 1060158 # Number of write requests responded to by this memory
> system.physmem.bw_read::cpu.inst 44431 # Total read bandwidth from this memory (bytes/s)
> system.physmem.bw_read::cpu.data 116821276 # Total read bandwidth from this memory (bytes/s)
> system.physmem.bw_read::total 116865707 # Total read bandwidth from this memory (bytes/s)
> system.physmem.bw_inst_read::cpu.inst 44431 # Instruction read bandwidth from this memory (bytes/s)
> system.physmem.bw_inst_read::total 44431 # Instruction read bandwidth from this memory (bytes/s)
> system.physmem.bw_write::writebacks 60004831 # Write bandwidth from this memory (bytes/s)
> system.physmem.bw_write::total 60004831 # Write bandwidth from this memory (bytes/s)
> system.physmem.bw_total::writebacks 60004831 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.bw_total::cpu.inst 44431 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.bw_total::cpu.data 116821276 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.bw_total::total 176870538 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.readReqs 2064769 # Number of read requests accepted
> system.physmem.writeReqs 1060158 # Number of write requests accepted
> system.physmem.readBursts 2064769 # Number of DRAM read bursts, including those serviced by the write queue
> system.physmem.writeBursts 1060158 # Number of DRAM write bursts, including those merged in the write queue
> system.physmem.bytesReadDRAM 132060352 # Total number of bytes read from DRAM
> system.physmem.bytesReadWrQ 84864 # Total number of bytes read from write queue
> system.physmem.bytesWritten 67848640 # Total number of bytes written to DRAM
> system.physmem.bytesReadSys 132145216 # Total read bytes from the system interface side
> system.physmem.bytesWrittenSys 67850112 # Total written bytes from the system interface side
> system.physmem.servicedByWrQ 1326 # Number of DRAM read bursts serviced by the write queue
52,83c52,83
< system.physmem.perBankRdBursts::0 127234 # Per bank write bursts
< system.physmem.perBankRdBursts::1 124635 # Per bank write bursts
< system.physmem.perBankRdBursts::2 121565 # Per bank write bursts
< system.physmem.perBankRdBursts::3 123578 # Per bank write bursts
< system.physmem.perBankRdBursts::4 122544 # Per bank write bursts
< system.physmem.perBankRdBursts::5 122632 # Per bank write bursts
< system.physmem.perBankRdBursts::6 123221 # Per bank write bursts
< system.physmem.perBankRdBursts::7 123735 # Per bank write bursts
< system.physmem.perBankRdBursts::8 131340 # Per bank write bursts
< system.physmem.perBankRdBursts::9 133478 # Per bank write bursts
< system.physmem.perBankRdBursts::10 132036 # Per bank write bursts
< system.physmem.perBankRdBursts::11 133242 # Per bank write bursts
< system.physmem.perBankRdBursts::12 133211 # Per bank write bursts
< system.physmem.perBankRdBursts::13 133326 # Per bank write bursts
< system.physmem.perBankRdBursts::14 129274 # Per bank write bursts
< system.physmem.perBankRdBursts::15 129509 # Per bank write bursts
< system.physmem.perBankWrBursts::0 66120 # Per bank write bursts
< system.physmem.perBankWrBursts::1 64398 # Per bank write bursts
< system.physmem.perBankWrBursts::2 62563 # Per bank write bursts
< system.physmem.perBankWrBursts::3 62980 # Per bank write bursts
< system.physmem.perBankWrBursts::4 62981 # Per bank write bursts
< system.physmem.perBankWrBursts::5 63086 # Per bank write bursts
< system.physmem.perBankWrBursts::6 64437 # Per bank write bursts
< system.physmem.perBankWrBursts::7 65431 # Per bank write bursts
< system.physmem.perBankWrBursts::8 67296 # Per bank write bursts
< system.physmem.perBankWrBursts::9 67792 # Per bank write bursts
< system.physmem.perBankWrBursts::10 67535 # Per bank write bursts
< system.physmem.perBankWrBursts::11 67858 # Per bank write bursts
< system.physmem.perBankWrBursts::12 67312 # Per bank write bursts
< system.physmem.perBankWrBursts::13 67784 # Per bank write bursts
< system.physmem.perBankWrBursts::14 66474 # Per bank write bursts
< system.physmem.perBankWrBursts::15 65843 # Per bank write bursts
---
> system.physmem.perBankRdBursts::0 128520 # Per bank write bursts
> system.physmem.perBankRdBursts::1 125806 # Per bank write bursts
> system.physmem.perBankRdBursts::2 122672 # Per bank write bursts
> system.physmem.perBankRdBursts::3 124571 # Per bank write bursts
> system.physmem.perBankRdBursts::4 123572 # Per bank write bursts
> system.physmem.perBankRdBursts::5 123679 # Per bank write bursts
> system.physmem.perBankRdBursts::6 124365 # Per bank write bursts
> system.physmem.perBankRdBursts::7 124958 # Per bank write bursts
> system.physmem.perBankRdBursts::8 132489 # Per bank write bursts
> system.physmem.perBankRdBursts::9 134780 # Per bank write bursts
> system.physmem.perBankRdBursts::10 133233 # Per bank write bursts
> system.physmem.perBankRdBursts::11 134506 # Per bank write bursts
> system.physmem.perBankRdBursts::12 134518 # Per bank write bursts
> system.physmem.perBankRdBursts::13 134594 # Per bank write bursts
> system.physmem.perBankRdBursts::14 130540 # Per bank write bursts
> system.physmem.perBankRdBursts::15 130640 # Per bank write bursts
> system.physmem.perBankWrBursts::0 66781 # Per bank write bursts
> system.physmem.perBankWrBursts::1 64941 # Per bank write bursts
> system.physmem.perBankWrBursts::2 63173 # Per bank write bursts
> system.physmem.perBankWrBursts::3 63584 # Per bank write bursts
> system.physmem.perBankWrBursts::4 63558 # Per bank write bursts
> system.physmem.perBankWrBursts::5 63644 # Per bank write bursts
> system.physmem.perBankWrBursts::6 65047 # Per bank write bursts
> system.physmem.perBankWrBursts::7 66055 # Per bank write bursts
> system.physmem.perBankWrBursts::8 67972 # Per bank write bursts
> system.physmem.perBankWrBursts::9 68438 # Per bank write bursts
> system.physmem.perBankWrBursts::10 68161 # Per bank write bursts
> system.physmem.perBankWrBursts::11 68586 # Per bank write bursts
> system.physmem.perBankWrBursts::12 68040 # Per bank write bursts
> system.physmem.perBankWrBursts::13 68530 # Per bank write bursts
> system.physmem.perBankWrBursts::14 67159 # Per bank write bursts
> system.physmem.perBankWrBursts::15 66466 # Per bank write bursts
86c86
< system.physmem.totGap 1128033469500 # Total gap between requests
---
> system.physmem.totGap 1130744067500 # Total gap between requests
93c93
< system.physmem.readPktSize::6 2045910 # Read request sizes (log2)
---
> system.physmem.readPktSize::6 2064769 # Read request sizes (log2)
100,102c100,102
< system.physmem.writePktSize::6 1049913 # Write request sizes (log2)
< system.physmem.rdQLenPdf::0 1917702 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::1 126844 # What read queue length does an incoming req see
---
> system.physmem.writePktSize::6 1060158 # Write request sizes (log2)
> system.physmem.rdQLenPdf::0 1931837 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::1 131592 # What read queue length does an incoming req see
148,168c148,168
< system.physmem.wrQLenPdf::15 32849 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::16 34013 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::17 57015 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::18 61217 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::19 61623 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::20 61654 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::21 61600 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::22 61647 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::23 61568 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::24 61682 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::25 61684 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::26 61622 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::27 62149 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::28 62542 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::29 61998 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::30 62533 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::31 61281 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::32 61114 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::33 97 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::34 8 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::35 2 # What write queue length does an incoming req see
---
> system.physmem.wrQLenPdf::15 32506 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::16 33515 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::17 57459 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::18 62386 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::19 62542 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::20 62618 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::21 62533 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::22 62474 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::23 62468 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::24 62484 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::25 62514 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::26 62444 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::27 62521 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::28 62600 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::29 62677 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::30 62255 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::31 62124 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::32 61991 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::33 32 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see
197,218c197,219
< system.physmem.bytesPerActivate::samples 1910047 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::mean 103.685692 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::gmean 81.827100 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::stdev 125.490486 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::0-127 1485463 77.77% 77.77% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::128-255 305174 15.98% 93.75% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::256-383 52509 2.75% 96.50% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::384-511 20929 1.10% 97.59% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::512-639 13256 0.69% 98.29% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::640-767 7619 0.40% 98.69% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::768-895 5519 0.29% 98.97% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::896-1023 5102 0.27% 99.24% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::1024-1151 14476 0.76% 100.00% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::total 1910047 # Bytes accessed per row activation
< system.physmem.rdPerTurnAround::samples 61113 # Reads before turning the bus around for writes
< system.physmem.rdPerTurnAround::mean 33.412400 # Reads before turning the bus around for writes
< system.physmem.rdPerTurnAround::stdev 159.518866 # Reads before turning the bus around for writes
< system.physmem.rdPerTurnAround::0-1023 61065 99.92% 99.92% # Reads before turning the bus around for writes
< system.physmem.rdPerTurnAround::1024-2047 24 0.04% 99.96% # Reads before turning the bus around for writes
< system.physmem.rdPerTurnAround::2048-3071 10 0.02% 99.98% # Reads before turning the bus around for writes
< system.physmem.rdPerTurnAround::3072-4095 6 0.01% 99.99% # Reads before turning the bus around for writes
< system.physmem.rdPerTurnAround::4096-5119 3 0.00% 99.99% # Reads before turning the bus around for writes
---
> system.physmem.bytesPerActivate::samples 1925169 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::mean 103.839212 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::gmean 81.850367 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::stdev 126.421931 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::0-127 1496084 77.71% 77.71% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::128-255 309482 16.08% 93.79% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::256-383 52255 2.71% 96.50% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::384-511 20716 1.08% 97.58% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::512-639 12793 0.66% 98.24% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::640-767 7748 0.40% 98.64% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::768-895 5753 0.30% 98.94% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::896-1023 5054 0.26% 99.21% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::1024-1151 15284 0.79% 100.00% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::total 1925169 # Bytes accessed per row activation
> system.physmem.rdPerTurnAround::samples 61990 # Reads before turning the bus around for writes
> system.physmem.rdPerTurnAround::mean 33.244314 # Reads before turning the bus around for writes
> system.physmem.rdPerTurnAround::gmean 23.928422 # Reads before turning the bus around for writes
> system.physmem.rdPerTurnAround::stdev 148.698604 # Reads before turning the bus around for writes
> system.physmem.rdPerTurnAround::0-1023 61952 99.94% 99.94% # Reads before turning the bus around for writes
> system.physmem.rdPerTurnAround::1024-2047 16 0.03% 99.96% # Reads before turning the bus around for writes
> system.physmem.rdPerTurnAround::2048-3071 7 0.01% 99.98% # Reads before turning the bus around for writes
> system.physmem.rdPerTurnAround::3072-4095 5 0.01% 99.98% # Reads before turning the bus around for writes
> system.physmem.rdPerTurnAround::4096-5119 5 0.01% 99.99% # Reads before turning the bus around for writes
220c221
< system.physmem.rdPerTurnAround::13312-14335 1 0.00% 100.00% # Reads before turning the bus around for writes
---
> system.physmem.rdPerTurnAround::14336-15359 1 0.00% 100.00% # Reads before turning the bus around for writes
222,241c223,239
< system.physmem.rdPerTurnAround::22528-23551 1 0.00% 100.00% # Reads before turning the bus around for writes
< system.physmem.rdPerTurnAround::total 61113 # Reads before turning the bus around for writes
< system.physmem.wrPerTurnAround::samples 61113 # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::mean 17.179487 # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::gmean 17.144319 # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::stdev 1.100540 # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::16 26981 44.15% 44.15% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::17 1028 1.68% 45.83% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::18 28814 47.15% 92.98% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::19 3825 6.26% 99.24% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::20 400 0.65% 99.89% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::21 47 0.08% 99.97% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::22 11 0.02% 99.99% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::23 6 0.01% 100.00% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::24 1 0.00% 100.00% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::total 61113 # Writes before turning the bus around for reads
< system.physmem.totQLat 38097515250 # Total ticks spent queuing
< system.physmem.totMemAccLat 76433015250 # Total ticks spent from burst creation until serviced by the DRAM
< system.physmem.totBusLat 10222800000 # Total ticks spent in databus transfers
< system.physmem.avgQLat 18633.60 # Average queueing delay per DRAM burst
---
> system.physmem.rdPerTurnAround::17408-18431 1 0.00% 100.00% # Reads before turning the bus around for writes
> system.physmem.rdPerTurnAround::total 61990 # Reads before turning the bus around for writes
> system.physmem.wrPerTurnAround::samples 61990 # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::mean 17.101710 # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::gmean 17.070337 # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::stdev 1.034747 # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::16 28322 45.69% 45.69% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::17 1015 1.64% 47.33% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::18 30732 49.58% 96.90% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::19 1873 3.02% 99.92% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::20 43 0.07% 99.99% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::21 5 0.01% 100.00% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::total 61990 # Writes before turning the bus around for reads
> system.physmem.totQLat 38536102500 # Total ticks spent queuing
> system.physmem.totMemAccLat 77225658750 # Total ticks spent from burst creation until serviced by the DRAM
> system.physmem.totBusLat 10317215000 # Total ticks spent in databus transfers
> system.physmem.avgQLat 18675.63 # Average queueing delay per DRAM burst
243,247c241,245
< system.physmem.avgMemAccLat 37383.60 # Average memory access latency per DRAM burst
< system.physmem.avgRdBW 116.00 # Average DRAM read bandwidth in MiByte/s
< system.physmem.avgWrBW 59.57 # Average achieved write bandwidth in MiByte/s
< system.physmem.avgRdBWSys 116.08 # Average system read bandwidth in MiByte/s
< system.physmem.avgWrBWSys 59.57 # Average system write bandwidth in MiByte/s
---
> system.physmem.avgMemAccLat 37425.63 # Average memory access latency per DRAM burst
> system.physmem.avgRdBW 116.79 # Average DRAM read bandwidth in MiByte/s
> system.physmem.avgWrBW 60.00 # Average achieved write bandwidth in MiByte/s
> system.physmem.avgRdBWSys 116.87 # Average system read bandwidth in MiByte/s
> system.physmem.avgWrBWSys 60.00 # Average system write bandwidth in MiByte/s
249c247
< system.physmem.busUtil 1.37 # Data bus utilization in percentage
---
> system.physmem.busUtil 1.38 # Data bus utilization in percentage
253,270c251,268
< system.physmem.avgWrQLen 24.54 # Average write queue length when enqueuing
< system.physmem.readRowHits 772369 # Number of row buffer hits during reads
< system.physmem.writeRowHits 412032 # Number of row buffer hits during writes
< system.physmem.readRowHitRate 37.78 # Row buffer hit rate for reads
< system.physmem.writeRowHitRate 39.24 # Row buffer hit rate for writes
< system.physmem.avgGap 364372.73 # Average gap between requests
< system.physmem.pageHitRate 38.27 # Row buffer hit rate, read and write combined
< system.physmem_0.actEnergy 7040703600 # Energy for activate commands per rank (pJ)
< system.physmem_0.preEnergy 3841653750 # Energy for precharge commands per rank (pJ)
< system.physmem_0.readEnergy 7715315400 # Energy for read commands per rank (pJ)
< system.physmem_0.writeEnergy 3317734080 # Energy for write commands per rank (pJ)
< system.physmem_0.refreshEnergy 73677630000 # Energy for refresh commands per rank (pJ)
< system.physmem_0.actBackEnergy 423036881190 # Energy for active background per rank (pJ)
< system.physmem_0.preBackEnergy 305734953750 # Energy for precharge background per rank (pJ)
< system.physmem_0.totalEnergy 824364871770 # Total energy per rank (pJ)
< system.physmem_0.averagePower 730.798394 # Core power per rank (mW)
< system.physmem_0.memoryStateTime::IDLE 505893058250 # Time in different power states
< system.physmem_0.memoryStateTime::REF 37667500000 # Time in different power states
---
> system.physmem.avgWrQLen 25.42 # Average write queue length when enqueuing
> system.physmem.readRowHits 775929 # Number of row buffer hits during reads
> system.physmem.writeRowHits 422476 # Number of row buffer hits during writes
> system.physmem.readRowHitRate 37.60 # Row buffer hit rate for reads
> system.physmem.writeRowHitRate 39.85 # Row buffer hit rate for writes
> system.physmem.avgGap 361846.55 # Average gap between requests
> system.physmem.pageHitRate 38.37 # Row buffer hit rate, read and write combined
> system.physmem_0.actEnergy 7091695800 # Energy for activate commands per rank (pJ)
> system.physmem_0.preEnergy 3869476875 # Energy for precharge commands per rank (pJ)
> system.physmem_0.readEnergy 7785421800 # Energy for read commands per rank (pJ)
> system.physmem_0.writeEnergy 3348753840 # Energy for write commands per rank (pJ)
> system.physmem_0.refreshEnergy 73854608880 # Energy for refresh commands per rank (pJ)
> system.physmem_0.actBackEnergy 423921506085 # Energy for active background per rank (pJ)
> system.physmem_0.preBackEnergy 306584736000 # Energy for precharge background per rank (pJ)
> system.physmem_0.totalEnergy 826456199280 # Total energy per rank (pJ)
> system.physmem_0.averagePower 730.896688 # Core power per rank (mW)
> system.physmem_0.memoryStateTime::IDLE 507283799000 # Time in different power states
> system.physmem_0.memoryStateTime::REF 37757980000 # Time in different power states
272c270
< system.physmem_0.memoryStateTime::ACT 584472684250 # Time in different power states
---
> system.physmem_0.memoryStateTime::ACT 585701078500 # Time in different power states
274,284c272,282
< system.physmem_1.actEnergy 7399251720 # Energy for activate commands per rank (pJ)
< system.physmem_1.preEnergy 4037290125 # Energy for precharge commands per rank (pJ)
< system.physmem_1.readEnergy 8232221400 # Energy for read commands per rank (pJ)
< system.physmem_1.writeEnergy 3485553120 # Energy for write commands per rank (pJ)
< system.physmem_1.refreshEnergy 73677630000 # Energy for refresh commands per rank (pJ)
< system.physmem_1.actBackEnergy 432494110575 # Energy for active background per rank (pJ)
< system.physmem_1.preBackEnergy 297439138500 # Energy for precharge background per rank (pJ)
< system.physmem_1.totalEnergy 826765195440 # Total energy per rank (pJ)
< system.physmem_1.averagePower 732.926278 # Core power per rank (mW)
< system.physmem_1.memoryStateTime::IDLE 492041493250 # Time in different power states
< system.physmem_1.memoryStateTime::REF 37667500000 # Time in different power states
---
> system.physmem_1.actEnergy 7462581840 # Energy for activate commands per rank (pJ)
> system.physmem_1.preEnergy 4071845250 # Energy for precharge commands per rank (pJ)
> system.physmem_1.readEnergy 8309316600 # Energy for read commands per rank (pJ)
> system.physmem_1.writeEnergy 3520920960 # Energy for write commands per rank (pJ)
> system.physmem_1.refreshEnergy 73854608880 # Energy for refresh commands per rank (pJ)
> system.physmem_1.actBackEnergy 432965070225 # Energy for active background per rank (pJ)
> system.physmem_1.preBackEnergy 298651785000 # Energy for precharge background per rank (pJ)
> system.physmem_1.totalEnergy 828836128755 # Total energy per rank (pJ)
> system.physmem_1.averagePower 733.001436 # Core power per rank (mW)
> system.physmem_1.memoryStateTime::IDLE 494051909000 # Time in different power states
> system.physmem_1.memoryStateTime::REF 37757980000 # Time in different power states
286c284
< system.physmem_1.memoryStateTime::ACT 598324400250 # Time in different power states
---
> system.physmem_1.memoryStateTime::ACT 598934101500 # Time in different power states
288,290c286,288
< system.pwrStateResidencyTicks::UNDEFINED 1128033563500 # Cumulative time (in ticks) in various power states
< system.cpu.branchPred.lookups 240019627 # Number of BP lookups
< system.cpu.branchPred.condPredicted 186610234 # Number of conditional branches predicted
---
> system.pwrStateResidencyTicks::UNDEFINED 1130744162500 # Cumulative time (in ticks) in various power states
> system.cpu.branchPred.lookups 240019432 # Number of BP lookups
> system.cpu.branchPred.condPredicted 186610009 # Number of conditional branches predicted
292,293c290,291
< system.cpu.branchPred.BTBLookups 131647639 # Number of BTB lookups
< system.cpu.branchPred.BTBHits 122324320 # Number of BTB hits
---
> system.cpu.branchPred.BTBLookups 131647101 # Number of BTB lookups
> system.cpu.branchPred.BTBHits 122324380 # Number of BTB hits
295,296c293,294
< system.cpu.branchPred.BTBHitPct 92.917975 # BTB Hit Percentage
< system.cpu.branchPred.usedRAS 15657430 # Number of times the RAS was used to get a target.
---
> system.cpu.branchPred.BTBHitPct 92.918400 # BTB Hit Percentage
> system.cpu.branchPred.usedRAS 15657431 # Number of times the RAS was used to get a target.
298c296
< system.cpu.branchPred.indirectLookups 534 # Number of indirect predictor lookups.
---
> system.cpu.branchPred.indirectLookups 535 # Number of indirect predictor lookups.
300c298
< system.cpu.branchPred.indirectMisses 302 # Number of indirect misses.
---
> system.cpu.branchPred.indirectMisses 303 # Number of indirect misses.
303c301
< system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1128033563500 # Cumulative time (in ticks) in various power states
---
> system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1130744162500 # Cumulative time (in ticks) in various power states
333c331
< system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1128033563500 # Cumulative time (in ticks) in various power states
---
> system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1130744162500 # Cumulative time (in ticks) in various power states
363c361
< system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1128033563500 # Cumulative time (in ticks) in various power states
---
> system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1130744162500 # Cumulative time (in ticks) in various power states
393c391
< system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1128033563500 # Cumulative time (in ticks) in various power states
---
> system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1130744162500 # Cumulative time (in ticks) in various power states
424,425c422,423
< system.cpu.pwrStateResidencyTicks::ON 1128033563500 # Cumulative time (in ticks) in various power states
< system.cpu.numCycles 2256067127 # number of cpu cycles simulated
---
> system.cpu.pwrStateResidencyTicks::ON 1130744162500 # Cumulative time (in ticks) in various power states
> system.cpu.numCycles 2261488325 # number of cpu cycles simulated
430c428
< system.cpu.discardedOps 41363716 # Number of ops (including micro ops) which were discarded before commit
---
> system.cpu.discardedOps 41363718 # Number of ops (including micro ops) which were discarded before commit
432,433c430,431
< system.cpu.cpi 1.460651 # CPI: cycles per instruction
< system.cpu.ipc 0.684626 # IPC: instructions per cycle
---
> system.cpu.cpi 1.464161 # CPI: cycles per instruction
> system.cpu.ipc 0.682985 # IPC: instructions per cycle
469,480c467,478
< system.cpu.tickCycles 1844612574 # Number of cycles that the object actually ticked
< system.cpu.idleCycles 411454553 # Total number of cycles that the object has spent stopped
< system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1128033563500 # Cumulative time (in ticks) in various power states
< system.cpu.dcache.tags.replacements 9220101 # number of replacements
< system.cpu.dcache.tags.tagsinuse 4085.702912 # Cycle average of tags in use
< system.cpu.dcache.tags.total_refs 624495427 # Total number of references to valid blocks.
< system.cpu.dcache.tags.sampled_refs 9224197 # Sample count of references to valid blocks.
< system.cpu.dcache.tags.avg_refs 67.701874 # Average number of references to valid blocks.
< system.cpu.dcache.tags.warmup_cycle 9818932500 # Cycle when the warmup percentage was hit.
< system.cpu.dcache.tags.occ_blocks::cpu.data 4085.702912 # Average occupied blocks per requestor
< system.cpu.dcache.tags.occ_percent::cpu.data 0.997486 # Average percentage of cache occupancy
< system.cpu.dcache.tags.occ_percent::total 0.997486 # Average percentage of cache occupancy
---
> system.cpu.tickCycles 1844743027 # Number of cycles that the object actually ticked
> system.cpu.idleCycles 416745298 # Total number of cycles that the object has spent stopped
> system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1130744162500 # Cumulative time (in ticks) in various power states
> system.cpu.dcache.tags.replacements 9220102 # number of replacements
> system.cpu.dcache.tags.tagsinuse 4085.712457 # Cycle average of tags in use
> system.cpu.dcache.tags.total_refs 624495296 # Total number of references to valid blocks.
> system.cpu.dcache.tags.sampled_refs 9224198 # Sample count of references to valid blocks.
> system.cpu.dcache.tags.avg_refs 67.701853 # Average number of references to valid blocks.
> system.cpu.dcache.tags.warmup_cycle 9823555500 # Cycle when the warmup percentage was hit.
> system.cpu.dcache.tags.occ_blocks::cpu.data 4085.712457 # Average occupied blocks per requestor
> system.cpu.dcache.tags.occ_percent::cpu.data 0.997488 # Average percentage of cache occupancy
> system.cpu.dcache.tags.occ_percent::total 0.997488 # Average percentage of cache occupancy
482,485c480,483
< system.cpu.dcache.tags.age_task_id_blocks_1024::0 241 # Occupied blocks per task id
< system.cpu.dcache.tags.age_task_id_blocks_1024::1 1240 # Occupied blocks per task id
< system.cpu.dcache.tags.age_task_id_blocks_1024::2 2553 # Occupied blocks per task id
< system.cpu.dcache.tags.age_task_id_blocks_1024::3 62 # Occupied blocks per task id
---
> system.cpu.dcache.tags.age_task_id_blocks_1024::0 239 # Occupied blocks per task id
> system.cpu.dcache.tags.age_task_id_blocks_1024::1 1231 # Occupied blocks per task id
> system.cpu.dcache.tags.age_task_id_blocks_1024::2 2563 # Occupied blocks per task id
> system.cpu.dcache.tags.age_task_id_blocks_1024::3 63 # Occupied blocks per task id
487,493c485,491
< system.cpu.dcache.tags.tag_accesses 1277391791 # Number of tag accesses
< system.cpu.dcache.tags.data_accesses 1277391791 # Number of data accesses
< system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1128033563500 # Cumulative time (in ticks) in various power states
< system.cpu.dcache.ReadReq_hits::cpu.data 454164210 # number of ReadReq hits
< system.cpu.dcache.ReadReq_hits::total 454164210 # number of ReadReq hits
< system.cpu.dcache.WriteReq_hits::cpu.data 170331094 # number of WriteReq hits
< system.cpu.dcache.WriteReq_hits::total 170331094 # number of WriteReq hits
---
> system.cpu.dcache.tags.tag_accesses 1277391740 # Number of tag accesses
> system.cpu.dcache.tags.data_accesses 1277391740 # Number of data accesses
> system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1130744162500 # Cumulative time (in ticks) in various power states
> system.cpu.dcache.ReadReq_hits::cpu.data 454164183 # number of ReadReq hits
> system.cpu.dcache.ReadReq_hits::total 454164183 # number of ReadReq hits
> system.cpu.dcache.WriteReq_hits::cpu.data 170330990 # number of WriteReq hits
> system.cpu.dcache.WriteReq_hits::total 170330990 # number of WriteReq hits
500,507c498,505
< system.cpu.dcache.demand_hits::cpu.data 624495304 # number of demand (read+write) hits
< system.cpu.dcache.demand_hits::total 624495304 # number of demand (read+write) hits
< system.cpu.dcache.overall_hits::cpu.data 624495305 # number of overall hits
< system.cpu.dcache.overall_hits::total 624495305 # number of overall hits
< system.cpu.dcache.ReadReq_misses::cpu.data 7333415 # number of ReadReq misses
< system.cpu.dcache.ReadReq_misses::total 7333415 # number of ReadReq misses
< system.cpu.dcache.WriteReq_misses::cpu.data 2254953 # number of WriteReq misses
< system.cpu.dcache.WriteReq_misses::total 2254953 # number of WriteReq misses
---
> system.cpu.dcache.demand_hits::cpu.data 624495173 # number of demand (read+write) hits
> system.cpu.dcache.demand_hits::total 624495173 # number of demand (read+write) hits
> system.cpu.dcache.overall_hits::cpu.data 624495174 # number of overall hits
> system.cpu.dcache.overall_hits::total 624495174 # number of overall hits
> system.cpu.dcache.ReadReq_misses::cpu.data 7333416 # number of ReadReq misses
> system.cpu.dcache.ReadReq_misses::total 7333416 # number of ReadReq misses
> system.cpu.dcache.WriteReq_misses::cpu.data 2255057 # number of WriteReq misses
> system.cpu.dcache.WriteReq_misses::total 2255057 # number of WriteReq misses
510,523c508,521
< system.cpu.dcache.demand_misses::cpu.data 9588368 # number of demand (read+write) misses
< system.cpu.dcache.demand_misses::total 9588368 # number of demand (read+write) misses
< system.cpu.dcache.overall_misses::cpu.data 9588370 # number of overall misses
< system.cpu.dcache.overall_misses::total 9588370 # number of overall misses
< system.cpu.dcache.ReadReq_miss_latency::cpu.data 190988166000 # number of ReadReq miss cycles
< system.cpu.dcache.ReadReq_miss_latency::total 190988166000 # number of ReadReq miss cycles
< system.cpu.dcache.WriteReq_miss_latency::cpu.data 108977258000 # number of WriteReq miss cycles
< system.cpu.dcache.WriteReq_miss_latency::total 108977258000 # number of WriteReq miss cycles
< system.cpu.dcache.demand_miss_latency::cpu.data 299965424000 # number of demand (read+write) miss cycles
< system.cpu.dcache.demand_miss_latency::total 299965424000 # number of demand (read+write) miss cycles
< system.cpu.dcache.overall_miss_latency::cpu.data 299965424000 # number of overall miss cycles
< system.cpu.dcache.overall_miss_latency::total 299965424000 # number of overall miss cycles
< system.cpu.dcache.ReadReq_accesses::cpu.data 461497625 # number of ReadReq accesses(hits+misses)
< system.cpu.dcache.ReadReq_accesses::total 461497625 # number of ReadReq accesses(hits+misses)
---
> system.cpu.dcache.demand_misses::cpu.data 9588473 # number of demand (read+write) misses
> system.cpu.dcache.demand_misses::total 9588473 # number of demand (read+write) misses
> system.cpu.dcache.overall_misses::cpu.data 9588475 # number of overall misses
> system.cpu.dcache.overall_misses::total 9588475 # number of overall misses
> system.cpu.dcache.ReadReq_miss_latency::cpu.data 192638967000 # number of ReadReq miss cycles
> system.cpu.dcache.ReadReq_miss_latency::total 192638967000 # number of ReadReq miss cycles
> system.cpu.dcache.WriteReq_miss_latency::cpu.data 111261397000 # number of WriteReq miss cycles
> system.cpu.dcache.WriteReq_miss_latency::total 111261397000 # number of WriteReq miss cycles
> system.cpu.dcache.demand_miss_latency::cpu.data 303900364000 # number of demand (read+write) miss cycles
> system.cpu.dcache.demand_miss_latency::total 303900364000 # number of demand (read+write) miss cycles
> system.cpu.dcache.overall_miss_latency::cpu.data 303900364000 # number of overall miss cycles
> system.cpu.dcache.overall_miss_latency::total 303900364000 # number of overall miss cycles
> system.cpu.dcache.ReadReq_accesses::cpu.data 461497599 # number of ReadReq accesses(hits+misses)
> system.cpu.dcache.ReadReq_accesses::total 461497599 # number of ReadReq accesses(hits+misses)
532,535c530,533
< system.cpu.dcache.demand_accesses::cpu.data 634083672 # number of demand (read+write) accesses
< system.cpu.dcache.demand_accesses::total 634083672 # number of demand (read+write) accesses
< system.cpu.dcache.overall_accesses::cpu.data 634083675 # number of overall (read+write) accesses
< system.cpu.dcache.overall_accesses::total 634083675 # number of overall (read+write) accesses
---
> system.cpu.dcache.demand_accesses::cpu.data 634083646 # number of demand (read+write) accesses
> system.cpu.dcache.demand_accesses::total 634083646 # number of demand (read+write) accesses
> system.cpu.dcache.overall_accesses::cpu.data 634083649 # number of overall (read+write) accesses
> system.cpu.dcache.overall_accesses::total 634083649 # number of overall (read+write) accesses
546,553c544,551
< system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 26043.550788 # average ReadReq miss latency
< system.cpu.dcache.ReadReq_avg_miss_latency::total 26043.550788 # average ReadReq miss latency
< system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48327.950960 # average WriteReq miss latency
< system.cpu.dcache.WriteReq_avg_miss_latency::total 48327.950960 # average WriteReq miss latency
< system.cpu.dcache.demand_avg_miss_latency::cpu.data 31284.304482 # average overall miss latency
< system.cpu.dcache.demand_avg_miss_latency::total 31284.304482 # average overall miss latency
< system.cpu.dcache.overall_avg_miss_latency::cpu.data 31284.297957 # average overall miss latency
< system.cpu.dcache.overall_avg_miss_latency::total 31284.297957 # average overall miss latency
---
> system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 26268.653926 # average ReadReq miss latency
> system.cpu.dcache.ReadReq_avg_miss_latency::total 26268.653926 # average ReadReq miss latency
> system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 49338.618492 # average WriteReq miss latency
> system.cpu.dcache.WriteReq_avg_miss_latency::total 49338.618492 # average WriteReq miss latency
> system.cpu.dcache.demand_avg_miss_latency::cpu.data 31694.344240 # average overall miss latency
> system.cpu.dcache.demand_avg_miss_latency::total 31694.344240 # average overall miss latency
> system.cpu.dcache.overall_avg_miss_latency::cpu.data 31694.337629 # average overall miss latency
> system.cpu.dcache.overall_avg_miss_latency::total 31694.337629 # average overall miss latency
560,561c558,559
< system.cpu.dcache.writebacks::writebacks 3684499 # number of writebacks
< system.cpu.dcache.writebacks::total 3684499 # number of writebacks
---
> system.cpu.dcache.writebacks::writebacks 3670051 # number of writebacks
> system.cpu.dcache.writebacks::total 3670051 # number of writebacks
564,571c562,569
< system.cpu.dcache.WriteReq_mshr_hits::cpu.data 364123 # number of WriteReq MSHR hits
< system.cpu.dcache.WriteReq_mshr_hits::total 364123 # number of WriteReq MSHR hits
< system.cpu.dcache.demand_mshr_hits::cpu.data 364172 # number of demand (read+write) MSHR hits
< system.cpu.dcache.demand_mshr_hits::total 364172 # number of demand (read+write) MSHR hits
< system.cpu.dcache.overall_mshr_hits::cpu.data 364172 # number of overall MSHR hits
< system.cpu.dcache.overall_mshr_hits::total 364172 # number of overall MSHR hits
< system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7333366 # number of ReadReq MSHR misses
< system.cpu.dcache.ReadReq_mshr_misses::total 7333366 # number of ReadReq MSHR misses
---
> system.cpu.dcache.WriteReq_mshr_hits::cpu.data 364227 # number of WriteReq MSHR hits
> system.cpu.dcache.WriteReq_mshr_hits::total 364227 # number of WriteReq MSHR hits
> system.cpu.dcache.demand_mshr_hits::cpu.data 364276 # number of demand (read+write) MSHR hits
> system.cpu.dcache.demand_mshr_hits::total 364276 # number of demand (read+write) MSHR hits
> system.cpu.dcache.overall_mshr_hits::cpu.data 364276 # number of overall MSHR hits
> system.cpu.dcache.overall_mshr_hits::total 364276 # number of overall MSHR hits
> system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7333367 # number of ReadReq MSHR misses
> system.cpu.dcache.ReadReq_mshr_misses::total 7333367 # number of ReadReq MSHR misses
576,589c574,587
< system.cpu.dcache.demand_mshr_misses::cpu.data 9224196 # number of demand (read+write) MSHR misses
< system.cpu.dcache.demand_mshr_misses::total 9224196 # number of demand (read+write) MSHR misses
< system.cpu.dcache.overall_mshr_misses::cpu.data 9224197 # number of overall MSHR misses
< system.cpu.dcache.overall_mshr_misses::total 9224197 # number of overall MSHR misses
< system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 183652478000 # number of ReadReq MSHR miss cycles
< system.cpu.dcache.ReadReq_mshr_miss_latency::total 183652478000 # number of ReadReq MSHR miss cycles
< system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 84692070000 # number of WriteReq MSHR miss cycles
< system.cpu.dcache.WriteReq_mshr_miss_latency::total 84692070000 # number of WriteReq MSHR miss cycles
< system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 74000 # number of SoftPFReq MSHR miss cycles
< system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 74000 # number of SoftPFReq MSHR miss cycles
< system.cpu.dcache.demand_mshr_miss_latency::cpu.data 268344548000 # number of demand (read+write) MSHR miss cycles
< system.cpu.dcache.demand_mshr_miss_latency::total 268344548000 # number of demand (read+write) MSHR miss cycles
< system.cpu.dcache.overall_mshr_miss_latency::cpu.data 268344622000 # number of overall MSHR miss cycles
< system.cpu.dcache.overall_mshr_miss_latency::total 268344622000 # number of overall MSHR miss cycles
---
> system.cpu.dcache.demand_mshr_misses::cpu.data 9224197 # number of demand (read+write) MSHR misses
> system.cpu.dcache.demand_mshr_misses::total 9224197 # number of demand (read+write) MSHR misses
> system.cpu.dcache.overall_mshr_misses::cpu.data 9224198 # number of overall MSHR misses
> system.cpu.dcache.overall_mshr_misses::total 9224198 # number of overall MSHR misses
> system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 185303496000 # number of ReadReq MSHR miss cycles
> system.cpu.dcache.ReadReq_mshr_miss_latency::total 185303496000 # number of ReadReq MSHR miss cycles
> system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 86626211500 # number of WriteReq MSHR miss cycles
> system.cpu.dcache.WriteReq_mshr_miss_latency::total 86626211500 # number of WriteReq MSHR miss cycles
> system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 75000 # number of SoftPFReq MSHR miss cycles
> system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 75000 # number of SoftPFReq MSHR miss cycles
> system.cpu.dcache.demand_mshr_miss_latency::cpu.data 271929707500 # number of demand (read+write) MSHR miss cycles
> system.cpu.dcache.demand_mshr_miss_latency::total 271929707500 # number of demand (read+write) MSHR miss cycles
> system.cpu.dcache.overall_mshr_miss_latency::cpu.data 271929782500 # number of overall MSHR miss cycles
> system.cpu.dcache.overall_mshr_miss_latency::total 271929782500 # number of overall MSHR miss cycles
600,615c598,613
< system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 25043.408170 # average ReadReq mshr miss latency
< system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25043.408170 # average ReadReq mshr miss latency
< system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 44790.948948 # average WriteReq mshr miss latency
< system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44790.948948 # average WriteReq mshr miss latency
< system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 74000 # average SoftPFReq mshr miss latency
< system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 74000 # average SoftPFReq mshr miss latency
< system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 29091.375335 # average overall mshr miss latency
< system.cpu.dcache.demand_avg_mshr_miss_latency::total 29091.375335 # average overall mshr miss latency
< system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 29091.380204 # average overall mshr miss latency
< system.cpu.dcache.overall_avg_mshr_miss_latency::total 29091.380204 # average overall mshr miss latency
< system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1128033563500 # Cumulative time (in ticks) in various power states
< system.cpu.icache.tags.replacements 30 # number of replacements
< system.cpu.icache.tags.tagsinuse 660.287317 # Cycle average of tags in use
< system.cpu.icache.tags.total_refs 466254411 # Total number of references to valid blocks.
< system.cpu.icache.tags.sampled_refs 819 # Sample count of references to valid blocks.
< system.cpu.icache.tags.avg_refs 569297.205128 # Average number of references to valid blocks.
---
> system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 25268.542540 # average ReadReq mshr miss latency
> system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25268.542540 # average ReadReq mshr miss latency
> system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 45813.855027 # average WriteReq mshr miss latency
> system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45813.855027 # average WriteReq mshr miss latency
> system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 75000 # average SoftPFReq mshr miss latency
> system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75000 # average SoftPFReq mshr miss latency
> system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 29480.041189 # average overall mshr miss latency
> system.cpu.dcache.demand_avg_mshr_miss_latency::total 29480.041189 # average overall mshr miss latency
> system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 29480.046124 # average overall mshr miss latency
> system.cpu.dcache.overall_avg_mshr_miss_latency::total 29480.046124 # average overall mshr miss latency
> system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1130744162500 # Cumulative time (in ticks) in various power states
> system.cpu.icache.tags.replacements 33 # number of replacements
> system.cpu.icache.tags.tagsinuse 660.343836 # Cycle average of tags in use
> system.cpu.icache.tags.total_refs 466264831 # Total number of references to valid blocks.
> system.cpu.icache.tags.sampled_refs 822 # Sample count of references to valid blocks.
> system.cpu.icache.tags.avg_refs 567232.154501 # Average number of references to valid blocks.
617,619c615,617
< system.cpu.icache.tags.occ_blocks::cpu.inst 660.287317 # Average occupied blocks per requestor
< system.cpu.icache.tags.occ_percent::cpu.inst 0.322406 # Average percentage of cache occupancy
< system.cpu.icache.tags.occ_percent::total 0.322406 # Average percentage of cache occupancy
---
> system.cpu.icache.tags.occ_blocks::cpu.inst 660.343836 # Average occupied blocks per requestor
> system.cpu.icache.tags.occ_percent::cpu.inst 0.322434 # Average percentage of cache occupancy
> system.cpu.icache.tags.occ_percent::total 0.322434 # Average percentage of cache occupancy
622,623c620,621
< system.cpu.icache.tags.age_task_id_blocks_1024::2 5 # Occupied blocks per task id
< system.cpu.icache.tags.age_task_id_blocks_1024::4 752 # Occupied blocks per task id
---
> system.cpu.icache.tags.age_task_id_blocks_1024::2 6 # Occupied blocks per task id
> system.cpu.icache.tags.age_task_id_blocks_1024::4 751 # Occupied blocks per task id
625,651c623,649
< system.cpu.icache.tags.tag_accesses 932511279 # Number of tag accesses
< system.cpu.icache.tags.data_accesses 932511279 # Number of data accesses
< system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1128033563500 # Cumulative time (in ticks) in various power states
< system.cpu.icache.ReadReq_hits::cpu.inst 466254411 # number of ReadReq hits
< system.cpu.icache.ReadReq_hits::total 466254411 # number of ReadReq hits
< system.cpu.icache.demand_hits::cpu.inst 466254411 # number of demand (read+write) hits
< system.cpu.icache.demand_hits::total 466254411 # number of demand (read+write) hits
< system.cpu.icache.overall_hits::cpu.inst 466254411 # number of overall hits
< system.cpu.icache.overall_hits::total 466254411 # number of overall hits
< system.cpu.icache.ReadReq_misses::cpu.inst 819 # number of ReadReq misses
< system.cpu.icache.ReadReq_misses::total 819 # number of ReadReq misses
< system.cpu.icache.demand_misses::cpu.inst 819 # number of demand (read+write) misses
< system.cpu.icache.demand_misses::total 819 # number of demand (read+write) misses
< system.cpu.icache.overall_misses::cpu.inst 819 # number of overall misses
< system.cpu.icache.overall_misses::total 819 # number of overall misses
< system.cpu.icache.ReadReq_miss_latency::cpu.inst 61690000 # number of ReadReq miss cycles
< system.cpu.icache.ReadReq_miss_latency::total 61690000 # number of ReadReq miss cycles
< system.cpu.icache.demand_miss_latency::cpu.inst 61690000 # number of demand (read+write) miss cycles
< system.cpu.icache.demand_miss_latency::total 61690000 # number of demand (read+write) miss cycles
< system.cpu.icache.overall_miss_latency::cpu.inst 61690000 # number of overall miss cycles
< system.cpu.icache.overall_miss_latency::total 61690000 # number of overall miss cycles
< system.cpu.icache.ReadReq_accesses::cpu.inst 466255230 # number of ReadReq accesses(hits+misses)
< system.cpu.icache.ReadReq_accesses::total 466255230 # number of ReadReq accesses(hits+misses)
< system.cpu.icache.demand_accesses::cpu.inst 466255230 # number of demand (read+write) accesses
< system.cpu.icache.demand_accesses::total 466255230 # number of demand (read+write) accesses
< system.cpu.icache.overall_accesses::cpu.inst 466255230 # number of overall (read+write) accesses
< system.cpu.icache.overall_accesses::total 466255230 # number of overall (read+write) accesses
---
> system.cpu.icache.tags.tag_accesses 932532128 # Number of tag accesses
> system.cpu.icache.tags.data_accesses 932532128 # Number of data accesses
> system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1130744162500 # Cumulative time (in ticks) in various power states
> system.cpu.icache.ReadReq_hits::cpu.inst 466264831 # number of ReadReq hits
> system.cpu.icache.ReadReq_hits::total 466264831 # number of ReadReq hits
> system.cpu.icache.demand_hits::cpu.inst 466264831 # number of demand (read+write) hits
> system.cpu.icache.demand_hits::total 466264831 # number of demand (read+write) hits
> system.cpu.icache.overall_hits::cpu.inst 466264831 # number of overall hits
> system.cpu.icache.overall_hits::total 466264831 # number of overall hits
> system.cpu.icache.ReadReq_misses::cpu.inst 822 # number of ReadReq misses
> system.cpu.icache.ReadReq_misses::total 822 # number of ReadReq misses
> system.cpu.icache.demand_misses::cpu.inst 822 # number of demand (read+write) misses
> system.cpu.icache.demand_misses::total 822 # number of demand (read+write) misses
> system.cpu.icache.overall_misses::cpu.inst 822 # number of overall misses
> system.cpu.icache.overall_misses::total 822 # number of overall misses
> system.cpu.icache.ReadReq_miss_latency::cpu.inst 62977000 # number of ReadReq miss cycles
> system.cpu.icache.ReadReq_miss_latency::total 62977000 # number of ReadReq miss cycles
> system.cpu.icache.demand_miss_latency::cpu.inst 62977000 # number of demand (read+write) miss cycles
> system.cpu.icache.demand_miss_latency::total 62977000 # number of demand (read+write) miss cycles
> system.cpu.icache.overall_miss_latency::cpu.inst 62977000 # number of overall miss cycles
> system.cpu.icache.overall_miss_latency::total 62977000 # number of overall miss cycles
> system.cpu.icache.ReadReq_accesses::cpu.inst 466265653 # number of ReadReq accesses(hits+misses)
> system.cpu.icache.ReadReq_accesses::total 466265653 # number of ReadReq accesses(hits+misses)
> system.cpu.icache.demand_accesses::cpu.inst 466265653 # number of demand (read+write) accesses
> system.cpu.icache.demand_accesses::total 466265653 # number of demand (read+write) accesses
> system.cpu.icache.overall_accesses::cpu.inst 466265653 # number of overall (read+write) accesses
> system.cpu.icache.overall_accesses::total 466265653 # number of overall (read+write) accesses
658,663c656,661
< system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75323.565324 # average ReadReq miss latency
< system.cpu.icache.ReadReq_avg_miss_latency::total 75323.565324 # average ReadReq miss latency
< system.cpu.icache.demand_avg_miss_latency::cpu.inst 75323.565324 # average overall miss latency
< system.cpu.icache.demand_avg_miss_latency::total 75323.565324 # average overall miss latency
< system.cpu.icache.overall_avg_miss_latency::cpu.inst 75323.565324 # average overall miss latency
< system.cpu.icache.overall_avg_miss_latency::total 75323.565324 # average overall miss latency
---
> system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 76614.355231 # average ReadReq miss latency
> system.cpu.icache.ReadReq_avg_miss_latency::total 76614.355231 # average ReadReq miss latency
> system.cpu.icache.demand_avg_miss_latency::cpu.inst 76614.355231 # average overall miss latency
> system.cpu.icache.demand_avg_miss_latency::total 76614.355231 # average overall miss latency
> system.cpu.icache.overall_avg_miss_latency::cpu.inst 76614.355231 # average overall miss latency
> system.cpu.icache.overall_avg_miss_latency::total 76614.355231 # average overall miss latency
670,683c668,681
< system.cpu.icache.writebacks::writebacks 30 # number of writebacks
< system.cpu.icache.writebacks::total 30 # number of writebacks
< system.cpu.icache.ReadReq_mshr_misses::cpu.inst 819 # number of ReadReq MSHR misses
< system.cpu.icache.ReadReq_mshr_misses::total 819 # number of ReadReq MSHR misses
< system.cpu.icache.demand_mshr_misses::cpu.inst 819 # number of demand (read+write) MSHR misses
< system.cpu.icache.demand_mshr_misses::total 819 # number of demand (read+write) MSHR misses
< system.cpu.icache.overall_mshr_misses::cpu.inst 819 # number of overall MSHR misses
< system.cpu.icache.overall_mshr_misses::total 819 # number of overall MSHR misses
< system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 60871000 # number of ReadReq MSHR miss cycles
< system.cpu.icache.ReadReq_mshr_miss_latency::total 60871000 # number of ReadReq MSHR miss cycles
< system.cpu.icache.demand_mshr_miss_latency::cpu.inst 60871000 # number of demand (read+write) MSHR miss cycles
< system.cpu.icache.demand_mshr_miss_latency::total 60871000 # number of demand (read+write) MSHR miss cycles
< system.cpu.icache.overall_mshr_miss_latency::cpu.inst 60871000 # number of overall MSHR miss cycles
< system.cpu.icache.overall_mshr_miss_latency::total 60871000 # number of overall MSHR miss cycles
---
> system.cpu.icache.writebacks::writebacks 33 # number of writebacks
> system.cpu.icache.writebacks::total 33 # number of writebacks
> system.cpu.icache.ReadReq_mshr_misses::cpu.inst 822 # number of ReadReq MSHR misses
> system.cpu.icache.ReadReq_mshr_misses::total 822 # number of ReadReq MSHR misses
> system.cpu.icache.demand_mshr_misses::cpu.inst 822 # number of demand (read+write) MSHR misses
> system.cpu.icache.demand_mshr_misses::total 822 # number of demand (read+write) MSHR misses
> system.cpu.icache.overall_mshr_misses::cpu.inst 822 # number of overall MSHR misses
> system.cpu.icache.overall_mshr_misses::total 822 # number of overall MSHR misses
> system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 62155000 # number of ReadReq MSHR miss cycles
> system.cpu.icache.ReadReq_mshr_miss_latency::total 62155000 # number of ReadReq MSHR miss cycles
> system.cpu.icache.demand_mshr_miss_latency::cpu.inst 62155000 # number of demand (read+write) MSHR miss cycles
> system.cpu.icache.demand_mshr_miss_latency::total 62155000 # number of demand (read+write) MSHR miss cycles
> system.cpu.icache.overall_mshr_miss_latency::cpu.inst 62155000 # number of overall MSHR miss cycles
> system.cpu.icache.overall_mshr_miss_latency::total 62155000 # number of overall MSHR miss cycles
690,763c688,761
< system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 74323.565324 # average ReadReq mshr miss latency
< system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74323.565324 # average ReadReq mshr miss latency
< system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 74323.565324 # average overall mshr miss latency
< system.cpu.icache.demand_avg_mshr_miss_latency::total 74323.565324 # average overall mshr miss latency
< system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 74323.565324 # average overall mshr miss latency
< system.cpu.icache.overall_avg_mshr_miss_latency::total 74323.565324 # average overall mshr miss latency
< system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1128033563500 # Cumulative time (in ticks) in various power states
< system.cpu.l2cache.tags.replacements 2013239 # number of replacements
< system.cpu.l2cache.tags.tagsinuse 31266.385554 # Cycle average of tags in use
< system.cpu.l2cache.tags.total_refs 14508014 # Total number of references to valid blocks.
< system.cpu.l2cache.tags.sampled_refs 2043015 # Sample count of references to valid blocks.
< system.cpu.l2cache.tags.avg_refs 7.101276 # Average number of references to valid blocks.
< system.cpu.l2cache.tags.warmup_cycle 59831992000 # Cycle when the warmup percentage was hit.
< system.cpu.l2cache.tags.occ_blocks::writebacks 14855.828649 # Average occupied blocks per requestor
< system.cpu.l2cache.tags.occ_blocks::cpu.inst 26.313947 # Average occupied blocks per requestor
< system.cpu.l2cache.tags.occ_blocks::cpu.data 16384.242958 # Average occupied blocks per requestor
< system.cpu.l2cache.tags.occ_percent::writebacks 0.453364 # Average percentage of cache occupancy
< system.cpu.l2cache.tags.occ_percent::cpu.inst 0.000803 # Average percentage of cache occupancy
< system.cpu.l2cache.tags.occ_percent::cpu.data 0.500007 # Average percentage of cache occupancy
< system.cpu.l2cache.tags.occ_percent::total 0.954174 # Average percentage of cache occupancy
< system.cpu.l2cache.tags.occ_task_id_blocks::1024 29776 # Occupied blocks per task id
< system.cpu.l2cache.tags.age_task_id_blocks_1024::0 93 # Occupied blocks per task id
< system.cpu.l2cache.tags.age_task_id_blocks_1024::1 31 # Occupied blocks per task id
< system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1246 # Occupied blocks per task id
< system.cpu.l2cache.tags.age_task_id_blocks_1024::3 12853 # Occupied blocks per task id
< system.cpu.l2cache.tags.age_task_id_blocks_1024::4 15553 # Occupied blocks per task id
< system.cpu.l2cache.tags.occ_task_id_percent::1024 0.908691 # Percentage of cache occupancy per task id
< system.cpu.l2cache.tags.tag_accesses 151482269 # Number of tag accesses
< system.cpu.l2cache.tags.data_accesses 151482269 # Number of data accesses
< system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 1128033563500 # Cumulative time (in ticks) in various power states
< system.cpu.l2cache.WritebackDirty_hits::writebacks 3684499 # number of WritebackDirty hits
< system.cpu.l2cache.WritebackDirty_hits::total 3684499 # number of WritebackDirty hits
< system.cpu.l2cache.WritebackClean_hits::writebacks 30 # number of WritebackClean hits
< system.cpu.l2cache.WritebackClean_hits::total 30 # number of WritebackClean hits
< system.cpu.l2cache.ReadExReq_hits::cpu.data 1089818 # number of ReadExReq hits
< system.cpu.l2cache.ReadExReq_hits::total 1089818 # number of ReadExReq hits
< system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 36 # number of ReadCleanReq hits
< system.cpu.l2cache.ReadCleanReq_hits::total 36 # number of ReadCleanReq hits
< system.cpu.l2cache.ReadSharedReq_hits::cpu.data 6089246 # number of ReadSharedReq hits
< system.cpu.l2cache.ReadSharedReq_hits::total 6089246 # number of ReadSharedReq hits
< system.cpu.l2cache.demand_hits::cpu.inst 36 # number of demand (read+write) hits
< system.cpu.l2cache.demand_hits::cpu.data 7179064 # number of demand (read+write) hits
< system.cpu.l2cache.demand_hits::total 7179100 # number of demand (read+write) hits
< system.cpu.l2cache.overall_hits::cpu.inst 36 # number of overall hits
< system.cpu.l2cache.overall_hits::cpu.data 7179064 # number of overall hits
< system.cpu.l2cache.overall_hits::total 7179100 # number of overall hits
< system.cpu.l2cache.ReadExReq_misses::cpu.data 801012 # number of ReadExReq misses
< system.cpu.l2cache.ReadExReq_misses::total 801012 # number of ReadExReq misses
< system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 783 # number of ReadCleanReq misses
< system.cpu.l2cache.ReadCleanReq_misses::total 783 # number of ReadCleanReq misses
< system.cpu.l2cache.ReadSharedReq_misses::cpu.data 1244121 # number of ReadSharedReq misses
< system.cpu.l2cache.ReadSharedReq_misses::total 1244121 # number of ReadSharedReq misses
< system.cpu.l2cache.demand_misses::cpu.inst 783 # number of demand (read+write) misses
< system.cpu.l2cache.demand_misses::cpu.data 2045133 # number of demand (read+write) misses
< system.cpu.l2cache.demand_misses::total 2045916 # number of demand (read+write) misses
< system.cpu.l2cache.overall_misses::cpu.inst 783 # number of overall misses
< system.cpu.l2cache.overall_misses::cpu.data 2045133 # number of overall misses
< system.cpu.l2cache.overall_misses::total 2045916 # number of overall misses
< system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 70389294000 # number of ReadExReq miss cycles
< system.cpu.l2cache.ReadExReq_miss_latency::total 70389294000 # number of ReadExReq miss cycles
< system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 59232000 # number of ReadCleanReq miss cycles
< system.cpu.l2cache.ReadCleanReq_miss_latency::total 59232000 # number of ReadCleanReq miss cycles
< system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 108712178500 # number of ReadSharedReq miss cycles
< system.cpu.l2cache.ReadSharedReq_miss_latency::total 108712178500 # number of ReadSharedReq miss cycles
< system.cpu.l2cache.demand_miss_latency::cpu.inst 59232000 # number of demand (read+write) miss cycles
< system.cpu.l2cache.demand_miss_latency::cpu.data 179101472500 # number of demand (read+write) miss cycles
< system.cpu.l2cache.demand_miss_latency::total 179160704500 # number of demand (read+write) miss cycles
< system.cpu.l2cache.overall_miss_latency::cpu.inst 59232000 # number of overall miss cycles
< system.cpu.l2cache.overall_miss_latency::cpu.data 179101472500 # number of overall miss cycles
< system.cpu.l2cache.overall_miss_latency::total 179160704500 # number of overall miss cycles
< system.cpu.l2cache.WritebackDirty_accesses::writebacks 3684499 # number of WritebackDirty accesses(hits+misses)
< system.cpu.l2cache.WritebackDirty_accesses::total 3684499 # number of WritebackDirty accesses(hits+misses)
< system.cpu.l2cache.WritebackClean_accesses::writebacks 30 # number of WritebackClean accesses(hits+misses)
< system.cpu.l2cache.WritebackClean_accesses::total 30 # number of WritebackClean accesses(hits+misses)
---
> system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 75614.355231 # average ReadReq mshr miss latency
> system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75614.355231 # average ReadReq mshr miss latency
> system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 75614.355231 # average overall mshr miss latency
> system.cpu.icache.demand_avg_mshr_miss_latency::total 75614.355231 # average overall mshr miss latency
> system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 75614.355231 # average overall mshr miss latency
> system.cpu.icache.overall_avg_mshr_miss_latency::total 75614.355231 # average overall mshr miss latency
> system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1130744162500 # Cumulative time (in ticks) in various power states
> system.cpu.l2cache.tags.replacements 2032337 # number of replacements
> system.cpu.l2cache.tags.tagsinuse 31884.361365 # Cycle average of tags in use
> system.cpu.l2cache.tags.total_refs 16378235 # Total number of references to valid blocks.
> system.cpu.l2cache.tags.sampled_refs 2065105 # Sample count of references to valid blocks.
> system.cpu.l2cache.tags.avg_refs 7.930945 # Average number of references to valid blocks.
> system.cpu.l2cache.tags.warmup_cycle 54418076000 # Cycle when the warmup percentage was hit.
> system.cpu.l2cache.tags.occ_blocks::writebacks 10.408988 # Average occupied blocks per requestor
> system.cpu.l2cache.tags.occ_blocks::cpu.inst 25.813492 # Average occupied blocks per requestor
> system.cpu.l2cache.tags.occ_blocks::cpu.data 31848.138885 # Average occupied blocks per requestor
> system.cpu.l2cache.tags.occ_percent::writebacks 0.000318 # Average percentage of cache occupancy
> system.cpu.l2cache.tags.occ_percent::cpu.inst 0.000788 # Average percentage of cache occupancy
> system.cpu.l2cache.tags.occ_percent::cpu.data 0.971928 # Average percentage of cache occupancy
> system.cpu.l2cache.tags.occ_percent::total 0.973033 # Average percentage of cache occupancy
> system.cpu.l2cache.tags.occ_task_id_blocks::1024 32768 # Occupied blocks per task id
> system.cpu.l2cache.tags.age_task_id_blocks_1024::0 48 # Occupied blocks per task id
> system.cpu.l2cache.tags.age_task_id_blocks_1024::1 912 # Occupied blocks per task id
> system.cpu.l2cache.tags.age_task_id_blocks_1024::2 2876 # Occupied blocks per task id
> system.cpu.l2cache.tags.age_task_id_blocks_1024::3 7195 # Occupied blocks per task id
> system.cpu.l2cache.tags.age_task_id_blocks_1024::4 21737 # Occupied blocks per task id
> system.cpu.l2cache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
> system.cpu.l2cache.tags.tag_accesses 149613593 # Number of tag accesses
> system.cpu.l2cache.tags.data_accesses 149613593 # Number of data accesses
> system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 1130744162500 # Cumulative time (in ticks) in various power states
> system.cpu.l2cache.WritebackDirty_hits::writebacks 3670051 # number of WritebackDirty hits
> system.cpu.l2cache.WritebackDirty_hits::total 3670051 # number of WritebackDirty hits
> system.cpu.l2cache.WritebackClean_hits::writebacks 33 # number of WritebackClean hits
> system.cpu.l2cache.WritebackClean_hits::total 33 # number of WritebackClean hits
> system.cpu.l2cache.ReadExReq_hits::cpu.data 1078506 # number of ReadExReq hits
> system.cpu.l2cache.ReadExReq_hits::total 1078506 # number of ReadExReq hits
> system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 37 # number of ReadCleanReq hits
> system.cpu.l2cache.ReadCleanReq_hits::total 37 # number of ReadCleanReq hits
> system.cpu.l2cache.ReadSharedReq_hits::cpu.data 6081702 # number of ReadSharedReq hits
> system.cpu.l2cache.ReadSharedReq_hits::total 6081702 # number of ReadSharedReq hits
> system.cpu.l2cache.demand_hits::cpu.inst 37 # number of demand (read+write) hits
> system.cpu.l2cache.demand_hits::cpu.data 7160208 # number of demand (read+write) hits
> system.cpu.l2cache.demand_hits::total 7160245 # number of demand (read+write) hits
> system.cpu.l2cache.overall_hits::cpu.inst 37 # number of overall hits
> system.cpu.l2cache.overall_hits::cpu.data 7160208 # number of overall hits
> system.cpu.l2cache.overall_hits::total 7160245 # number of overall hits
> system.cpu.l2cache.ReadExReq_misses::cpu.data 812324 # number of ReadExReq misses
> system.cpu.l2cache.ReadExReq_misses::total 812324 # number of ReadExReq misses
> system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 785 # number of ReadCleanReq misses
> system.cpu.l2cache.ReadCleanReq_misses::total 785 # number of ReadCleanReq misses
> system.cpu.l2cache.ReadSharedReq_misses::cpu.data 1251666 # number of ReadSharedReq misses
> system.cpu.l2cache.ReadSharedReq_misses::total 1251666 # number of ReadSharedReq misses
> system.cpu.l2cache.demand_misses::cpu.inst 785 # number of demand (read+write) misses
> system.cpu.l2cache.demand_misses::cpu.data 2063990 # number of demand (read+write) misses
> system.cpu.l2cache.demand_misses::total 2064775 # number of demand (read+write) misses
> system.cpu.l2cache.overall_misses::cpu.inst 785 # number of overall misses
> system.cpu.l2cache.overall_misses::cpu.data 2063990 # number of overall misses
> system.cpu.l2cache.overall_misses::total 2064775 # number of overall misses
> system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 72440693500 # number of ReadExReq miss cycles
> system.cpu.l2cache.ReadExReq_miss_latency::total 72440693500 # number of ReadExReq miss cycles
> system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 60501000 # number of ReadCleanReq miss cycles
> system.cpu.l2cache.ReadCleanReq_miss_latency::total 60501000 # number of ReadCleanReq miss cycles
> system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 110442540000 # number of ReadSharedReq miss cycles
> system.cpu.l2cache.ReadSharedReq_miss_latency::total 110442540000 # number of ReadSharedReq miss cycles
> system.cpu.l2cache.demand_miss_latency::cpu.inst 60501000 # number of demand (read+write) miss cycles
> system.cpu.l2cache.demand_miss_latency::cpu.data 182883233500 # number of demand (read+write) miss cycles
> system.cpu.l2cache.demand_miss_latency::total 182943734500 # number of demand (read+write) miss cycles
> system.cpu.l2cache.overall_miss_latency::cpu.inst 60501000 # number of overall miss cycles
> system.cpu.l2cache.overall_miss_latency::cpu.data 182883233500 # number of overall miss cycles
> system.cpu.l2cache.overall_miss_latency::total 182943734500 # number of overall miss cycles
> system.cpu.l2cache.WritebackDirty_accesses::writebacks 3670051 # number of WritebackDirty accesses(hits+misses)
> system.cpu.l2cache.WritebackDirty_accesses::total 3670051 # number of WritebackDirty accesses(hits+misses)
> system.cpu.l2cache.WritebackClean_accesses::writebacks 33 # number of WritebackClean accesses(hits+misses)
> system.cpu.l2cache.WritebackClean_accesses::total 33 # number of WritebackClean accesses(hits+misses)
766,799c764,797
< system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 819 # number of ReadCleanReq accesses(hits+misses)
< system.cpu.l2cache.ReadCleanReq_accesses::total 819 # number of ReadCleanReq accesses(hits+misses)
< system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 7333367 # number of ReadSharedReq accesses(hits+misses)
< system.cpu.l2cache.ReadSharedReq_accesses::total 7333367 # number of ReadSharedReq accesses(hits+misses)
< system.cpu.l2cache.demand_accesses::cpu.inst 819 # number of demand (read+write) accesses
< system.cpu.l2cache.demand_accesses::cpu.data 9224197 # number of demand (read+write) accesses
< system.cpu.l2cache.demand_accesses::total 9225016 # number of demand (read+write) accesses
< system.cpu.l2cache.overall_accesses::cpu.inst 819 # number of overall (read+write) accesses
< system.cpu.l2cache.overall_accesses::cpu.data 9224197 # number of overall (read+write) accesses
< system.cpu.l2cache.overall_accesses::total 9225016 # number of overall (read+write) accesses
< system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.423630 # miss rate for ReadExReq accesses
< system.cpu.l2cache.ReadExReq_miss_rate::total 0.423630 # miss rate for ReadExReq accesses
< system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.956044 # miss rate for ReadCleanReq accesses
< system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.956044 # miss rate for ReadCleanReq accesses
< system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.169652 # miss rate for ReadSharedReq accesses
< system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.169652 # miss rate for ReadSharedReq accesses
< system.cpu.l2cache.demand_miss_rate::cpu.inst 0.956044 # miss rate for demand accesses
< system.cpu.l2cache.demand_miss_rate::cpu.data 0.221714 # miss rate for demand accesses
< system.cpu.l2cache.demand_miss_rate::total 0.221779 # miss rate for demand accesses
< system.cpu.l2cache.overall_miss_rate::cpu.inst 0.956044 # miss rate for overall accesses
< system.cpu.l2cache.overall_miss_rate::cpu.data 0.221714 # miss rate for overall accesses
< system.cpu.l2cache.overall_miss_rate::total 0.221779 # miss rate for overall accesses
< system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 87875.455049 # average ReadExReq miss latency
< system.cpu.l2cache.ReadExReq_avg_miss_latency::total 87875.455049 # average ReadExReq miss latency
< system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 75647.509579 # average ReadCleanReq miss latency
< system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 75647.509579 # average ReadCleanReq miss latency
< system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 87380.711764 # average ReadSharedReq miss latency
< system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 87380.711764 # average ReadSharedReq miss latency
< system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 75647.509579 # average overall miss latency
< system.cpu.l2cache.demand_avg_miss_latency::cpu.data 87574.486598 # average overall miss latency
< system.cpu.l2cache.demand_avg_miss_latency::total 87569.921981 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 75647.509579 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::cpu.data 87574.486598 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::total 87569.921981 # average overall miss latency
---
> system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 822 # number of ReadCleanReq accesses(hits+misses)
> system.cpu.l2cache.ReadCleanReq_accesses::total 822 # number of ReadCleanReq accesses(hits+misses)
> system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 7333368 # number of ReadSharedReq accesses(hits+misses)
> system.cpu.l2cache.ReadSharedReq_accesses::total 7333368 # number of ReadSharedReq accesses(hits+misses)
> system.cpu.l2cache.demand_accesses::cpu.inst 822 # number of demand (read+write) accesses
> system.cpu.l2cache.demand_accesses::cpu.data 9224198 # number of demand (read+write) accesses
> system.cpu.l2cache.demand_accesses::total 9225020 # number of demand (read+write) accesses
> system.cpu.l2cache.overall_accesses::cpu.inst 822 # number of overall (read+write) accesses
> system.cpu.l2cache.overall_accesses::cpu.data 9224198 # number of overall (read+write) accesses
> system.cpu.l2cache.overall_accesses::total 9225020 # number of overall (read+write) accesses
> system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.429612 # miss rate for ReadExReq accesses
> system.cpu.l2cache.ReadExReq_miss_rate::total 0.429612 # miss rate for ReadExReq accesses
> system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.954988 # miss rate for ReadCleanReq accesses
> system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.954988 # miss rate for ReadCleanReq accesses
> system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.170681 # miss rate for ReadSharedReq accesses
> system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.170681 # miss rate for ReadSharedReq accesses
> system.cpu.l2cache.demand_miss_rate::cpu.inst 0.954988 # miss rate for demand accesses
> system.cpu.l2cache.demand_miss_rate::cpu.data 0.223758 # miss rate for demand accesses
> system.cpu.l2cache.demand_miss_rate::total 0.223823 # miss rate for demand accesses
> system.cpu.l2cache.overall_miss_rate::cpu.inst 0.954988 # miss rate for overall accesses
> system.cpu.l2cache.overall_miss_rate::cpu.data 0.223758 # miss rate for overall accesses
> system.cpu.l2cache.overall_miss_rate::total 0.223823 # miss rate for overall accesses
> system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 89177.093746 # average ReadExReq miss latency
> system.cpu.l2cache.ReadExReq_avg_miss_latency::total 89177.093746 # average ReadExReq miss latency
> system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 77071.337580 # average ReadCleanReq miss latency
> system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 77071.337580 # average ReadCleanReq miss latency
> system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 88236.430485 # average ReadSharedReq miss latency
> system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 88236.430485 # average ReadSharedReq miss latency
> system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 77071.337580 # average overall miss latency
> system.cpu.l2cache.demand_avg_miss_latency::cpu.data 88606.647077 # average overall miss latency
> system.cpu.l2cache.demand_avg_miss_latency::total 88602.261505 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 77071.337580 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::cpu.data 88606.647077 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::total 88602.261505 # average overall miss latency
806,807c804,805
< system.cpu.l2cache.writebacks::writebacks 1049913 # number of writebacks
< system.cpu.l2cache.writebacks::total 1049913 # number of writebacks
---
> system.cpu.l2cache.writebacks::writebacks 1060158 # number of writebacks
> system.cpu.l2cache.writebacks::total 1060158 # number of writebacks
814,839c812,837
< system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 214 # number of CleanEvict MSHR misses
< system.cpu.l2cache.CleanEvict_mshr_misses::total 214 # number of CleanEvict MSHR misses
< system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 801012 # number of ReadExReq MSHR misses
< system.cpu.l2cache.ReadExReq_mshr_misses::total 801012 # number of ReadExReq MSHR misses
< system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 783 # number of ReadCleanReq MSHR misses
< system.cpu.l2cache.ReadCleanReq_mshr_misses::total 783 # number of ReadCleanReq MSHR misses
< system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 1244115 # number of ReadSharedReq MSHR misses
< system.cpu.l2cache.ReadSharedReq_mshr_misses::total 1244115 # number of ReadSharedReq MSHR misses
< system.cpu.l2cache.demand_mshr_misses::cpu.inst 783 # number of demand (read+write) MSHR misses
< system.cpu.l2cache.demand_mshr_misses::cpu.data 2045127 # number of demand (read+write) MSHR misses
< system.cpu.l2cache.demand_mshr_misses::total 2045910 # number of demand (read+write) MSHR misses
< system.cpu.l2cache.overall_mshr_misses::cpu.inst 783 # number of overall MSHR misses
< system.cpu.l2cache.overall_mshr_misses::cpu.data 2045127 # number of overall MSHR misses
< system.cpu.l2cache.overall_mshr_misses::total 2045910 # number of overall MSHR misses
< system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 62379174000 # number of ReadExReq MSHR miss cycles
< system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 62379174000 # number of ReadExReq MSHR miss cycles
< system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 51402000 # number of ReadCleanReq MSHR miss cycles
< system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 51402000 # number of ReadCleanReq MSHR miss cycles
< system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 96270618000 # number of ReadSharedReq MSHR miss cycles
< system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 96270618000 # number of ReadSharedReq MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 51402000 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 158649792000 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::total 158701194000 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 51402000 # number of overall MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 158649792000 # number of overall MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::total 158701194000 # number of overall MSHR miss cycles
---
> system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 215 # number of CleanEvict MSHR misses
> system.cpu.l2cache.CleanEvict_mshr_misses::total 215 # number of CleanEvict MSHR misses
> system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 812324 # number of ReadExReq MSHR misses
> system.cpu.l2cache.ReadExReq_mshr_misses::total 812324 # number of ReadExReq MSHR misses
> system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 785 # number of ReadCleanReq MSHR misses
> system.cpu.l2cache.ReadCleanReq_mshr_misses::total 785 # number of ReadCleanReq MSHR misses
> system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 1251660 # number of ReadSharedReq MSHR misses
> system.cpu.l2cache.ReadSharedReq_mshr_misses::total 1251660 # number of ReadSharedReq MSHR misses
> system.cpu.l2cache.demand_mshr_misses::cpu.inst 785 # number of demand (read+write) MSHR misses
> system.cpu.l2cache.demand_mshr_misses::cpu.data 2063984 # number of demand (read+write) MSHR misses
> system.cpu.l2cache.demand_mshr_misses::total 2064769 # number of demand (read+write) MSHR misses
> system.cpu.l2cache.overall_mshr_misses::cpu.inst 785 # number of overall MSHR misses
> system.cpu.l2cache.overall_mshr_misses::cpu.data 2063984 # number of overall MSHR misses
> system.cpu.l2cache.overall_mshr_misses::total 2064769 # number of overall MSHR misses
> system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 64317453500 # number of ReadExReq MSHR miss cycles
> system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 64317453500 # number of ReadExReq MSHR miss cycles
> system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 52651000 # number of ReadCleanReq MSHR miss cycles
> system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 52651000 # number of ReadCleanReq MSHR miss cycles
> system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 97925523500 # number of ReadSharedReq MSHR miss cycles
> system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 97925523500 # number of ReadSharedReq MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 52651000 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 162242977000 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::total 162295628000 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 52651000 # number of overall MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 162242977000 # number of overall MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::total 162295628000 # number of overall MSHR miss cycles
842,867c840,865
< system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.423630 # mshr miss rate for ReadExReq accesses
< system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.423630 # mshr miss rate for ReadExReq accesses
< system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.956044 # mshr miss rate for ReadCleanReq accesses
< system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.956044 # mshr miss rate for ReadCleanReq accesses
< system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.169651 # mshr miss rate for ReadSharedReq accesses
< system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.169651 # mshr miss rate for ReadSharedReq accesses
< system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.956044 # mshr miss rate for demand accesses
< system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.221713 # mshr miss rate for demand accesses
< system.cpu.l2cache.demand_mshr_miss_rate::total 0.221778 # mshr miss rate for demand accesses
< system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.956044 # mshr miss rate for overall accesses
< system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.221713 # mshr miss rate for overall accesses
< system.cpu.l2cache.overall_mshr_miss_rate::total 0.221778 # mshr miss rate for overall accesses
< system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 77875.455049 # average ReadExReq mshr miss latency
< system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 77875.455049 # average ReadExReq mshr miss latency
< system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65647.509579 # average ReadCleanReq mshr miss latency
< system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65647.509579 # average ReadCleanReq mshr miss latency
< system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 77380.803222 # average ReadSharedReq mshr miss latency
< system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 77380.803222 # average ReadSharedReq mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 65647.509579 # average overall mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 77574.542803 # average overall mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::total 77569.978152 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 65647.509579 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 77574.542803 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::total 77569.978152 # average overall mshr miss latency
< system.cpu.toL2Bus.snoop_filter.tot_requests 18445147 # Total number of requests made to the snoop filter.
< system.cpu.toL2Bus.snoop_filter.hit_single_requests 9220143 # Number of requests hitting in the snoop filter with a single holder of the requested data.
---
> system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.429612 # mshr miss rate for ReadExReq accesses
> system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.429612 # mshr miss rate for ReadExReq accesses
> system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.954988 # mshr miss rate for ReadCleanReq accesses
> system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.954988 # mshr miss rate for ReadCleanReq accesses
> system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.170680 # mshr miss rate for ReadSharedReq accesses
> system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.170680 # mshr miss rate for ReadSharedReq accesses
> system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.954988 # mshr miss rate for demand accesses
> system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.223758 # mshr miss rate for demand accesses
> system.cpu.l2cache.demand_mshr_miss_rate::total 0.223823 # mshr miss rate for demand accesses
> system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.954988 # mshr miss rate for overall accesses
> system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.223758 # mshr miss rate for overall accesses
> system.cpu.l2cache.overall_mshr_miss_rate::total 0.223823 # mshr miss rate for overall accesses
> system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 79177.093746 # average ReadExReq mshr miss latency
> system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 79177.093746 # average ReadExReq mshr miss latency
> system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67071.337580 # average ReadCleanReq mshr miss latency
> system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 67071.337580 # average ReadCleanReq mshr miss latency
> system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 78236.520701 # average ReadSharedReq mshr miss latency
> system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 78236.520701 # average ReadSharedReq mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 67071.337580 # average overall mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 78606.702862 # average overall mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::total 78602.317257 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 67071.337580 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 78606.702862 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::total 78602.317257 # average overall mshr miss latency
> system.cpu.toL2Bus.snoop_filter.tot_requests 18445155 # Total number of requests made to the snoop filter.
> system.cpu.toL2Bus.snoop_filter.hit_single_requests 9220147 # Number of requests hitting in the snoop filter with a single holder of the requested data.
869,870c867,868
< system.cpu.toL2Bus.snoop_filter.tot_snoops 1285 # Total number of snoops made to the snoop filter.
< system.cpu.toL2Bus.snoop_filter.hit_single_snoops 1279 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
---
> system.cpu.toL2Bus.snoop_filter.tot_snoops 1445 # Total number of snoops made to the snoop filter.
> system.cpu.toL2Bus.snoop_filter.hit_single_snoops 1439 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
872,876c870,874
< system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1128033563500 # Cumulative time (in ticks) in various power states
< system.cpu.toL2Bus.trans_dist::ReadResp 7334186 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::WritebackDirty 4734412 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::WritebackClean 30 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::CleanEvict 6498928 # Transaction distribution
---
> system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1130744162500 # Cumulative time (in ticks) in various power states
> system.cpu.toL2Bus.trans_dist::ReadResp 7334190 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::WritebackDirty 4730209 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::WritebackClean 33 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::CleanEvict 6522230 # Transaction distribution
879,891c877,889
< system.cpu.toL2Bus.trans_dist::ReadCleanReq 819 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::ReadSharedReq 7333367 # Transaction distribution
< system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1668 # Packet count per connected master and slave (bytes)
< system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 27668495 # Packet count per connected master and slave (bytes)
< system.cpu.toL2Bus.pkt_count::total 27670163 # Packet count per connected master and slave (bytes)
< system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 54336 # Cumulative packet size per connected master and slave (bytes)
< system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 826156544 # Cumulative packet size per connected master and slave (bytes)
< system.cpu.toL2Bus.pkt_size::total 826210880 # Cumulative packet size per connected master and slave (bytes)
< system.cpu.toL2Bus.snoops 2013239 # Total snoops (count)
< system.cpu.toL2Bus.snoopTraffic 67194432 # Total snoop traffic (bytes)
< system.cpu.toL2Bus.snoop_fanout::samples 11238255 # Request fanout histogram
< system.cpu.toL2Bus.snoop_fanout::mean 0.000258 # Request fanout histogram
< system.cpu.toL2Bus.snoop_fanout::stdev 0.016087 # Request fanout histogram
---
> system.cpu.toL2Bus.trans_dist::ReadCleanReq 822 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::ReadSharedReq 7333368 # Transaction distribution
> system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1677 # Packet count per connected master and slave (bytes)
> system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 27668498 # Packet count per connected master and slave (bytes)
> system.cpu.toL2Bus.pkt_count::total 27670175 # Packet count per connected master and slave (bytes)
> system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 54720 # Cumulative packet size per connected master and slave (bytes)
> system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 825231936 # Cumulative packet size per connected master and slave (bytes)
> system.cpu.toL2Bus.pkt_size::total 825286656 # Cumulative packet size per connected master and slave (bytes)
> system.cpu.toL2Bus.snoops 2032337 # Total snoops (count)
> system.cpu.toL2Bus.snoopTraffic 67850112 # Total snoop traffic (bytes)
> system.cpu.toL2Bus.snoop_fanout::samples 11257357 # Request fanout histogram
> system.cpu.toL2Bus.snoop_fanout::mean 0.000272 # Request fanout histogram
> system.cpu.toL2Bus.snoop_fanout::stdev 0.016509 # Request fanout histogram
893,894c891,892
< system.cpu.toL2Bus.snoop_fanout::0 11235364 99.97% 99.97% # Request fanout histogram
< system.cpu.toL2Bus.snoop_fanout::1 2885 0.03% 100.00% # Request fanout histogram
---
> system.cpu.toL2Bus.snoop_fanout::0 11254306 99.97% 99.97% # Request fanout histogram
> system.cpu.toL2Bus.snoop_fanout::1 3045 0.03% 100.00% # Request fanout histogram
899,900c897,898
< system.cpu.toL2Bus.snoop_fanout::total 11238255 # Request fanout histogram
< system.cpu.toL2Bus.reqLayer0.occupancy 12907102500 # Layer occupancy (ticks)
---
> system.cpu.toL2Bus.snoop_fanout::total 11257357 # Request fanout histogram
> system.cpu.toL2Bus.reqLayer0.occupancy 12892661500 # Layer occupancy (ticks)
902c900
< system.cpu.toL2Bus.respLayer0.occupancy 1228500 # Layer occupancy (ticks)
---
> system.cpu.toL2Bus.respLayer0.occupancy 1233000 # Layer occupancy (ticks)
904c902
< system.cpu.toL2Bus.respLayer1.occupancy 13836298494 # Layer occupancy (ticks)
---
> system.cpu.toL2Bus.respLayer1.occupancy 13836299994 # Layer occupancy (ticks)
906,916c904,920
< system.membus.pwrStateResidencyTicks::UNDEFINED 1128033563500 # Cumulative time (in ticks) in various power states
< system.membus.trans_dist::ReadResp 1244898 # Transaction distribution
< system.membus.trans_dist::WritebackDirty 1049913 # Transaction distribution
< system.membus.trans_dist::CleanEvict 962255 # Transaction distribution
< system.membus.trans_dist::ReadExReq 801012 # Transaction distribution
< system.membus.trans_dist::ReadExResp 801012 # Transaction distribution
< system.membus.trans_dist::ReadSharedReq 1244898 # Transaction distribution
< system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 6103988 # Packet count per connected master and slave (bytes)
< system.membus.pkt_count::total 6103988 # Packet count per connected master and slave (bytes)
< system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 198132672 # Cumulative packet size per connected master and slave (bytes)
< system.membus.pkt_size::total 198132672 # Cumulative packet size per connected master and slave (bytes)
---
> system.membus.snoop_filter.tot_requests 4095876 # Total number of requests made to the snoop filter.
> system.membus.snoop_filter.hit_single_requests 2031264 # Number of requests hitting in the snoop filter with a single holder of the requested data.
> system.membus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
> system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
> system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
> system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
> system.membus.pwrStateResidencyTicks::UNDEFINED 1130744162500 # Cumulative time (in ticks) in various power states
> system.membus.trans_dist::ReadResp 1252445 # Transaction distribution
> system.membus.trans_dist::WritebackDirty 1060158 # Transaction distribution
> system.membus.trans_dist::CleanEvict 970949 # Transaction distribution
> system.membus.trans_dist::ReadExReq 812324 # Transaction distribution
> system.membus.trans_dist::ReadExResp 812324 # Transaction distribution
> system.membus.trans_dist::ReadSharedReq 1252445 # Transaction distribution
> system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 6160645 # Packet count per connected master and slave (bytes)
> system.membus.pkt_count::total 6160645 # Packet count per connected master and slave (bytes)
> system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 199995328 # Cumulative packet size per connected master and slave (bytes)
> system.membus.pkt_size::total 199995328 # Cumulative packet size per connected master and slave (bytes)
919c923
< system.membus.snoop_fanout::samples 4058078 # Request fanout histogram
---
> system.membus.snoop_fanout::samples 2064769 # Request fanout histogram
923c927
< system.membus.snoop_fanout::0 4058078 100.00% 100.00% # Request fanout histogram
---
> system.membus.snoop_fanout::0 2064769 100.00% 100.00% # Request fanout histogram
928,929c932,933
< system.membus.snoop_fanout::total 4058078 # Request fanout histogram
< system.membus.reqLayer0.occupancy 8755432500 # Layer occupancy (ticks)
---
> system.membus.snoop_fanout::total 2064769 # Request fanout histogram
> system.membus.reqLayer0.occupancy 8803577000 # Layer occupancy (ticks)
931c935
< system.membus.respLayer1.occupancy 11187827500 # Layer occupancy (ticks)
---
> system.membus.respLayer1.occupancy 11289358000 # Layer occupancy (ticks)