3,5c3,5
< sim_seconds 0.056986 # Number of seconds simulated
< sim_ticks 56986224500 # Number of ticks simulated
< final_tick 56986224500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
---
> sim_seconds 0.056991 # Number of seconds simulated
> sim_ticks 56991022500 # Number of ticks simulated
> final_tick 56991022500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
7,11c7,11
< host_inst_rate 135704 # Simulator instruction rate (inst/s)
< host_op_rate 173546 # Simulator op (including micro ops) rate (op/s)
< host_tick_rate 109049636 # Simulator tick rate (ticks/s)
< host_mem_usage 317176 # Number of bytes of host memory used
< host_seconds 522.57 # Real time elapsed on the host
---
> host_inst_rate 186679 # Simulator instruction rate (inst/s)
> host_op_rate 238735 # Simulator op (including micro ops) rate (op/s)
> host_tick_rate 150024942 # Simulator tick rate (ticks/s)
> host_mem_usage 325676 # Number of bytes of host memory used
> host_seconds 379.88 # Real time elapsed on the host
28,38c28,38
< system.physmem.bw_read::cpu.inst 5592931 # Total read bandwidth from this memory (bytes/s)
< system.physmem.bw_read::cpu.data 139049464 # Total read bandwidth from this memory (bytes/s)
< system.physmem.bw_read::total 144642395 # Total read bandwidth from this memory (bytes/s)
< system.physmem.bw_inst_read::cpu.inst 5592931 # Instruction read bandwidth from this memory (bytes/s)
< system.physmem.bw_inst_read::total 5592931 # Instruction read bandwidth from this memory (bytes/s)
< system.physmem.bw_write::writebacks 96761069 # Write bandwidth from this memory (bytes/s)
< system.physmem.bw_write::total 96761069 # Write bandwidth from this memory (bytes/s)
< system.physmem.bw_total::writebacks 96761069 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.bw_total::cpu.inst 5592931 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.bw_total::cpu.data 139049464 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.bw_total::total 241403464 # Total bandwidth to/from this memory (bytes/s)
---
> system.physmem.bw_read::cpu.inst 5592460 # Total read bandwidth from this memory (bytes/s)
> system.physmem.bw_read::cpu.data 139037758 # Total read bandwidth from this memory (bytes/s)
> system.physmem.bw_read::total 144630218 # Total read bandwidth from this memory (bytes/s)
> system.physmem.bw_inst_read::cpu.inst 5592460 # Instruction read bandwidth from this memory (bytes/s)
> system.physmem.bw_inst_read::total 5592460 # Instruction read bandwidth from this memory (bytes/s)
> system.physmem.bw_write::writebacks 96752923 # Write bandwidth from this memory (bytes/s)
> system.physmem.bw_write::total 96752923 # Write bandwidth from this memory (bytes/s)
> system.physmem.bw_total::writebacks 96752923 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.bw_total::cpu.inst 5592460 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.bw_total::cpu.data 139037758 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.bw_total::total 241383141 # Total bandwidth to/from this memory (bytes/s)
45c45
< system.physmem.bytesWritten 5512000 # Total number of bytes written to DRAM
---
> system.physmem.bytesWritten 5512640 # Total number of bytes written to DRAM
69,70c69,70
< system.physmem.perBankWrBursts::2 5463 # Per bank write bursts
< system.physmem.perBankWrBursts::3 5328 # Per bank write bursts
---
> system.physmem.perBankWrBursts::2 5464 # Per bank write bursts
> system.physmem.perBankWrBursts::3 5326 # Per bank write bursts
72,73c72,73
< system.physmem.perBankWrBursts::5 5545 # Per bank write bursts
< system.physmem.perBankWrBursts::6 5246 # Per bank write bursts
---
> system.physmem.perBankWrBursts::5 5547 # Per bank write bursts
> system.physmem.perBankWrBursts::6 5252 # Per bank write bursts
77c77
< system.physmem.perBankWrBursts::10 5289 # Per bank write bursts
---
> system.physmem.perBankWrBursts::10 5292 # Per bank write bursts
85c85
< system.physmem.totGap 56986193500 # Total gap between requests
---
> system.physmem.totGap 56990990500 # Total gap between requests
100,102c100,102
< system.physmem.rdQLenPdf::0 116559 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::1 12202 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::2 23 # What read queue length does an incoming req see
---
> system.physmem.rdQLenPdf::0 116650 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::1 12110 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::2 24 # What read queue length does an incoming req see
147,163c147,163
< system.physmem.wrQLenPdf::15 641 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::16 656 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::17 4080 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::18 5162 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::19 5286 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::20 5311 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::21 5306 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::22 5318 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::23 5318 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::24 5323 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::25 5350 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::26 5376 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::27 5453 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::28 5428 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::29 5451 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::30 5897 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::31 5469 # What write queue length does an incoming req see
---
> system.physmem.wrQLenPdf::15 634 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::16 649 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::17 4071 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::18 5170 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::19 5285 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::20 5306 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::21 5310 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::22 5310 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::23 5323 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::24 5324 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::25 5336 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::26 5367 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::27 5452 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::28 5431 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::29 5478 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::30 5922 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::31 5464 # What write queue length does an incoming req see
165,166c165,166
< system.physmem.wrQLenPdf::33 16 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::34 2 # What write queue length does an incoming req see
---
> system.physmem.wrQLenPdf::33 10 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::34 1 # What write queue length does an incoming req see
196,213c196,213
< system.physmem.bytesPerActivate::samples 38656 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::mean 355.735099 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::gmean 216.399320 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::stdev 335.915140 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::0-127 12161 31.46% 31.46% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::128-255 8166 21.12% 52.58% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::256-383 4096 10.60% 63.18% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::384-511 2818 7.29% 70.47% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::512-639 2687 6.95% 77.42% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::640-767 1672 4.33% 81.75% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::768-895 1300 3.36% 85.11% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::896-1023 1153 2.98% 88.09% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::1024-1151 4603 11.91% 100.00% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::total 38656 # Bytes accessed per row activation
< system.physmem.rdPerTurnAround::samples 5291 # Reads before turning the bus around for writes
< system.physmem.rdPerTurnAround::mean 24.313362 # Reads before turning the bus around for writes
< system.physmem.rdPerTurnAround::stdev 352.121472 # Reads before turning the bus around for writes
< system.physmem.rdPerTurnAround::0-1023 5289 99.96% 99.96% # Reads before turning the bus around for writes
---
> system.physmem.bytesPerActivate::samples 38662 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::mean 355.683203 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::gmean 216.343519 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::stdev 336.125731 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::0-127 12148 31.42% 31.42% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::128-255 8177 21.15% 52.57% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::256-383 4090 10.58% 63.15% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::384-511 2852 7.38% 70.53% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::512-639 2693 6.97% 77.49% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::640-767 1623 4.20% 81.69% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::768-895 1296 3.35% 85.04% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::896-1023 1161 3.00% 88.05% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::1024-1151 4622 11.95% 100.00% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::total 38662 # Bytes accessed per row activation
> system.physmem.rdPerTurnAround::samples 5293 # Reads before turning the bus around for writes
> system.physmem.rdPerTurnAround::mean 24.322124 # Reads before turning the bus around for writes
> system.physmem.rdPerTurnAround::stdev 352.056892 # Reads before turning the bus around for writes
> system.physmem.rdPerTurnAround::0-1023 5291 99.96% 99.96% # Reads before turning the bus around for writes
216,226c216,226
< system.physmem.rdPerTurnAround::total 5291 # Reads before turning the bus around for writes
< system.physmem.wrPerTurnAround::samples 5291 # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::mean 16.277641 # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::gmean 16.260577 # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::stdev 0.779844 # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::16 4640 87.70% 87.70% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::17 6 0.11% 87.81% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::18 513 9.70% 97.51% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::19 107 2.02% 99.53% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::20 18 0.34% 99.87% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::21 4 0.08% 99.94% # Writes before turning the bus around for reads
---
> system.physmem.rdPerTurnAround::total 5293 # Reads before turning the bus around for writes
> system.physmem.wrPerTurnAround::samples 5293 # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::mean 16.273380 # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::gmean 16.256688 # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::stdev 0.768255 # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::16 4654 87.93% 87.93% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::17 4 0.08% 88.00% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::18 500 9.45% 97.45% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::19 109 2.06% 99.51% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::20 18 0.34% 99.85% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::21 5 0.09% 99.94% # Writes before turning the bus around for reads
228,231c228,231
< system.physmem.wrPerTurnAround::28 1 0.02% 100.00% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::total 5291 # Writes before turning the bus around for reads
< system.physmem.totQLat 1688662500 # Total ticks spent queuing
< system.physmem.totMemAccLat 4103362500 # Total ticks spent from burst creation until serviced by the DRAM
---
> system.physmem.wrPerTurnAround::23 1 0.02% 100.00% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::total 5293 # Writes before turning the bus around for reads
> system.physmem.totQLat 1683428000 # Total ticks spent queuing
> system.physmem.totMemAccLat 4098128000 # Total ticks spent from burst creation until serviced by the DRAM
233c233
< system.physmem.avgQLat 13112.36 # Average queueing delay per DRAM burst
---
> system.physmem.avgQLat 13071.72 # Average queueing delay per DRAM burst
235,236c235,236
< system.physmem.avgMemAccLat 31862.36 # Average memory access latency per DRAM burst
< system.physmem.avgRdBW 144.63 # Average DRAM read bandwidth in MiByte/s
---
> system.physmem.avgMemAccLat 31821.72 # Average memory access latency per DRAM burst
> system.physmem.avgRdBW 144.62 # Average DRAM read bandwidth in MiByte/s
238,239c238,239
< system.physmem.avgRdBWSys 144.64 # Average system read bandwidth in MiByte/s
< system.physmem.avgWrBWSys 96.76 # Average system write bandwidth in MiByte/s
---
> system.physmem.avgRdBWSys 144.63 # Average system read bandwidth in MiByte/s
> system.physmem.avgWrBWSys 96.75 # Average system write bandwidth in MiByte/s
245,250c245,250
< system.physmem.avgWrQLen 23.57 # Average write queue length when enqueuing
< system.physmem.readRowHits 112105 # Number of row buffer hits during reads
< system.physmem.writeRowHits 64137 # Number of row buffer hits during writes
< system.physmem.readRowHitRate 87.05 # Row buffer hit rate for reads
< system.physmem.writeRowHitRate 74.44 # Row buffer hit rate for writes
< system.physmem.avgGap 265116.18 # Average gap between requests
---
> system.physmem.avgWrQLen 23.51 # Average write queue length when enqueuing
> system.physmem.readRowHits 112096 # Number of row buffer hits during reads
> system.physmem.writeRowHits 64153 # Number of row buffer hits during writes
> system.physmem.readRowHitRate 87.04 # Row buffer hit rate for reads
> system.physmem.writeRowHitRate 74.46 # Row buffer hit rate for writes
> system.physmem.avgGap 265138.50 # Average gap between requests
252,262c252,262
< system.physmem_0.actEnergy 152069400 # Energy for activate commands per rank (pJ)
< system.physmem_0.preEnergy 82974375 # Energy for precharge commands per rank (pJ)
< system.physmem_0.readEnergy 512194800 # Energy for read commands per rank (pJ)
< system.physmem_0.writeEnergy 278951040 # Energy for write commands per rank (pJ)
< system.physmem_0.refreshEnergy 3721642080 # Energy for refresh commands per rank (pJ)
< system.physmem_0.actBackEnergy 11693696490 # Energy for active background per rank (pJ)
< system.physmem_0.preBackEnergy 23930394000 # Energy for precharge background per rank (pJ)
< system.physmem_0.totalEnergy 40371922185 # Total energy per rank (pJ)
< system.physmem_0.averagePower 708.527477 # Core power per rank (mW)
< system.physmem_0.memoryStateTime::IDLE 39682710000 # Time in different power states
< system.physmem_0.memoryStateTime::REF 1902680000 # Time in different power states
---
> system.physmem_0.actEnergy 151963560 # Energy for activate commands per rank (pJ)
> system.physmem_0.preEnergy 82916625 # Energy for precharge commands per rank (pJ)
> system.physmem_0.readEnergy 512397600 # Energy for read commands per rank (pJ)
> system.physmem_0.writeEnergy 278957520 # Energy for write commands per rank (pJ)
> system.physmem_0.refreshEnergy 3722150640 # Energy for refresh commands per rank (pJ)
> system.physmem_0.actBackEnergy 11726025750 # Energy for active background per rank (pJ)
> system.physmem_0.preBackEnergy 23906742000 # Energy for precharge background per rank (pJ)
> system.physmem_0.totalEnergy 40381153695 # Total energy per rank (pJ)
> system.physmem_0.averagePower 708.591931 # Core power per rank (mW)
> system.physmem_0.memoryStateTime::IDLE 39643767750 # Time in different power states
> system.physmem_0.memoryStateTime::REF 1902940000 # Time in different power states
264c264
< system.physmem_0.memoryStateTime::ACT 15394661250 # Time in different power states
---
> system.physmem_0.memoryStateTime::ACT 15441187500 # Time in different power states
266,268c266,268
< system.physmem_1.actEnergy 140086800 # Energy for activate commands per rank (pJ)
< system.physmem_1.preEnergy 76436250 # Energy for precharge commands per rank (pJ)
< system.physmem_1.readEnergy 491673000 # Energy for read commands per rank (pJ)
---
> system.physmem_1.actEnergy 140313600 # Energy for activate commands per rank (pJ)
> system.physmem_1.preEnergy 76560000 # Energy for precharge commands per rank (pJ)
> system.physmem_1.readEnergy 491751000 # Energy for read commands per rank (pJ)
270,276c270,276
< system.physmem_1.refreshEnergy 3721642080 # Energy for refresh commands per rank (pJ)
< system.physmem_1.actBackEnergy 11090732535 # Energy for active background per rank (pJ)
< system.physmem_1.preBackEnergy 24459309750 # Energy for precharge background per rank (pJ)
< system.physmem_1.totalEnergy 40259019375 # Total energy per rank (pJ)
< system.physmem_1.averagePower 706.546032 # Core power per rank (mW)
< system.physmem_1.memoryStateTime::IDLE 40563908250 # Time in different power states
< system.physmem_1.memoryStateTime::REF 1902680000 # Time in different power states
---
> system.physmem_1.refreshEnergy 3722150640 # Energy for refresh commands per rank (pJ)
> system.physmem_1.actBackEnergy 11059172775 # Energy for active background per rank (pJ)
> system.physmem_1.preBackEnergy 24491665500 # Energy for precharge background per rank (pJ)
> system.physmem_1.totalEnergy 40260752475 # Total energy per rank (pJ)
> system.physmem_1.averagePower 706.479908 # Core power per rank (mW)
> system.physmem_1.memoryStateTime::IDLE 40617302250 # Time in different power states
> system.physmem_1.memoryStateTime::REF 1902940000 # Time in different power states
278c278
< system.physmem_1.memoryStateTime::ACT 14513554250 # Time in different power states
---
> system.physmem_1.memoryStateTime::ACT 14467595250 # Time in different power states
280,284c280,284
< system.cpu.branchPred.lookups 14800511 # Number of BP lookups
< system.cpu.branchPred.condPredicted 9905691 # Number of conditional branches predicted
< system.cpu.branchPred.condIncorrect 381680 # Number of conditional branches incorrect
< system.cpu.branchPred.BTBLookups 9439152 # Number of BTB lookups
< system.cpu.branchPred.BTBHits 6732150 # Number of BTB hits
---
> system.cpu.branchPred.lookups 14800541 # Number of BP lookups
> system.cpu.branchPred.condPredicted 9905717 # Number of conditional branches predicted
> system.cpu.branchPred.condIncorrect 381681 # Number of conditional branches incorrect
> system.cpu.branchPred.BTBLookups 9438549 # Number of BTB lookups
> system.cpu.branchPred.BTBHits 6732145 # Number of BTB hits
286,287c286,287
< system.cpu.branchPred.BTBHitPct 71.321555 # BTB Hit Percentage
< system.cpu.branchPred.usedRAS 1714112 # Number of times the RAS was used to get a target.
---
> system.cpu.branchPred.BTBHitPct 71.326059 # BTB Hit Percentage
> system.cpu.branchPred.usedRAS 1714124 # Number of times the RAS was used to get a target.
407c407
< system.cpu.numCycles 113972449 # number of cpu cycles simulated
---
> system.cpu.numCycles 113982045 # number of cpu cycles simulated
412c412
< system.cpu.discardedOps 1144886 # Number of ops (including micro ops) which were discarded before commit
---
> system.cpu.discardedOps 1144890 # Number of ops (including micro ops) which were discarded before commit
414,417c414,417
< system.cpu.cpi 1.607167 # CPI: cycles per instruction
< system.cpu.ipc 0.622213 # IPC: instructions per cycle
< system.cpu.tickCycles 95596263 # Number of cycles that the object actually ticked
< system.cpu.idleCycles 18376186 # Total number of cycles that the object has spent stopped
---
> system.cpu.cpi 1.607302 # CPI: cycles per instruction
> system.cpu.ipc 0.622161 # IPC: instructions per cycle
> system.cpu.tickCycles 95587829 # Number of cycles that the object actually ticked
> system.cpu.idleCycles 18394216 # Total number of cycles that the object has spent stopped
419,420c419,420
< system.cpu.dcache.tags.tagsinuse 4067.140403 # Cycle average of tags in use
< system.cpu.dcache.tags.total_refs 42624247 # Total number of references to valid blocks.
---
> system.cpu.dcache.tags.tagsinuse 4067.142814 # Cycle average of tags in use
> system.cpu.dcache.tags.total_refs 42624094 # Total number of references to valid blocks.
422,426c422,426
< system.cpu.dcache.tags.avg_refs 265.520348 # Average number of references to valid blocks.
< system.cpu.dcache.tags.warmup_cycle 822680500 # Cycle when the warmup percentage was hit.
< system.cpu.dcache.tags.occ_blocks::cpu.data 4067.140403 # Average occupied blocks per requestor
< system.cpu.dcache.tags.occ_percent::cpu.data 0.992954 # Average percentage of cache occupancy
< system.cpu.dcache.tags.occ_percent::total 0.992954 # Average percentage of cache occupancy
---
> system.cpu.dcache.tags.avg_refs 265.519395 # Average number of references to valid blocks.
> system.cpu.dcache.tags.warmup_cycle 822760500 # Cycle when the warmup percentage was hit.
> system.cpu.dcache.tags.occ_blocks::cpu.data 4067.142814 # Average occupied blocks per requestor
> system.cpu.dcache.tags.occ_percent::cpu.data 0.992955 # Average percentage of cache occupancy
> system.cpu.dcache.tags.occ_percent::total 0.992955 # Average percentage of cache occupancy
428,430c428,430
< system.cpu.dcache.tags.age_task_id_blocks_1024::0 47 # Occupied blocks per task id
< system.cpu.dcache.tags.age_task_id_blocks_1024::1 1113 # Occupied blocks per task id
< system.cpu.dcache.tags.age_task_id_blocks_1024::2 2936 # Occupied blocks per task id
---
> system.cpu.dcache.tags.age_task_id_blocks_1024::0 46 # Occupied blocks per task id
> system.cpu.dcache.tags.age_task_id_blocks_1024::1 1110 # Occupied blocks per task id
> system.cpu.dcache.tags.age_task_id_blocks_1024::2 2940 # Occupied blocks per task id
432,439c432,439
< system.cpu.dcache.tags.tag_accesses 86016733 # Number of tag accesses
< system.cpu.dcache.tags.data_accesses 86016733 # Number of data accesses
< system.cpu.dcache.ReadReq_hits::cpu.data 22866807 # number of ReadReq hits
< system.cpu.dcache.ReadReq_hits::total 22866807 # number of ReadReq hits
< system.cpu.dcache.WriteReq_hits::cpu.data 19642189 # number of WriteReq hits
< system.cpu.dcache.WriteReq_hits::total 19642189 # number of WriteReq hits
< system.cpu.dcache.SoftPFReq_hits::cpu.data 83413 # number of SoftPFReq hits
< system.cpu.dcache.SoftPFReq_hits::total 83413 # number of SoftPFReq hits
---
> system.cpu.dcache.tags.tag_accesses 86016729 # Number of tag accesses
> system.cpu.dcache.tags.data_accesses 86016729 # Number of data accesses
> system.cpu.dcache.ReadReq_hits::cpu.data 22866654 # number of ReadReq hits
> system.cpu.dcache.ReadReq_hits::total 22866654 # number of ReadReq hits
> system.cpu.dcache.WriteReq_hits::cpu.data 19642187 # number of WriteReq hits
> system.cpu.dcache.WriteReq_hits::total 19642187 # number of WriteReq hits
> system.cpu.dcache.SoftPFReq_hits::cpu.data 83415 # number of SoftPFReq hits
> system.cpu.dcache.SoftPFReq_hits::total 83415 # number of SoftPFReq hits
444,467c444,467
< system.cpu.dcache.demand_hits::cpu.data 42508996 # number of demand (read+write) hits
< system.cpu.dcache.demand_hits::total 42508996 # number of demand (read+write) hits
< system.cpu.dcache.overall_hits::cpu.data 42592409 # number of overall hits
< system.cpu.dcache.overall_hits::total 42592409 # number of overall hits
< system.cpu.dcache.ReadReq_misses::cpu.data 51550 # number of ReadReq misses
< system.cpu.dcache.ReadReq_misses::total 51550 # number of ReadReq misses
< system.cpu.dcache.WriteReq_misses::cpu.data 207712 # number of WriteReq misses
< system.cpu.dcache.WriteReq_misses::total 207712 # number of WriteReq misses
< system.cpu.dcache.SoftPFReq_misses::cpu.data 44592 # number of SoftPFReq misses
< system.cpu.dcache.SoftPFReq_misses::total 44592 # number of SoftPFReq misses
< system.cpu.dcache.demand_misses::cpu.data 259262 # number of demand (read+write) misses
< system.cpu.dcache.demand_misses::total 259262 # number of demand (read+write) misses
< system.cpu.dcache.overall_misses::cpu.data 303854 # number of overall misses
< system.cpu.dcache.overall_misses::total 303854 # number of overall misses
< system.cpu.dcache.ReadReq_miss_latency::cpu.data 1489104500 # number of ReadReq miss cycles
< system.cpu.dcache.ReadReq_miss_latency::total 1489104500 # number of ReadReq miss cycles
< system.cpu.dcache.WriteReq_miss_latency::cpu.data 16802314000 # number of WriteReq miss cycles
< system.cpu.dcache.WriteReq_miss_latency::total 16802314000 # number of WriteReq miss cycles
< system.cpu.dcache.demand_miss_latency::cpu.data 18291418500 # number of demand (read+write) miss cycles
< system.cpu.dcache.demand_miss_latency::total 18291418500 # number of demand (read+write) miss cycles
< system.cpu.dcache.overall_miss_latency::cpu.data 18291418500 # number of overall miss cycles
< system.cpu.dcache.overall_miss_latency::total 18291418500 # number of overall miss cycles
< system.cpu.dcache.ReadReq_accesses::cpu.data 22918357 # number of ReadReq accesses(hits+misses)
< system.cpu.dcache.ReadReq_accesses::total 22918357 # number of ReadReq accesses(hits+misses)
---
> system.cpu.dcache.demand_hits::cpu.data 42508841 # number of demand (read+write) hits
> system.cpu.dcache.demand_hits::total 42508841 # number of demand (read+write) hits
> system.cpu.dcache.overall_hits::cpu.data 42592256 # number of overall hits
> system.cpu.dcache.overall_hits::total 42592256 # number of overall hits
> system.cpu.dcache.ReadReq_misses::cpu.data 51701 # number of ReadReq misses
> system.cpu.dcache.ReadReq_misses::total 51701 # number of ReadReq misses
> system.cpu.dcache.WriteReq_misses::cpu.data 207714 # number of WriteReq misses
> system.cpu.dcache.WriteReq_misses::total 207714 # number of WriteReq misses
> system.cpu.dcache.SoftPFReq_misses::cpu.data 44590 # number of SoftPFReq misses
> system.cpu.dcache.SoftPFReq_misses::total 44590 # number of SoftPFReq misses
> system.cpu.dcache.demand_misses::cpu.data 259415 # number of demand (read+write) misses
> system.cpu.dcache.demand_misses::total 259415 # number of demand (read+write) misses
> system.cpu.dcache.overall_misses::cpu.data 304005 # number of overall misses
> system.cpu.dcache.overall_misses::total 304005 # number of overall misses
> system.cpu.dcache.ReadReq_miss_latency::cpu.data 1492164500 # number of ReadReq miss cycles
> system.cpu.dcache.ReadReq_miss_latency::total 1492164500 # number of ReadReq miss cycles
> system.cpu.dcache.WriteReq_miss_latency::cpu.data 16804934500 # number of WriteReq miss cycles
> system.cpu.dcache.WriteReq_miss_latency::total 16804934500 # number of WriteReq miss cycles
> system.cpu.dcache.demand_miss_latency::cpu.data 18297099000 # number of demand (read+write) miss cycles
> system.cpu.dcache.demand_miss_latency::total 18297099000 # number of demand (read+write) miss cycles
> system.cpu.dcache.overall_miss_latency::cpu.data 18297099000 # number of overall miss cycles
> system.cpu.dcache.overall_miss_latency::total 18297099000 # number of overall miss cycles
> system.cpu.dcache.ReadReq_accesses::cpu.data 22918355 # number of ReadReq accesses(hits+misses)
> system.cpu.dcache.ReadReq_accesses::total 22918355 # number of ReadReq accesses(hits+misses)
476,481c476,481
< system.cpu.dcache.demand_accesses::cpu.data 42768258 # number of demand (read+write) accesses
< system.cpu.dcache.demand_accesses::total 42768258 # number of demand (read+write) accesses
< system.cpu.dcache.overall_accesses::cpu.data 42896263 # number of overall (read+write) accesses
< system.cpu.dcache.overall_accesses::total 42896263 # number of overall (read+write) accesses
< system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.002249 # miss rate for ReadReq accesses
< system.cpu.dcache.ReadReq_miss_rate::total 0.002249 # miss rate for ReadReq accesses
---
> system.cpu.dcache.demand_accesses::cpu.data 42768256 # number of demand (read+write) accesses
> system.cpu.dcache.demand_accesses::total 42768256 # number of demand (read+write) accesses
> system.cpu.dcache.overall_accesses::cpu.data 42896261 # number of overall (read+write) accesses
> system.cpu.dcache.overall_accesses::total 42896261 # number of overall (read+write) accesses
> system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.002256 # miss rate for ReadReq accesses
> system.cpu.dcache.ReadReq_miss_rate::total 0.002256 # miss rate for ReadReq accesses
484,497c484,497
< system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.348361 # miss rate for SoftPFReq accesses
< system.cpu.dcache.SoftPFReq_miss_rate::total 0.348361 # miss rate for SoftPFReq accesses
< system.cpu.dcache.demand_miss_rate::cpu.data 0.006062 # miss rate for demand accesses
< system.cpu.dcache.demand_miss_rate::total 0.006062 # miss rate for demand accesses
< system.cpu.dcache.overall_miss_rate::cpu.data 0.007083 # miss rate for overall accesses
< system.cpu.dcache.overall_miss_rate::total 0.007083 # miss rate for overall accesses
< system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 28886.605238 # average ReadReq miss latency
< system.cpu.dcache.ReadReq_avg_miss_latency::total 28886.605238 # average ReadReq miss latency
< system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 80892.360576 # average WriteReq miss latency
< system.cpu.dcache.WriteReq_avg_miss_latency::total 80892.360576 # average WriteReq miss latency
< system.cpu.dcache.demand_avg_miss_latency::cpu.data 70551.868380 # average overall miss latency
< system.cpu.dcache.demand_avg_miss_latency::total 70551.868380 # average overall miss latency
< system.cpu.dcache.overall_avg_miss_latency::cpu.data 60198.050709 # average overall miss latency
< system.cpu.dcache.overall_avg_miss_latency::total 60198.050709 # average overall miss latency
---
> system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.348346 # miss rate for SoftPFReq accesses
> system.cpu.dcache.SoftPFReq_miss_rate::total 0.348346 # miss rate for SoftPFReq accesses
> system.cpu.dcache.demand_miss_rate::cpu.data 0.006066 # miss rate for demand accesses
> system.cpu.dcache.demand_miss_rate::total 0.006066 # miss rate for demand accesses
> system.cpu.dcache.overall_miss_rate::cpu.data 0.007087 # miss rate for overall accesses
> system.cpu.dcache.overall_miss_rate::total 0.007087 # miss rate for overall accesses
> system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 28861.424344 # average ReadReq miss latency
> system.cpu.dcache.ReadReq_avg_miss_latency::total 28861.424344 # average ReadReq miss latency
> system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 80904.197599 # average WriteReq miss latency
> system.cpu.dcache.WriteReq_avg_miss_latency::total 80904.197599 # average WriteReq miss latency
> system.cpu.dcache.demand_avg_miss_latency::cpu.data 70532.155041 # average overall miss latency
> system.cpu.dcache.demand_avg_miss_latency::total 70532.155041 # average overall miss latency
> system.cpu.dcache.overall_avg_miss_latency::cpu.data 60186.835743 # average overall miss latency
> system.cpu.dcache.overall_avg_miss_latency::total 60186.835743 # average overall miss latency
508,515c508,515
< system.cpu.dcache.ReadReq_mshr_hits::cpu.data 22032 # number of ReadReq MSHR hits
< system.cpu.dcache.ReadReq_mshr_hits::total 22032 # number of ReadReq MSHR hits
< system.cpu.dcache.WriteReq_mshr_hits::cpu.data 100684 # number of WriteReq MSHR hits
< system.cpu.dcache.WriteReq_mshr_hits::total 100684 # number of WriteReq MSHR hits
< system.cpu.dcache.demand_mshr_hits::cpu.data 122716 # number of demand (read+write) MSHR hits
< system.cpu.dcache.demand_mshr_hits::total 122716 # number of demand (read+write) MSHR hits
< system.cpu.dcache.overall_mshr_hits::cpu.data 122716 # number of overall MSHR hits
< system.cpu.dcache.overall_mshr_hits::total 122716 # number of overall MSHR hits
---
> system.cpu.dcache.ReadReq_mshr_hits::cpu.data 22183 # number of ReadReq MSHR hits
> system.cpu.dcache.ReadReq_mshr_hits::total 22183 # number of ReadReq MSHR hits
> system.cpu.dcache.WriteReq_mshr_hits::cpu.data 100686 # number of WriteReq MSHR hits
> system.cpu.dcache.WriteReq_mshr_hits::total 100686 # number of WriteReq MSHR hits
> system.cpu.dcache.demand_mshr_hits::cpu.data 122869 # number of demand (read+write) MSHR hits
> system.cpu.dcache.demand_mshr_hits::total 122869 # number of demand (read+write) MSHR hits
> system.cpu.dcache.overall_mshr_hits::cpu.data 122869 # number of overall MSHR hits
> system.cpu.dcache.overall_mshr_hits::total 122869 # number of overall MSHR hits
526,535c526,535
< system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 574723500 # number of ReadReq MSHR miss cycles
< system.cpu.dcache.ReadReq_mshr_miss_latency::total 574723500 # number of ReadReq MSHR miss cycles
< system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8485443000 # number of WriteReq MSHR miss cycles
< system.cpu.dcache.WriteReq_mshr_miss_latency::total 8485443000 # number of WriteReq MSHR miss cycles
< system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 1719503000 # number of SoftPFReq MSHR miss cycles
< system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 1719503000 # number of SoftPFReq MSHR miss cycles
< system.cpu.dcache.demand_mshr_miss_latency::cpu.data 9060166500 # number of demand (read+write) MSHR miss cycles
< system.cpu.dcache.demand_mshr_miss_latency::total 9060166500 # number of demand (read+write) MSHR miss cycles
< system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10779669500 # number of overall MSHR miss cycles
< system.cpu.dcache.overall_mshr_miss_latency::total 10779669500 # number of overall MSHR miss cycles
---
> system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 578376000 # number of ReadReq MSHR miss cycles
> system.cpu.dcache.ReadReq_mshr_miss_latency::total 578376000 # number of ReadReq MSHR miss cycles
> system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8484284000 # number of WriteReq MSHR miss cycles
> system.cpu.dcache.WriteReq_mshr_miss_latency::total 8484284000 # number of WriteReq MSHR miss cycles
> system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 1716349500 # number of SoftPFReq MSHR miss cycles
> system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 1716349500 # number of SoftPFReq MSHR miss cycles
> system.cpu.dcache.demand_mshr_miss_latency::cpu.data 9062660000 # number of demand (read+write) MSHR miss cycles
> system.cpu.dcache.demand_mshr_miss_latency::total 9062660000 # number of demand (read+write) MSHR miss cycles
> system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10779009500 # number of overall MSHR miss cycles
> system.cpu.dcache.overall_mshr_miss_latency::total 10779009500 # number of overall MSHR miss cycles
546,555c546,555
< system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 19470.272376 # average ReadReq mshr miss latency
< system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19470.272376 # average ReadReq mshr miss latency
< system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79282.458796 # average WriteReq mshr miss latency
< system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79282.458796 # average WriteReq mshr miss latency
< system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 71690.765061 # average SoftPFReq mshr miss latency
< system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 71690.765061 # average SoftPFReq mshr miss latency
< system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 66352.485609 # average overall mshr miss latency
< system.cpu.dcache.demand_avg_mshr_miss_latency::total 66352.485609 # average overall mshr miss latency
< system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 67150.080047 # average overall mshr miss latency
< system.cpu.dcache.overall_avg_mshr_miss_latency::total 67150.080047 # average overall mshr miss latency
---
> system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 19594.010434 # average ReadReq mshr miss latency
> system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19594.010434 # average ReadReq mshr miss latency
> system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79271.629854 # average WriteReq mshr miss latency
> system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79271.629854 # average WriteReq mshr miss latency
> system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 71559.287054 # average SoftPFReq mshr miss latency
> system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 71559.287054 # average SoftPFReq mshr miss latency
> system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 66370.746855 # average overall mshr miss latency
> system.cpu.dcache.demand_avg_mshr_miss_latency::total 66370.746855 # average overall mshr miss latency
> system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 67145.968691 # average overall mshr miss latency
> system.cpu.dcache.overall_avg_mshr_miss_latency::total 67145.968691 # average overall mshr miss latency
557,561c557,561
< system.cpu.icache.tags.replacements 42865 # number of replacements
< system.cpu.icache.tags.tagsinuse 1852.538301 # Cycle average of tags in use
< system.cpu.icache.tags.total_refs 24941041 # Total number of references to valid blocks.
< system.cpu.icache.tags.sampled_refs 44907 # Sample count of references to valid blocks.
< system.cpu.icache.tags.avg_refs 555.393168 # Average number of references to valid blocks.
---
> system.cpu.icache.tags.replacements 42866 # number of replacements
> system.cpu.icache.tags.tagsinuse 1852.547846 # Cycle average of tags in use
> system.cpu.icache.tags.total_refs 24941084 # Total number of references to valid blocks.
> system.cpu.icache.tags.sampled_refs 44908 # Sample count of references to valid blocks.
> system.cpu.icache.tags.avg_refs 555.381758 # Average number of references to valid blocks.
563,565c563,565
< system.cpu.icache.tags.occ_blocks::cpu.inst 1852.538301 # Average occupied blocks per requestor
< system.cpu.icache.tags.occ_percent::cpu.inst 0.904560 # Average percentage of cache occupancy
< system.cpu.icache.tags.occ_percent::total 0.904560 # Average percentage of cache occupancy
---
> system.cpu.icache.tags.occ_blocks::cpu.inst 1852.547846 # Average occupied blocks per requestor
> system.cpu.icache.tags.occ_percent::cpu.inst 0.904564 # Average percentage of cache occupancy
> system.cpu.icache.tags.occ_percent::total 0.904564 # Average percentage of cache occupancy
567,568c567,568
< system.cpu.icache.tags.age_task_id_blocks_1024::0 83 # Occupied blocks per task id
< system.cpu.icache.tags.age_task_id_blocks_1024::1 37 # Occupied blocks per task id
---
> system.cpu.icache.tags.age_task_id_blocks_1024::0 82 # Occupied blocks per task id
> system.cpu.icache.tags.age_task_id_blocks_1024::1 38 # Occupied blocks per task id
572,597c572,597
< system.cpu.icache.tags.tag_accesses 50016805 # Number of tag accesses
< system.cpu.icache.tags.data_accesses 50016805 # Number of data accesses
< system.cpu.icache.ReadReq_hits::cpu.inst 24941041 # number of ReadReq hits
< system.cpu.icache.ReadReq_hits::total 24941041 # number of ReadReq hits
< system.cpu.icache.demand_hits::cpu.inst 24941041 # number of demand (read+write) hits
< system.cpu.icache.demand_hits::total 24941041 # number of demand (read+write) hits
< system.cpu.icache.overall_hits::cpu.inst 24941041 # number of overall hits
< system.cpu.icache.overall_hits::total 24941041 # number of overall hits
< system.cpu.icache.ReadReq_misses::cpu.inst 44908 # number of ReadReq misses
< system.cpu.icache.ReadReq_misses::total 44908 # number of ReadReq misses
< system.cpu.icache.demand_misses::cpu.inst 44908 # number of demand (read+write) misses
< system.cpu.icache.demand_misses::total 44908 # number of demand (read+write) misses
< system.cpu.icache.overall_misses::cpu.inst 44908 # number of overall misses
< system.cpu.icache.overall_misses::total 44908 # number of overall misses
< system.cpu.icache.ReadReq_miss_latency::cpu.inst 926324500 # number of ReadReq miss cycles
< system.cpu.icache.ReadReq_miss_latency::total 926324500 # number of ReadReq miss cycles
< system.cpu.icache.demand_miss_latency::cpu.inst 926324500 # number of demand (read+write) miss cycles
< system.cpu.icache.demand_miss_latency::total 926324500 # number of demand (read+write) miss cycles
< system.cpu.icache.overall_miss_latency::cpu.inst 926324500 # number of overall miss cycles
< system.cpu.icache.overall_miss_latency::total 926324500 # number of overall miss cycles
< system.cpu.icache.ReadReq_accesses::cpu.inst 24985949 # number of ReadReq accesses(hits+misses)
< system.cpu.icache.ReadReq_accesses::total 24985949 # number of ReadReq accesses(hits+misses)
< system.cpu.icache.demand_accesses::cpu.inst 24985949 # number of demand (read+write) accesses
< system.cpu.icache.demand_accesses::total 24985949 # number of demand (read+write) accesses
< system.cpu.icache.overall_accesses::cpu.inst 24985949 # number of overall (read+write) accesses
< system.cpu.icache.overall_accesses::total 24985949 # number of overall (read+write) accesses
---
> system.cpu.icache.tags.tag_accesses 50016894 # Number of tag accesses
> system.cpu.icache.tags.data_accesses 50016894 # Number of data accesses
> system.cpu.icache.ReadReq_hits::cpu.inst 24941084 # number of ReadReq hits
> system.cpu.icache.ReadReq_hits::total 24941084 # number of ReadReq hits
> system.cpu.icache.demand_hits::cpu.inst 24941084 # number of demand (read+write) hits
> system.cpu.icache.demand_hits::total 24941084 # number of demand (read+write) hits
> system.cpu.icache.overall_hits::cpu.inst 24941084 # number of overall hits
> system.cpu.icache.overall_hits::total 24941084 # number of overall hits
> system.cpu.icache.ReadReq_misses::cpu.inst 44909 # number of ReadReq misses
> system.cpu.icache.ReadReq_misses::total 44909 # number of ReadReq misses
> system.cpu.icache.demand_misses::cpu.inst 44909 # number of demand (read+write) misses
> system.cpu.icache.demand_misses::total 44909 # number of demand (read+write) misses
> system.cpu.icache.overall_misses::cpu.inst 44909 # number of overall misses
> system.cpu.icache.overall_misses::total 44909 # number of overall misses
> system.cpu.icache.ReadReq_miss_latency::cpu.inst 929470000 # number of ReadReq miss cycles
> system.cpu.icache.ReadReq_miss_latency::total 929470000 # number of ReadReq miss cycles
> system.cpu.icache.demand_miss_latency::cpu.inst 929470000 # number of demand (read+write) miss cycles
> system.cpu.icache.demand_miss_latency::total 929470000 # number of demand (read+write) miss cycles
> system.cpu.icache.overall_miss_latency::cpu.inst 929470000 # number of overall miss cycles
> system.cpu.icache.overall_miss_latency::total 929470000 # number of overall miss cycles
> system.cpu.icache.ReadReq_accesses::cpu.inst 24985993 # number of ReadReq accesses(hits+misses)
> system.cpu.icache.ReadReq_accesses::total 24985993 # number of ReadReq accesses(hits+misses)
> system.cpu.icache.demand_accesses::cpu.inst 24985993 # number of demand (read+write) accesses
> system.cpu.icache.demand_accesses::total 24985993 # number of demand (read+write) accesses
> system.cpu.icache.overall_accesses::cpu.inst 24985993 # number of overall (read+write) accesses
> system.cpu.icache.overall_accesses::total 24985993 # number of overall (read+write) accesses
604,609c604,609
< system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 20627.159971 # average ReadReq miss latency
< system.cpu.icache.ReadReq_avg_miss_latency::total 20627.159971 # average ReadReq miss latency
< system.cpu.icache.demand_avg_miss_latency::cpu.inst 20627.159971 # average overall miss latency
< system.cpu.icache.demand_avg_miss_latency::total 20627.159971 # average overall miss latency
< system.cpu.icache.overall_avg_miss_latency::cpu.inst 20627.159971 # average overall miss latency
< system.cpu.icache.overall_avg_miss_latency::total 20627.159971 # average overall miss latency
---
> system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 20696.742301 # average ReadReq miss latency
> system.cpu.icache.ReadReq_avg_miss_latency::total 20696.742301 # average ReadReq miss latency
> system.cpu.icache.demand_avg_miss_latency::cpu.inst 20696.742301 # average overall miss latency
> system.cpu.icache.demand_avg_miss_latency::total 20696.742301 # average overall miss latency
> system.cpu.icache.overall_avg_miss_latency::cpu.inst 20696.742301 # average overall miss latency
> system.cpu.icache.overall_avg_miss_latency::total 20696.742301 # average overall miss latency
618,629c618,629
< system.cpu.icache.ReadReq_mshr_misses::cpu.inst 44908 # number of ReadReq MSHR misses
< system.cpu.icache.ReadReq_mshr_misses::total 44908 # number of ReadReq MSHR misses
< system.cpu.icache.demand_mshr_misses::cpu.inst 44908 # number of demand (read+write) MSHR misses
< system.cpu.icache.demand_mshr_misses::total 44908 # number of demand (read+write) MSHR misses
< system.cpu.icache.overall_mshr_misses::cpu.inst 44908 # number of overall MSHR misses
< system.cpu.icache.overall_mshr_misses::total 44908 # number of overall MSHR misses
< system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 881417500 # number of ReadReq MSHR miss cycles
< system.cpu.icache.ReadReq_mshr_miss_latency::total 881417500 # number of ReadReq MSHR miss cycles
< system.cpu.icache.demand_mshr_miss_latency::cpu.inst 881417500 # number of demand (read+write) MSHR miss cycles
< system.cpu.icache.demand_mshr_miss_latency::total 881417500 # number of demand (read+write) MSHR miss cycles
< system.cpu.icache.overall_mshr_miss_latency::cpu.inst 881417500 # number of overall MSHR miss cycles
< system.cpu.icache.overall_mshr_miss_latency::total 881417500 # number of overall MSHR miss cycles
---
> system.cpu.icache.ReadReq_mshr_misses::cpu.inst 44909 # number of ReadReq MSHR misses
> system.cpu.icache.ReadReq_mshr_misses::total 44909 # number of ReadReq MSHR misses
> system.cpu.icache.demand_mshr_misses::cpu.inst 44909 # number of demand (read+write) MSHR misses
> system.cpu.icache.demand_mshr_misses::total 44909 # number of demand (read+write) MSHR misses
> system.cpu.icache.overall_mshr_misses::cpu.inst 44909 # number of overall MSHR misses
> system.cpu.icache.overall_mshr_misses::total 44909 # number of overall MSHR misses
> system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 884562000 # number of ReadReq MSHR miss cycles
> system.cpu.icache.ReadReq_mshr_miss_latency::total 884562000 # number of ReadReq MSHR miss cycles
> system.cpu.icache.demand_mshr_miss_latency::cpu.inst 884562000 # number of demand (read+write) MSHR miss cycles
> system.cpu.icache.demand_mshr_miss_latency::total 884562000 # number of demand (read+write) MSHR miss cycles
> system.cpu.icache.overall_mshr_miss_latency::cpu.inst 884562000 # number of overall MSHR miss cycles
> system.cpu.icache.overall_mshr_miss_latency::total 884562000 # number of overall MSHR miss cycles
636,641c636,641
< system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 19627.182239 # average ReadReq mshr miss latency
< system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19627.182239 # average ReadReq mshr miss latency
< system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 19627.182239 # average overall mshr miss latency
< system.cpu.icache.demand_avg_mshr_miss_latency::total 19627.182239 # average overall mshr miss latency
< system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 19627.182239 # average overall mshr miss latency
< system.cpu.icache.overall_avg_mshr_miss_latency::total 19627.182239 # average overall mshr miss latency
---
> system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 19696.764568 # average ReadReq mshr miss latency
> system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19696.764568 # average ReadReq mshr miss latency
> system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 19696.764568 # average overall mshr miss latency
> system.cpu.icache.demand_avg_mshr_miss_latency::total 19696.764568 # average overall mshr miss latency
> system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 19696.764568 # average overall mshr miss latency
> system.cpu.icache.overall_avg_mshr_miss_latency::total 19696.764568 # average overall mshr miss latency
644,645c644,645
< system.cpu.l2cache.tags.tagsinuse 29860.809495 # Cycle average of tags in use
< system.cpu.l2cache.tags.total_refs 161643 # Total number of references to valid blocks.
---
> system.cpu.l2cache.tags.tagsinuse 29860.905704 # Cycle average of tags in use
> system.cpu.l2cache.tags.total_refs 161645 # Total number of references to valid blocks.
647c647
< system.cpu.l2cache.tags.avg_refs 1.275069 # Average number of references to valid blocks.
---
> system.cpu.l2cache.tags.avg_refs 1.275084 # Average number of references to valid blocks.
649,655c649,655
< system.cpu.l2cache.tags.occ_blocks::writebacks 26579.265460 # Average occupied blocks per requestor
< system.cpu.l2cache.tags.occ_blocks::cpu.inst 1620.835593 # Average occupied blocks per requestor
< system.cpu.l2cache.tags.occ_blocks::cpu.data 1660.708442 # Average occupied blocks per requestor
< system.cpu.l2cache.tags.occ_percent::writebacks 0.811135 # Average percentage of cache occupancy
< system.cpu.l2cache.tags.occ_percent::cpu.inst 0.049464 # Average percentage of cache occupancy
< system.cpu.l2cache.tags.occ_percent::cpu.data 0.050681 # Average percentage of cache occupancy
< system.cpu.l2cache.tags.occ_percent::total 0.911280 # Average percentage of cache occupancy
---
> system.cpu.l2cache.tags.occ_blocks::writebacks 26579.253739 # Average occupied blocks per requestor
> system.cpu.l2cache.tags.occ_blocks::cpu.inst 1620.855600 # Average occupied blocks per requestor
> system.cpu.l2cache.tags.occ_blocks::cpu.data 1660.796365 # Average occupied blocks per requestor
> system.cpu.l2cache.tags.occ_percent::writebacks 0.811134 # Average percentage of cache occupancy
> system.cpu.l2cache.tags.occ_percent::cpu.inst 0.049465 # Average percentage of cache occupancy
> system.cpu.l2cache.tags.occ_percent::cpu.data 0.050683 # Average percentage of cache occupancy
> system.cpu.l2cache.tags.occ_percent::total 0.911283 # Average percentage of cache occupancy
657,660c657,660
< system.cpu.l2cache.tags.age_task_id_blocks_1024::0 124 # Occupied blocks per task id
< system.cpu.l2cache.tags.age_task_id_blocks_1024::1 1806 # Occupied blocks per task id
< system.cpu.l2cache.tags.age_task_id_blocks_1024::2 12714 # Occupied blocks per task id
< system.cpu.l2cache.tags.age_task_id_blocks_1024::3 15870 # Occupied blocks per task id
---
> system.cpu.l2cache.tags.age_task_id_blocks_1024::0 121 # Occupied blocks per task id
> system.cpu.l2cache.tags.age_task_id_blocks_1024::1 1809 # Occupied blocks per task id
> system.cpu.l2cache.tags.age_task_id_blocks_1024::2 12704 # Occupied blocks per task id
> system.cpu.l2cache.tags.age_task_id_blocks_1024::3 15880 # Occupied blocks per task id
663,664c663,664
< system.cpu.l2cache.tags.tag_accesses 3409200 # Number of tag accesses
< system.cpu.l2cache.tags.data_accesses 3409200 # Number of data accesses
---
> system.cpu.l2cache.tags.tag_accesses 3409216 # Number of tag accesses
> system.cpu.l2cache.tags.data_accesses 3409216 # Number of data accesses
669,670c669,670
< system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 39917 # number of ReadCleanReq hits
< system.cpu.l2cache.ReadCleanReq_hits::total 39917 # number of ReadCleanReq hits
---
> system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 39918 # number of ReadCleanReq hits
> system.cpu.l2cache.ReadCleanReq_hits::total 39918 # number of ReadCleanReq hits
673c673
< system.cpu.l2cache.demand_hits::cpu.inst 39917 # number of demand (read+write) hits
---
> system.cpu.l2cache.demand_hits::cpu.inst 39918 # number of demand (read+write) hits
675,676c675,676
< system.cpu.l2cache.demand_hits::total 76572 # number of demand (read+write) hits
< system.cpu.l2cache.overall_hits::cpu.inst 39917 # number of overall hits
---
> system.cpu.l2cache.demand_hits::total 76573 # number of demand (read+write) hits
> system.cpu.l2cache.overall_hits::cpu.inst 39918 # number of overall hits
678c678
< system.cpu.l2cache.overall_hits::total 76572 # number of overall hits
---
> system.cpu.l2cache.overall_hits::total 76573 # number of overall hits
691,702c691,702
< system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 8274960000 # number of ReadExReq miss cycles
< system.cpu.l2cache.ReadExReq_miss_latency::total 8274960000 # number of ReadExReq miss cycles
< system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 394876000 # number of ReadCleanReq miss cycles
< system.cpu.l2cache.ReadCleanReq_miss_latency::total 394876000 # number of ReadCleanReq miss cycles
< system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 1878573500 # number of ReadSharedReq miss cycles
< system.cpu.l2cache.ReadSharedReq_miss_latency::total 1878573500 # number of ReadSharedReq miss cycles
< system.cpu.l2cache.demand_miss_latency::cpu.inst 394876000 # number of demand (read+write) miss cycles
< system.cpu.l2cache.demand_miss_latency::cpu.data 10153533500 # number of demand (read+write) miss cycles
< system.cpu.l2cache.demand_miss_latency::total 10548409500 # number of demand (read+write) miss cycles
< system.cpu.l2cache.overall_miss_latency::cpu.inst 394876000 # number of overall miss cycles
< system.cpu.l2cache.overall_miss_latency::cpu.data 10153533500 # number of overall miss cycles
< system.cpu.l2cache.overall_miss_latency::total 10548409500 # number of overall miss cycles
---
> system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 8273802000 # number of ReadExReq miss cycles
> system.cpu.l2cache.ReadExReq_miss_latency::total 8273802000 # number of ReadExReq miss cycles
> system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 394300500 # number of ReadCleanReq miss cycles
> system.cpu.l2cache.ReadCleanReq_miss_latency::total 394300500 # number of ReadCleanReq miss cycles
> system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 1875098000 # number of ReadSharedReq miss cycles
> system.cpu.l2cache.ReadSharedReq_miss_latency::total 1875098000 # number of ReadSharedReq miss cycles
> system.cpu.l2cache.demand_miss_latency::cpu.inst 394300500 # number of demand (read+write) miss cycles
> system.cpu.l2cache.demand_miss_latency::cpu.data 10148900000 # number of demand (read+write) miss cycles
> system.cpu.l2cache.demand_miss_latency::total 10543200500 # number of demand (read+write) miss cycles
> system.cpu.l2cache.overall_miss_latency::cpu.inst 394300500 # number of overall miss cycles
> system.cpu.l2cache.overall_miss_latency::cpu.data 10148900000 # number of overall miss cycles
> system.cpu.l2cache.overall_miss_latency::total 10543200500 # number of overall miss cycles
707,708c707,708
< system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 44908 # number of ReadCleanReq accesses(hits+misses)
< system.cpu.l2cache.ReadCleanReq_accesses::total 44908 # number of ReadCleanReq accesses(hits+misses)
---
> system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 44909 # number of ReadCleanReq accesses(hits+misses)
> system.cpu.l2cache.ReadCleanReq_accesses::total 44909 # number of ReadCleanReq accesses(hits+misses)
711c711
< system.cpu.l2cache.demand_accesses::cpu.inst 44908 # number of demand (read+write) accesses
---
> system.cpu.l2cache.demand_accesses::cpu.inst 44909 # number of demand (read+write) accesses
713,714c713,714
< system.cpu.l2cache.demand_accesses::total 205439 # number of demand (read+write) accesses
< system.cpu.l2cache.overall_accesses::cpu.inst 44908 # number of overall (read+write) accesses
---
> system.cpu.l2cache.demand_accesses::total 205440 # number of demand (read+write) accesses
> system.cpu.l2cache.overall_accesses::cpu.inst 44909 # number of overall (read+write) accesses
716c716
< system.cpu.l2cache.overall_accesses::total 205439 # number of overall (read+write) accesses
---
> system.cpu.l2cache.overall_accesses::total 205440 # number of overall (read+write) accesses
719,720c719,720
< system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.111138 # miss rate for ReadCleanReq accesses
< system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.111138 # miss rate for ReadCleanReq accesses
---
> system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.111136 # miss rate for ReadCleanReq accesses
> system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.111136 # miss rate for ReadCleanReq accesses
723c723
< system.cpu.l2cache.demand_miss_rate::cpu.inst 0.111138 # miss rate for demand accesses
---
> system.cpu.l2cache.demand_miss_rate::cpu.inst 0.111136 # miss rate for demand accesses
725,726c725,726
< system.cpu.l2cache.demand_miss_rate::total 0.627276 # miss rate for demand accesses
< system.cpu.l2cache.overall_miss_rate::cpu.inst 0.111138 # miss rate for overall accesses
---
> system.cpu.l2cache.demand_miss_rate::total 0.627273 # miss rate for demand accesses
> system.cpu.l2cache.overall_miss_rate::cpu.inst 0.111136 # miss rate for overall accesses
728,740c728,740
< system.cpu.l2cache.overall_miss_rate::total 0.627276 # miss rate for overall accesses
< system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 80908.130940 # average ReadExReq miss latency
< system.cpu.l2cache.ReadExReq_avg_miss_latency::total 80908.130940 # average ReadExReq miss latency
< system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 79117.611701 # average ReadCleanReq miss latency
< system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 79117.611701 # average ReadCleanReq miss latency
< system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 86970.995370 # average ReadSharedReq miss latency
< system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 86970.995370 # average ReadSharedReq miss latency
< system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 79117.611701 # average overall miss latency
< system.cpu.l2cache.demand_avg_miss_latency::cpu.data 81965.299977 # average overall miss latency
< system.cpu.l2cache.demand_avg_miss_latency::total 81855.009428 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 79117.611701 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::cpu.data 81965.299977 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::total 81855.009428 # average overall miss latency
---
> system.cpu.l2cache.overall_miss_rate::total 0.627273 # miss rate for overall accesses
> system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 80896.808635 # average ReadExReq miss latency
> system.cpu.l2cache.ReadExReq_avg_miss_latency::total 80896.808635 # average ReadExReq miss latency
> system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 79002.304147 # average ReadCleanReq miss latency
> system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 79002.304147 # average ReadCleanReq miss latency
> system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 86810.092593 # average ReadSharedReq miss latency
> system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 86810.092593 # average ReadSharedReq miss latency
> system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 79002.304147 # average overall miss latency
> system.cpu.l2cache.demand_avg_miss_latency::cpu.data 81927.895638 # average overall miss latency
> system.cpu.l2cache.demand_avg_miss_latency::total 81814.587908 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 79002.304147 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::cpu.data 81927.895638 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::total 81814.587908 # average overall miss latency
775,786c775,786
< system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 7252200000 # number of ReadExReq MSHR miss cycles
< system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 7252200000 # number of ReadExReq MSHR miss cycles
< system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 344388000 # number of ReadCleanReq MSHR miss cycles
< system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 344388000 # number of ReadCleanReq MSHR miss cycles
< system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 1658643500 # number of ReadSharedReq MSHR miss cycles
< system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 1658643500 # number of ReadSharedReq MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 344388000 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8910843500 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::total 9255231500 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 344388000 # number of overall MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8910843500 # number of overall MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::total 9255231500 # number of overall MSHR miss cycles
---
> system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 7251042000 # number of ReadExReq MSHR miss cycles
> system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 7251042000 # number of ReadExReq MSHR miss cycles
> system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 343845500 # number of ReadCleanReq MSHR miss cycles
> system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 343845500 # number of ReadCleanReq MSHR miss cycles
> system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 1655136500 # number of ReadSharedReq MSHR miss cycles
> system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 1655136500 # number of ReadSharedReq MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 343845500 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8906178500 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::total 9250024000 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 343845500 # number of overall MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8906178500 # number of overall MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::total 9250024000 # number of overall MSHR miss cycles
791,792c791,792
< system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.110916 # mshr miss rate for ReadCleanReq accesses
< system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.110916 # mshr miss rate for ReadCleanReq accesses
---
> system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.110913 # mshr miss rate for ReadCleanReq accesses
> system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.110913 # mshr miss rate for ReadCleanReq accesses
795c795
< system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.110916 # mshr miss rate for demand accesses
---
> system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.110913 # mshr miss rate for demand accesses
797,798c797,798
< system.cpu.l2cache.demand_mshr_miss_rate::total 0.626911 # mshr miss rate for demand accesses
< system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.110916 # mshr miss rate for overall accesses
---
> system.cpu.l2cache.demand_mshr_miss_rate::total 0.626908 # mshr miss rate for demand accesses
> system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.110913 # mshr miss rate for overall accesses
800,812c800,812
< system.cpu.l2cache.overall_mshr_miss_rate::total 0.626911 # mshr miss rate for overall accesses
< system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 70908.130940 # average ReadExReq mshr miss latency
< system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 70908.130940 # average ReadExReq mshr miss latency
< system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 69140.333266 # average ReadCleanReq mshr miss latency
< system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 69140.333266 # average ReadCleanReq mshr miss latency
< system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 77020.826561 # average ReadSharedReq mshr miss latency
< system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 77020.826561 # average ReadSharedReq mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 69140.333266 # average overall mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 71971.339380 # average overall mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::total 71861.850891 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 69140.333266 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 71971.339380 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::total 71861.850891 # average overall mshr miss latency
---
> system.cpu.l2cache.overall_mshr_miss_rate::total 0.626908 # mshr miss rate for overall accesses
> system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 70896.808635 # average ReadExReq mshr miss latency
> system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 70896.808635 # average ReadExReq mshr miss latency
> system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 69031.419394 # average ReadCleanReq mshr miss latency
> system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 69031.419394 # average ReadCleanReq mshr miss latency
> system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 76857.975389 # average ReadSharedReq mshr miss latency
> system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 76857.975389 # average ReadSharedReq mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 69031.419394 # average overall mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 71933.660983 # average overall mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::total 71821.417479 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 69031.419394 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 71933.660983 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::total 71821.417479 # average overall mshr miss latency
814c814,820
< system.cpu.toL2Bus.trans_dist::ReadResp 98410 # Transaction distribution
---
> system.cpu.toL2Bus.snoop_filter.tot_requests 404741 # Total number of requests made to the snoop filter.
> system.cpu.toL2Bus.snoop_filter.hit_single_requests 199337 # Number of requests hitting in the snoop filter with a single holder of the requested data.
> system.cpu.toL2Bus.snoop_filter.hit_multi_requests 7814 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
> system.cpu.toL2Bus.snoop_filter.tot_snoops 3360 # Total number of snoops made to the snoop filter.
> system.cpu.toL2Bus.snoop_filter.hit_single_snoops 3331 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
> system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 29 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
> system.cpu.toL2Bus.trans_dist::ReadResp 98411 # Transaction distribution
816c822
< system.cpu.toL2Bus.trans_dist::CleanEvict 72583 # Transaction distribution
---
> system.cpu.toL2Bus.trans_dist::CleanEvict 72584 # Transaction distribution
819c825
< system.cpu.toL2Bus.trans_dist::ReadCleanReq 44908 # Transaction distribution
---
> system.cpu.toL2Bus.trans_dist::ReadCleanReq 44909 # Transaction distribution
821c827
< system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 129101 # Packet count per connected master and slave (bytes)
---
> system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 129104 # Packet count per connected master and slave (bytes)
823,824c829,830
< system.cpu.toL2Bus.pkt_count::total 602363 # Packet count per connected master and slave (bytes)
< system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2874048 # Cumulative packet size per connected master and slave (bytes)
---
> system.cpu.toL2Bus.pkt_count::total 602366 # Packet count per connected master and slave (bytes)
> system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2874112 # Cumulative packet size per connected master and slave (bytes)
826c832
< system.cpu.toL2Bus.pkt_size::total 21365632 # Cumulative packet size per connected master and slave (bytes)
---
> system.cpu.toL2Bus.pkt_size::total 21365696 # Cumulative packet size per connected master and slave (bytes)
828,830c834,836
< system.cpu.toL2Bus.snoop_fanout::samples 500393 # Request fanout histogram
< system.cpu.toL2Bus.snoop_fanout::mean 1.191158 # Request fanout histogram
< system.cpu.toL2Bus.snoop_fanout::stdev 0.393213 # Request fanout histogram
---
> system.cpu.toL2Bus.snoop_fanout::samples 500395 # Request fanout histogram
> system.cpu.toL2Bus.snoop_fanout::mean 0.038076 # Request fanout histogram
> system.cpu.toL2Bus.snoop_fanout::stdev 0.191682 # Request fanout histogram
832,834c838,840
< system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
< system.cpu.toL2Bus.snoop_fanout::1 404739 80.88% 80.88% # Request fanout histogram
< system.cpu.toL2Bus.snoop_fanout::2 95654 19.12% 100.00% # Request fanout histogram
---
> system.cpu.toL2Bus.snoop_fanout::0 481371 96.20% 96.20% # Request fanout histogram
> system.cpu.toL2Bus.snoop_fanout::1 18995 3.80% 99.99% # Request fanout histogram
> system.cpu.toL2Bus.snoop_fanout::2 29 0.01% 100.00% # Request fanout histogram
836c842
< system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram
---
> system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram
838,839c844,845
< system.cpu.toL2Bus.snoop_fanout::total 500393 # Request fanout histogram
< system.cpu.toL2Bus.reqLayer0.occupancy 330769500 # Layer occupancy (ticks)
---
> system.cpu.toL2Bus.snoop_fanout::total 500395 # Request fanout histogram
> system.cpu.toL2Bus.reqLayer0.occupancy 330770500 # Layer occupancy (ticks)
841c847
< system.cpu.toL2Bus.respLayer0.occupancy 67366488 # Layer occupancy (ticks)
---
> system.cpu.toL2Bus.respLayer0.occupancy 67369485 # Layer occupancy (ticks)
843c849
< system.cpu.toL2Bus.respLayer1.occupancy 240828935 # Layer occupancy (ticks)
---
> system.cpu.toL2Bus.respLayer1.occupancy 240829933 # Layer occupancy (ticks)
866c872
< system.membus.reqLayer0.occupancy 591536000 # Layer occupancy (ticks)
---
> system.membus.reqLayer0.occupancy 591531500 # Layer occupancy (ticks)
868c874
< system.membus.respLayer1.occupancy 679701000 # Layer occupancy (ticks)
---
> system.membus.respLayer1.occupancy 679686000 # Layer occupancy (ticks)