config.ini (10036:80e84beef3bb) config.ini (10038:7eccd14e2610)
1[root]
2type=Root
3children=system
4eventq_index=0
5full_system=false
6sim_quantum=0
7time_sync_enable=false
8time_sync_period=100000000000

--- 4 unchanged lines hidden (view full) ---

13children=clk_domain cpu cpu_clk_domain membus physmem voltage_domain
14boot_osflags=a
15cache_line_size=64
16clk_domain=system.clk_domain
17eventq_index=0
18init_param=0
19kernel=
20load_addr_mask=1099511627775
1[root]
2type=Root
3children=system
4eventq_index=0
5full_system=false
6sim_quantum=0
7time_sync_enable=false
8time_sync_period=100000000000

--- 4 unchanged lines hidden (view full) ---

13children=clk_domain cpu cpu_clk_domain membus physmem voltage_domain
14boot_osflags=a
15cache_line_size=64
16clk_domain=system.clk_domain
17eventq_index=0
18init_param=0
19kernel=
20load_addr_mask=1099511627775
21load_offset=0
21mem_mode=timing
22mem_ranges=
23memories=system.physmem
24num_work_ids=16
25readfile=
26symbolfile=
27work_begin_ckpt_count=0
28work_begin_cpu_id_exit=-1

--- 7 unchanged lines hidden (view full) ---

36[system.clk_domain]
37type=SrcClockDomain
38clock=1000
39eventq_index=0
40voltage_domain=system.voltage_domain
41
42[system.cpu]
43type=TimingSimpleCPU
22mem_mode=timing
23mem_ranges=
24memories=system.physmem
25num_work_ids=16
26readfile=
27symbolfile=
28work_begin_ckpt_count=0
29work_begin_cpu_id_exit=-1

--- 7 unchanged lines hidden (view full) ---

37[system.clk_domain]
38type=SrcClockDomain
39clock=1000
40eventq_index=0
41voltage_domain=system.voltage_domain
42
43[system.cpu]
44type=TimingSimpleCPU
44children=dcache dtb icache interrupts isa itb l2cache toL2Bus tracer workload
45children=dcache dstage2_mmu dtb icache interrupts isa istage2_mmu itb l2cache toL2Bus tracer workload
45checker=Null
46clk_domain=system.cpu_clk_domain
47cpu_id=0
48do_checkpoint_insts=true
49do_quiesce=true
50do_statistics_insts=true
46checker=Null
47clk_domain=system.cpu_clk_domain
48cpu_id=0
49do_checkpoint_insts=true
50do_quiesce=true
51do_statistics_insts=true
52dstage2_mmu=system.cpu.dstage2_mmu
51dtb=system.cpu.dtb
52eventq_index=0
53function_trace=false
54function_trace_start=0
55interrupts=system.cpu.interrupts
56isa=system.cpu.isa
53dtb=system.cpu.dtb
54eventq_index=0
55function_trace=false
56function_trace_start=0
57interrupts=system.cpu.interrupts
58isa=system.cpu.isa
59istage2_mmu=system.cpu.istage2_mmu
57itb=system.cpu.itb
58max_insts_all_threads=0
59max_insts_any_thread=0
60max_loads_all_threads=0
61max_loads_any_thread=0
62numThreads=1
63profile=0
64progress_interval=0

--- 35 unchanged lines hidden (view full) ---

100assoc=2
101block_size=64
102clk_domain=system.cpu_clk_domain
103eventq_index=0
104hit_latency=2
105sequential_access=false
106size=262144
107
60itb=system.cpu.itb
61max_insts_all_threads=0
62max_insts_any_thread=0
63max_loads_all_threads=0
64max_loads_any_thread=0
65numThreads=1
66profile=0
67progress_interval=0

--- 35 unchanged lines hidden (view full) ---

103assoc=2
104block_size=64
105clk_domain=system.cpu_clk_domain
106eventq_index=0
107hit_latency=2
108sequential_access=false
109size=262144
110
111[system.cpu.dstage2_mmu]
112type=ArmStage2MMU
113children=stage2_tlb
114eventq_index=0
115stage2_tlb=system.cpu.dstage2_mmu.stage2_tlb
116tlb=system.cpu.dtb
117
118[system.cpu.dstage2_mmu.stage2_tlb]
119type=ArmTLB
120children=walker
121eventq_index=0
122is_stage2=true
123size=32
124walker=system.cpu.dstage2_mmu.stage2_tlb.walker
125
126[system.cpu.dstage2_mmu.stage2_tlb.walker]
127type=ArmTableWalker
128clk_domain=system.cpu_clk_domain
129eventq_index=0
130is_stage2=true
131num_squash_per_cycle=2
132sys=system
133port=system.cpu.toL2Bus.slave[5]
134
108[system.cpu.dtb]
109type=ArmTLB
110children=walker
111eventq_index=0
135[system.cpu.dtb]
136type=ArmTLB
137children=walker
138eventq_index=0
139is_stage2=false
112size=64
113walker=system.cpu.dtb.walker
114
115[system.cpu.dtb.walker]
116type=ArmTableWalker
117clk_domain=system.cpu_clk_domain
118eventq_index=0
140size=64
141walker=system.cpu.dtb.walker
142
143[system.cpu.dtb.walker]
144type=ArmTableWalker
145clk_domain=system.cpu_clk_domain
146eventq_index=0
147is_stage2=false
119num_squash_per_cycle=2
120sys=system
121port=system.cpu.toL2Bus.slave[3]
122
123[system.cpu.icache]
124type=BaseCache
125children=tags
126addr_ranges=0:18446744073709551615

--- 31 unchanged lines hidden (view full) ---

158[system.cpu.interrupts]
159type=ArmInterrupts
160eventq_index=0
161
162[system.cpu.isa]
163type=ArmISA
164eventq_index=0
165fpsid=1090793632
148num_squash_per_cycle=2
149sys=system
150port=system.cpu.toL2Bus.slave[3]
151
152[system.cpu.icache]
153type=BaseCache
154children=tags
155addr_ranges=0:18446744073709551615

--- 31 unchanged lines hidden (view full) ---

187[system.cpu.interrupts]
188type=ArmInterrupts
189eventq_index=0
190
191[system.cpu.isa]
192type=ArmISA
193eventq_index=0
194fpsid=1090793632
195id_aa64afr0_el1=0
196id_aa64afr1_el1=0
197id_aa64dfr0_el1=1052678
198id_aa64dfr1_el1=0
199id_aa64isar0_el1=0
200id_aa64isar1_el1=0
201id_aa64mmfr0_el1=15728642
202id_aa64mmfr1_el1=0
203id_aa64pfr0_el1=17
204id_aa64pfr1_el1=0
166id_isar0=34607377
167id_isar1=34677009
168id_isar2=555950401
169id_isar3=17899825
170id_isar4=268501314
171id_isar5=0
205id_isar0=34607377
206id_isar1=34677009
207id_isar2=555950401
208id_isar3=17899825
209id_isar4=268501314
210id_isar5=0
172id_mmfr0=3
211id_mmfr0=270536963
173id_mmfr1=0
174id_mmfr2=19070976
212id_mmfr1=0
213id_mmfr2=19070976
175id_mmfr3=4027589137
214id_mmfr3=34611729
176id_pfr0=49
215id_pfr0=49
177id_pfr1=1
178midr=890224640
216id_pfr1=4113
217midr=1091551472
218system=system
179
219
220[system.cpu.istage2_mmu]
221type=ArmStage2MMU
222children=stage2_tlb
223eventq_index=0
224stage2_tlb=system.cpu.istage2_mmu.stage2_tlb
225tlb=system.cpu.itb
226
227[system.cpu.istage2_mmu.stage2_tlb]
228type=ArmTLB
229children=walker
230eventq_index=0
231is_stage2=true
232size=32
233walker=system.cpu.istage2_mmu.stage2_tlb.walker
234
235[system.cpu.istage2_mmu.stage2_tlb.walker]
236type=ArmTableWalker
237clk_domain=system.cpu_clk_domain
238eventq_index=0
239is_stage2=true
240num_squash_per_cycle=2
241sys=system
242port=system.cpu.toL2Bus.slave[4]
243
180[system.cpu.itb]
181type=ArmTLB
182children=walker
183eventq_index=0
244[system.cpu.itb]
245type=ArmTLB
246children=walker
247eventq_index=0
248is_stage2=false
184size=64
185walker=system.cpu.itb.walker
186
187[system.cpu.itb.walker]
188type=ArmTableWalker
189clk_domain=system.cpu_clk_domain
190eventq_index=0
249size=64
250walker=system.cpu.itb.walker
251
252[system.cpu.itb.walker]
253type=ArmTableWalker
254clk_domain=system.cpu_clk_domain
255eventq_index=0
256is_stage2=false
191num_squash_per_cycle=2
192sys=system
193port=system.cpu.toL2Bus.slave[2]
194
195[system.cpu.l2cache]
196type=BaseCache
197children=tags
198addr_ranges=0:18446744073709551615

--- 32 unchanged lines hidden (view full) ---

231type=CoherentBus
232clk_domain=system.cpu_clk_domain
233eventq_index=0
234header_cycles=1
235system=system
236use_default_range=false
237width=32
238master=system.cpu.l2cache.cpu_side
257num_squash_per_cycle=2
258sys=system
259port=system.cpu.toL2Bus.slave[2]
260
261[system.cpu.l2cache]
262type=BaseCache
263children=tags
264addr_ranges=0:18446744073709551615

--- 32 unchanged lines hidden (view full) ---

297type=CoherentBus
298clk_domain=system.cpu_clk_domain
299eventq_index=0
300header_cycles=1
301system=system
302use_default_range=false
303width=32
304master=system.cpu.l2cache.cpu_side
239slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port
305slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port system.cpu.istage2_mmu.stage2_tlb.walker.port system.cpu.dstage2_mmu.stage2_tlb.walker.port
240
241[system.cpu.tracer]
242type=ExeTracer
243eventq_index=0
244
245[system.cpu.workload]
246type=LiveProcess
247cmd=perlbmk -I. -I lib lgred.makerand.pl

--- 52 unchanged lines hidden ---
306
307[system.cpu.tracer]
308type=ExeTracer
309eventq_index=0
310
311[system.cpu.workload]
312type=LiveProcess
313cmd=perlbmk -I. -I lib lgred.makerand.pl

--- 52 unchanged lines hidden ---