3,5c3,5
< sim_seconds 0.735495 # Number of seconds simulated
< sim_ticks 735495062500 # Number of ticks simulated
< final_tick 735495062500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
---
> sim_seconds 0.734755 # Number of seconds simulated
> sim_ticks 734755023500 # Number of ticks simulated
> final_tick 734755023500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
7,18c7,18
< host_inst_rate 76677 # Simulator instruction rate (inst/s)
< host_op_rate 104424 # Simulator op (including micro ops) rate (op/s)
< host_tick_rate 40737062 # Simulator tick rate (ticks/s)
< host_mem_usage 237976 # Number of bytes of host memory used
< host_seconds 18054.69 # Real time elapsed on the host
< sim_insts 1384379503 # Number of instructions simulated
< sim_ops 1885334256 # Number of ops (including micro ops) simulated
< system.physmem.bytes_read::cpu.inst 213952 # Number of bytes read from this memory
< system.physmem.bytes_read::cpu.data 94625728 # Number of bytes read from this memory
< system.physmem.bytes_read::total 94839680 # Number of bytes read from this memory
< system.physmem.bytes_inst_read::cpu.inst 213952 # Number of instructions bytes read from this memory
< system.physmem.bytes_inst_read::total 213952 # Number of instructions bytes read from this memory
---
> host_inst_rate 119232 # Simulator instruction rate (inst/s)
> host_op_rate 162378 # Simulator op (including micro ops) rate (op/s)
> host_tick_rate 63282228 # Simulator tick rate (ticks/s)
> host_mem_usage 243808 # Number of bytes of host memory used
> host_seconds 11610.76 # Real time elapsed on the host
> sim_insts 1384372850 # Number of instructions simulated
> sim_ops 1885327602 # Number of ops (including micro ops) simulated
> system.physmem.bytes_read::cpu.inst 205760 # Number of bytes read from this memory
> system.physmem.bytes_read::cpu.data 94510912 # Number of bytes read from this memory
> system.physmem.bytes_read::total 94716672 # Number of bytes read from this memory
> system.physmem.bytes_inst_read::cpu.inst 205760 # Number of instructions bytes read from this memory
> system.physmem.bytes_inst_read::total 205760 # Number of instructions bytes read from this memory
21,23c21,23
< system.physmem.num_reads::cpu.inst 3343 # Number of read requests responded to by this memory
< system.physmem.num_reads::cpu.data 1478527 # Number of read requests responded to by this memory
< system.physmem.num_reads::total 1481870 # Number of read requests responded to by this memory
---
> system.physmem.num_reads::cpu.inst 3215 # Number of read requests responded to by this memory
> system.physmem.num_reads::cpu.data 1476733 # Number of read requests responded to by this memory
> system.physmem.num_reads::total 1479948 # Number of read requests responded to by this memory
26,36c26,36
< system.physmem.bw_read::cpu.inst 290895 # Total read bandwidth from this memory (bytes/s)
< system.physmem.bw_read::cpu.data 128655830 # Total read bandwidth from this memory (bytes/s)
< system.physmem.bw_read::total 128946726 # Total read bandwidth from this memory (bytes/s)
< system.physmem.bw_inst_read::cpu.inst 290895 # Instruction read bandwidth from this memory (bytes/s)
< system.physmem.bw_inst_read::total 290895 # Instruction read bandwidth from this memory (bytes/s)
< system.physmem.bw_write::writebacks 5751685 # Write bandwidth from this memory (bytes/s)
< system.physmem.bw_write::total 5751685 # Write bandwidth from this memory (bytes/s)
< system.physmem.bw_total::writebacks 5751685 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.bw_total::cpu.inst 290895 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.bw_total::cpu.data 128655830 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.bw_total::total 134698411 # Total bandwidth to/from this memory (bytes/s)
---
> system.physmem.bw_read::cpu.inst 280039 # Total read bandwidth from this memory (bytes/s)
> system.physmem.bw_read::cpu.data 128629147 # Total read bandwidth from this memory (bytes/s)
> system.physmem.bw_read::total 128909186 # Total read bandwidth from this memory (bytes/s)
> system.physmem.bw_inst_read::cpu.inst 280039 # Instruction read bandwidth from this memory (bytes/s)
> system.physmem.bw_inst_read::total 280039 # Instruction read bandwidth from this memory (bytes/s)
> system.physmem.bw_write::writebacks 5757478 # Write bandwidth from this memory (bytes/s)
> system.physmem.bw_write::total 5757478 # Write bandwidth from this memory (bytes/s)
> system.physmem.bw_total::writebacks 5757478 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.bw_total::cpu.inst 280039 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.bw_total::cpu.data 128629147 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.bw_total::total 134666664 # Total bandwidth to/from this memory (bytes/s)
80c80
< system.cpu.numCycles 1470990126 # number of cpu cycles simulated
---
> system.cpu.numCycles 1469510048 # number of cpu cycles simulated
83,87c83,87
< system.cpu.BPredUnit.lookups 524657246 # Number of BP lookups
< system.cpu.BPredUnit.condPredicted 401089358 # Number of conditional branches predicted
< system.cpu.BPredUnit.condIncorrect 35661760 # Number of conditional branches incorrect
< system.cpu.BPredUnit.BTBLookups 339540356 # Number of BTB lookups
< system.cpu.BPredUnit.BTBHits 278948773 # Number of BTB hits
---
> system.cpu.BPredUnit.lookups 526868038 # Number of BP lookups
> system.cpu.BPredUnit.condPredicted 401113446 # Number of conditional branches predicted
> system.cpu.BPredUnit.condIncorrect 36046358 # Number of conditional branches incorrect
> system.cpu.BPredUnit.BTBLookups 383398262 # Number of BTB lookups
> system.cpu.BPredUnit.BTBHits 286508671 # Number of BTB hits
89,104c89,104
< system.cpu.BPredUnit.usedRAS 59722038 # Number of times the RAS was used to get a target.
< system.cpu.BPredUnit.RASInCorrect 2842670 # Number of incorrect RAS predictions.
< system.cpu.fetch.icacheStallCycles 444619593 # Number of cycles fetch is stalled on an Icache miss
< system.cpu.fetch.Insts 2613573524 # Number of instructions fetch has processed
< system.cpu.fetch.Branches 524657246 # Number of branches that fetch encountered
< system.cpu.fetch.predictedBranches 338670811 # Number of branches that fetch has predicted taken
< system.cpu.fetch.Cycles 712273911 # Number of cycles fetch has run and was not squashing or blocked
< system.cpu.fetch.SquashCycles 223851331 # Number of cycles fetch has spent squashing
< system.cpu.fetch.BlockedCycles 98512911 # Number of cycles fetch has spent blocked
< system.cpu.fetch.MiscStallCycles 2271 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
< system.cpu.fetch.PendingTrapStallCycles 29657 # Number of stall cycles due to pending traps
< system.cpu.fetch.CacheLines 414743940 # Number of cache lines fetched
< system.cpu.fetch.IcacheSquashes 11577936 # Number of outstanding Icache misses that were squashed
< system.cpu.fetch.rateDist::samples 1438039773 # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::mean 2.556437 # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::stdev 3.167543 # Number of instructions fetched each cycle (Total)
---
> system.cpu.BPredUnit.usedRAS 60655682 # Number of times the RAS was used to get a target.
> system.cpu.BPredUnit.RASInCorrect 2811201 # Number of incorrect RAS predictions.
> system.cpu.fetch.icacheStallCycles 448614021 # Number of cycles fetch is stalled on an Icache miss
> system.cpu.fetch.Insts 2626557864 # Number of instructions fetch has processed
> system.cpu.fetch.Branches 526868038 # Number of branches that fetch encountered
> system.cpu.fetch.predictedBranches 347164353 # Number of branches that fetch has predicted taken
> system.cpu.fetch.Cycles 716084096 # Number of cycles fetch has run and was not squashing or blocked
> system.cpu.fetch.SquashCycles 226374824 # Number of cycles fetch has spent squashing
> system.cpu.fetch.BlockedCycles 100079168 # Number of cycles fetch has spent blocked
> system.cpu.fetch.MiscStallCycles 2230 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
> system.cpu.fetch.PendingTrapStallCycles 20420 # Number of stall cycles due to pending traps
> system.cpu.fetch.CacheLines 419610687 # Number of cache lines fetched
> system.cpu.fetch.IcacheSquashes 12785505 # Number of outstanding Icache misses that were squashed
> system.cpu.fetch.rateDist::samples 1449541071 # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::mean 2.542405 # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::stdev 3.156280 # Number of instructions fetched each cycle (Total)
106,114c106,114
< system.cpu.fetch.rateDist::0 725823899 50.47% 50.47% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::1 56807029 3.95% 54.42% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::2 112550044 7.83% 62.25% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::3 69779758 4.85% 67.10% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::4 84813159 5.90% 73.00% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::5 53785792 3.74% 76.74% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::6 34099274 2.37% 79.11% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::7 30811930 2.14% 81.25% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::8 269568888 18.75% 100.00% # Number of instructions fetched each cycle (Total)
---
> system.cpu.fetch.rateDist::0 733526710 50.60% 50.60% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::1 55834579 3.85% 54.46% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::2 113825896 7.85% 62.31% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::3 72745123 5.02% 67.33% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::4 84690661 5.84% 73.17% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::5 54721422 3.78% 76.94% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::6 33849353 2.34% 79.28% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::7 34645380 2.39% 81.67% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::8 265701947 18.33% 100.00% # Number of instructions fetched each cycle (Total)
118,163c118,163
< system.cpu.fetch.rateDist::total 1438039773 # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.branchRate 0.356669 # Number of branch fetches per cycle
< system.cpu.fetch.rate 1.776744 # Number of inst fetches per cycle
< system.cpu.decode.IdleCycles 492128614 # Number of cycles decode is idle
< system.cpu.decode.BlockedCycles 78582078 # Number of cycles decode is blocked
< system.cpu.decode.RunCycles 673411779 # Number of cycles decode is running
< system.cpu.decode.UnblockCycles 11338206 # Number of cycles decode is unblocking
< system.cpu.decode.SquashCycles 182579096 # Number of cycles decode is squashing
< system.cpu.decode.BranchResolved 79653725 # Number of times decode resolved a branch
< system.cpu.decode.BranchMispred 23825 # Number of times decode detected a branch misprediction
< system.cpu.decode.DecodedInsts 3539524175 # Number of instructions handled by decode
< system.cpu.decode.SquashedInsts 54394 # Number of squashed instructions handled by decode
< system.cpu.rename.SquashCycles 182579096 # Number of cycles rename is squashing
< system.cpu.rename.IdleCycles 529782652 # Number of cycles rename is idle
< system.cpu.rename.BlockCycles 30198632 # Number of cycles rename is blocking
< system.cpu.rename.serializeStallCycles 660985 # count of cycles rename stalled for serializing inst
< system.cpu.rename.RunCycles 645094382 # Number of cycles rename is running
< system.cpu.rename.UnblockCycles 49724026 # Number of cycles rename is unblocking
< system.cpu.rename.RenamedInsts 3431194053 # Number of instructions processed by rename
< system.cpu.rename.ROBFullEvents 133 # Number of times rename has blocked due to ROB full
< system.cpu.rename.IQFullEvents 4188042 # Number of times rename has blocked due to IQ full
< system.cpu.rename.LSQFullEvents 40587721 # Number of times rename has blocked due to LSQ full
< system.cpu.rename.FullRegisterEvents 1707 # Number of times there has been no free registers
< system.cpu.rename.RenamedOperands 3342681891 # Number of destination operands rename has renamed
< system.cpu.rename.RenameLookups 16249059655 # Number of register rename lookups that rename has made
< system.cpu.rename.int_rename_lookups 15604311677 # Number of integer rename lookups
< system.cpu.rename.fp_rename_lookups 644747978 # Number of floating rename lookups
< system.cpu.rename.CommittedMaps 1993154351 # Number of HB maps that are committed
< system.cpu.rename.UndoneMaps 1349527540 # Number of HB maps that are undone due to squashing
< system.cpu.rename.serializingInsts 64268 # count of serializing insts renamed
< system.cpu.rename.tempSerializingInsts 59597 # count of temporary serializing insts renamed
< system.cpu.rename.skidInsts 138053548 # count of insts added to the skid buffer
< system.cpu.memDep0.insertedLoads 1061160981 # Number of loads inserted to the mem dependence unit.
< system.cpu.memDep0.insertedStores 575711799 # Number of stores inserted to the mem dependence unit.
< system.cpu.memDep0.conflictingLoads 34121400 # Number of conflicting loads.
< system.cpu.memDep0.conflictingStores 39206197 # Number of conflicting stores.
< system.cpu.iq.iqInstsAdded 3192585936 # Number of instructions added to the IQ (excludes non-spec)
< system.cpu.iq.iqNonSpecInstsAdded 69047 # Number of non-speculative instructions added to the IQ
< system.cpu.iq.iqInstsIssued 2718019401 # Number of instructions issued
< system.cpu.iq.iqSquashedInstsIssued 27726721 # Number of squashed instructions issued
< system.cpu.iq.iqSquashedInstsExamined 1306902480 # Number of squashed instructions iterated over during squash; mainly for profiling
< system.cpu.iq.iqSquashedOperandsExamined 3048220381 # Number of squashed operands that are examined and possibly removed from graph
< system.cpu.iq.iqSquashedNonSpecRemoved 45882 # Number of squashed non-spec instructions that were removed
< system.cpu.iq.issued_per_cycle::samples 1438039773 # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::mean 1.890086 # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::stdev 1.916332 # Number of insts issued each cycle
---
> system.cpu.fetch.rateDist::total 1449541071 # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.branchRate 0.358533 # Number of branch fetches per cycle
> system.cpu.fetch.rate 1.787370 # Number of inst fetches per cycle
> system.cpu.decode.IdleCycles 497288026 # Number of cycles decode is idle
> system.cpu.decode.BlockedCycles 79567524 # Number of cycles decode is blocked
> system.cpu.decode.RunCycles 676485575 # Number of cycles decode is running
> system.cpu.decode.UnblockCycles 11475102 # Number of cycles decode is unblocking
> system.cpu.decode.SquashCycles 184724844 # Number of cycles decode is squashing
> system.cpu.decode.BranchResolved 81162192 # Number of times decode resolved a branch
> system.cpu.decode.BranchMispred 16785 # Number of times decode detected a branch misprediction
> system.cpu.decode.DecodedInsts 3548614330 # Number of instructions handled by decode
> system.cpu.decode.SquashedInsts 38542 # Number of squashed instructions handled by decode
> system.cpu.rename.SquashCycles 184724844 # Number of cycles rename is squashing
> system.cpu.rename.IdleCycles 535414239 # Number of cycles rename is idle
> system.cpu.rename.BlockCycles 30600962 # Number of cycles rename is blocking
> system.cpu.rename.serializeStallCycles 541148 # count of cycles rename stalled for serializing inst
> system.cpu.rename.RunCycles 648147088 # Number of cycles rename is running
> system.cpu.rename.UnblockCycles 50112790 # Number of cycles rename is unblocking
> system.cpu.rename.RenamedInsts 3434293747 # Number of instructions processed by rename
> system.cpu.rename.ROBFullEvents 117 # Number of times rename has blocked due to ROB full
> system.cpu.rename.IQFullEvents 4398993 # Number of times rename has blocked due to IQ full
> system.cpu.rename.LSQFullEvents 40741019 # Number of times rename has blocked due to LSQ full
> system.cpu.rename.FullRegisterEvents 1775 # Number of times there has been no free registers
> system.cpu.rename.RenamedOperands 3359442434 # Number of destination operands rename has renamed
> system.cpu.rename.RenameLookups 16257634697 # Number of register rename lookups that rename has made
> system.cpu.rename.int_rename_lookups 15596931258 # Number of integer rename lookups
> system.cpu.rename.fp_rename_lookups 660703439 # Number of floating rename lookups
> system.cpu.rename.CommittedMaps 1993143706 # Number of HB maps that are committed
> system.cpu.rename.UndoneMaps 1366298728 # Number of HB maps that are undone due to squashing
> system.cpu.rename.serializingInsts 50062 # count of serializing insts renamed
> system.cpu.rename.tempSerializingInsts 45371 # count of temporary serializing insts renamed
> system.cpu.rename.skidInsts 137456980 # count of insts added to the skid buffer
> system.cpu.memDep0.insertedLoads 1058714008 # Number of loads inserted to the mem dependence unit.
> system.cpu.memDep0.insertedStores 577829073 # Number of stores inserted to the mem dependence unit.
> system.cpu.memDep0.conflictingLoads 31866160 # Number of conflicting loads.
> system.cpu.memDep0.conflictingStores 36849262 # Number of conflicting stores.
> system.cpu.iq.iqInstsAdded 3203795171 # Number of instructions added to the IQ (excludes non-spec)
> system.cpu.iq.iqNonSpecInstsAdded 52627 # Number of non-speculative instructions added to the IQ
> system.cpu.iq.iqInstsIssued 2727879490 # Number of instructions issued
> system.cpu.iq.iqSquashedInstsIssued 26513766 # Number of squashed instructions issued
> system.cpu.iq.iqSquashedInstsExamined 1318072615 # Number of squashed instructions iterated over during squash; mainly for profiling
> system.cpu.iq.iqSquashedOperandsExamined 3048733772 # Number of squashed operands that are examined and possibly removed from graph
> system.cpu.iq.iqSquashedNonSpecRemoved 30791 # Number of squashed non-spec instructions that were removed
> system.cpu.iq.issued_per_cycle::samples 1449541071 # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::mean 1.881892 # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::stdev 1.914534 # Number of insts issued each cycle
165,173c165,173
< system.cpu.iq.issued_per_cycle::0 521512118 36.27% 36.27% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::1 198246164 13.79% 50.05% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::2 216916723 15.08% 65.14% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::3 178677193 12.43% 77.56% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::4 155355732 10.80% 88.36% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::5 100852221 7.01% 95.38% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::6 48369591 3.36% 98.74% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::7 10873615 0.76% 99.50% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::8 7236416 0.50% 100.00% # Number of insts issued each cycle
---
> system.cpu.iq.issued_per_cycle::0 528205619 36.44% 36.44% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::1 200385301 13.82% 50.26% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::2 218048243 15.04% 65.31% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::3 179845166 12.41% 77.71% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::4 155269867 10.71% 88.42% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::5 101678601 7.01% 95.44% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::6 47766137 3.30% 98.73% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::7 10944186 0.76% 99.49% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::8 7397951 0.51% 100.00% # Number of insts issued each cycle
177c177
< system.cpu.iq.issued_per_cycle::total 1438039773 # Number of insts issued each cycle
---
> system.cpu.iq.issued_per_cycle::total 1449541071 # Number of insts issued each cycle
179,209c179,209
< system.cpu.iq.fu_full::IntAlu 1743579 1.83% 1.83% # attempts to use FU when none available
< system.cpu.iq.fu_full::IntMult 23896 0.03% 1.85% # attempts to use FU when none available
< system.cpu.iq.fu_full::IntDiv 0 0.00% 1.85% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatAdd 0 0.00% 1.85% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatCmp 0 0.00% 1.85% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatCvt 0 0.00% 1.85% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatMult 0 0.00% 1.85% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatDiv 0 0.00% 1.85% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatSqrt 0 0.00% 1.85% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdAdd 0 0.00% 1.85% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 1.85% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdAlu 0 0.00% 1.85% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdCmp 0 0.00% 1.85% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdCvt 0 0.00% 1.85% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdMisc 0 0.00% 1.85% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdMult 0 0.00% 1.85% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 1.85% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdShift 0 0.00% 1.85% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 1.85% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdSqrt 0 0.00% 1.85% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 1.85% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 1.85% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 1.85% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 1.85% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 1.85% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 1.85% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 1.85% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.85% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 1.85% # attempts to use FU when none available
< system.cpu.iq.fu_full::MemRead 56969230 59.63% 61.48% # attempts to use FU when none available
< system.cpu.iq.fu_full::MemWrite 36797024 38.52% 100.00% # attempts to use FU when none available
---
> system.cpu.iq.fu_full::IntAlu 1786371 1.87% 1.87% # attempts to use FU when none available
> system.cpu.iq.fu_full::IntMult 23899 0.03% 1.90% # attempts to use FU when none available
> system.cpu.iq.fu_full::IntDiv 0 0.00% 1.90% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatAdd 0 0.00% 1.90% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatCmp 0 0.00% 1.90% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatCvt 0 0.00% 1.90% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatMult 0 0.00% 1.90% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatDiv 0 0.00% 1.90% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatSqrt 0 0.00% 1.90% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdAdd 0 0.00% 1.90% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 1.90% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdAlu 0 0.00% 1.90% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdCmp 0 0.00% 1.90% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdCvt 0 0.00% 1.90% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdMisc 0 0.00% 1.90% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdMult 0 0.00% 1.90% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 1.90% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdShift 0 0.00% 1.90% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 1.90% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdSqrt 0 0.00% 1.90% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 1.90% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 1.90% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 1.90% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 1.90% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 1.90% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 1.90% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 1.90% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.90% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 1.90% # attempts to use FU when none available
> system.cpu.iq.fu_full::MemRead 56927453 59.70% 61.60% # attempts to use FU when none available
> system.cpu.iq.fu_full::MemWrite 36612005 38.40% 100.00% # attempts to use FU when none available
213,243c213,243
< system.cpu.iq.FU_type_0::IntAlu 1258053988 46.29% 46.29% # Type of FU issued
< system.cpu.iq.FU_type_0::IntMult 11231448 0.41% 46.70% # Type of FU issued
< system.cpu.iq.FU_type_0::IntDiv 0 0.00% 46.70% # Type of FU issued
< system.cpu.iq.FU_type_0::FloatAdd 1 0.00% 46.70% # Type of FU issued
< system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 46.70% # Type of FU issued
< system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 46.70% # Type of FU issued
< system.cpu.iq.FU_type_0::FloatMult 0 0.00% 46.70% # Type of FU issued
< system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 46.70% # Type of FU issued
< system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 46.70% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 46.70% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 46.70% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 46.70% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 46.70% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 46.70% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 46.70% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdMult 0 0.00% 46.70% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 46.70% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdShift 0 0.00% 46.70% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 46.70% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 46.70% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdFloatAdd 1375289 0.05% 46.75% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 46.75% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdFloatCmp 6876560 0.25% 47.00% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdFloatCvt 5503486 0.20% 47.20% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdFloatDiv 73 0.00% 47.20% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdFloatMisc 23204970 0.85% 48.06% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 48.06% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 48.06% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 48.06% # Type of FU issued
< system.cpu.iq.FU_type_0::MemRead 902246151 33.19% 81.25% # Type of FU issued
< system.cpu.iq.FU_type_0::MemWrite 509527435 18.75% 100.00% # Type of FU issued
---
> system.cpu.iq.FU_type_0::IntAlu 1265692730 46.40% 46.40% # Type of FU issued
> system.cpu.iq.FU_type_0::IntMult 11246210 0.41% 46.81% # Type of FU issued
> system.cpu.iq.FU_type_0::IntDiv 0 0.00% 46.81% # Type of FU issued
> system.cpu.iq.FU_type_0::FloatAdd 1 0.00% 46.81% # Type of FU issued
> system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 46.81% # Type of FU issued
> system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 46.81% # Type of FU issued
> system.cpu.iq.FU_type_0::FloatMult 0 0.00% 46.81% # Type of FU issued
> system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 46.81% # Type of FU issued
> system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 46.81% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 46.81% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 46.81% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 46.81% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 46.81% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 46.81% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 46.81% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdMult 0 0.00% 46.81% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 46.81% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdShift 0 0.00% 46.81% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 46.81% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 46.81% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdFloatAdd 1375289 0.05% 46.86% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 46.86% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdFloatCmp 6876504 0.25% 47.11% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdFloatCvt 5503517 0.20% 47.31% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdFloatDiv 65 0.00% 47.31% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdFloatMisc 23431459 0.86% 48.17% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 48.17% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 48.17% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 48.17% # Type of FU issued
> system.cpu.iq.FU_type_0::MemRead 901624360 33.05% 81.23% # Type of FU issued
> system.cpu.iq.FU_type_0::MemWrite 512129355 18.77% 100.00% # Type of FU issued
246,258c246,258
< system.cpu.iq.FU_type_0::total 2718019401 # Type of FU issued
< system.cpu.iq.rate 1.847748 # Inst issue rate
< system.cpu.iq.fu_busy_cnt 95533729 # FU busy when requested
< system.cpu.iq.fu_busy_rate 0.035148 # FU busy rate (busy events/executed inst)
< system.cpu.iq.int_inst_queue_reads 6864166409 # Number of integer instruction queue reads
< system.cpu.iq.int_inst_queue_writes 4398397135 # Number of integer instruction queue writes
< system.cpu.iq.int_inst_queue_wakeup_accesses 2490268759 # Number of integer instruction queue wakeup accesses
< system.cpu.iq.fp_inst_queue_reads 133172616 # Number of floating instruction queue reads
< system.cpu.iq.fp_inst_queue_writes 101224152 # Number of floating instruction queue writes
< system.cpu.iq.fp_inst_queue_wakeup_accesses 59789124 # Number of floating instruction queue wakeup accesses
< system.cpu.iq.int_alu_accesses 2745104459 # Number of integer alu accesses
< system.cpu.iq.fp_alu_accesses 68448671 # Number of floating point alu accesses
< system.cpu.iew.lsq.thread0.forwLoads 72240187 # Number of loads that had data forwarded from stores
---
> system.cpu.iq.FU_type_0::total 2727879490 # Type of FU issued
> system.cpu.iq.rate 1.856319 # Inst issue rate
> system.cpu.iq.fu_busy_cnt 95349728 # FU busy when requested
> system.cpu.iq.fu_busy_rate 0.034954 # FU busy rate (busy events/executed inst)
> system.cpu.iq.int_inst_queue_reads 6892702222 # Number of integer instruction queue reads
> system.cpu.iq.int_inst_queue_writes 4416661768 # Number of integer instruction queue writes
> system.cpu.iq.int_inst_queue_wakeup_accesses 2501406306 # Number of integer instruction queue wakeup accesses
> system.cpu.iq.fp_inst_queue_reads 134461323 # Number of floating instruction queue reads
> system.cpu.iq.fp_inst_queue_writes 105324073 # Number of floating instruction queue writes
> system.cpu.iq.fp_inst_queue_wakeup_accesses 59997583 # Number of floating instruction queue wakeup accesses
> system.cpu.iq.int_alu_accesses 2754068673 # Number of integer alu accesses
> system.cpu.iq.fp_alu_accesses 69160545 # Number of floating point alu accesses
> system.cpu.iew.lsq.thread0.forwLoads 71273395 # Number of loads that had data forwarded from stores
260,263c260,263
< system.cpu.iew.lsq.thread0.squashedLoads 429772018 # Number of loads squashed
< system.cpu.iew.lsq.thread0.ignoredResponses 278201 # Number of memory responses ignored because the instruction is squashed
< system.cpu.iew.lsq.thread0.memOrderViolation 1347099 # Number of memory ordering violations
< system.cpu.iew.lsq.thread0.squashedStores 298714721 # Number of stores squashed
---
> system.cpu.iew.lsq.thread0.squashedLoads 427326375 # Number of loads squashed
> system.cpu.iew.lsq.thread0.ignoredResponses 261567 # Number of memory responses ignored because the instruction is squashed
> system.cpu.iew.lsq.thread0.memOrderViolation 1134338 # Number of memory ordering violations
> system.cpu.iew.lsq.thread0.squashedStores 300833324 # Number of stores squashed
266,267c266,267
< system.cpu.iew.lsq.thread0.rescheduledLoads 14 # Number of loads that were rescheduled
< system.cpu.iew.lsq.thread0.cacheBlocked 26 # Number of times an access to memory failed due to the cache being blocked
---
> system.cpu.iew.lsq.thread0.rescheduledLoads 2 # Number of loads that were rescheduled
> system.cpu.iew.lsq.thread0.cacheBlocked 15 # Number of times an access to memory failed due to the cache being blocked
269,285c269,285
< system.cpu.iew.iewSquashCycles 182579096 # Number of cycles IEW is squashing
< system.cpu.iew.iewBlockCycles 16373982 # Number of cycles IEW is blocking
< system.cpu.iew.iewUnblockCycles 1591067 # Number of cycles IEW is unblocking
< system.cpu.iew.iewDispatchedInsts 3192732241 # Number of instructions dispatched to IQ
< system.cpu.iew.iewDispSquashedInsts 7809183 # Number of squashed instructions skipped by dispatch
< system.cpu.iew.iewDispLoadInsts 1061160981 # Number of dispatched load instructions
< system.cpu.iew.iewDispStoreInsts 575711799 # Number of dispatched store instructions
< system.cpu.iew.iewDispNonSpecInsts 58058 # Number of dispatched non-speculative instructions
< system.cpu.iew.iewIQFullEvents 1589162 # Number of times the IQ has become full, causing a stall
< system.cpu.iew.iewLSQFullEvents 317 # Number of times the LSQ has become full, causing a stall
< system.cpu.iew.memOrderViolationEvents 1347099 # Number of memory order violations
< system.cpu.iew.predictedTakenIncorrect 36984086 # Number of branches that were predicted taken incorrectly
< system.cpu.iew.predictedNotTakenIncorrect 8972300 # Number of branches that were predicted not taken incorrectly
< system.cpu.iew.branchMispredicts 45956386 # Number of branch mispredicts detected at execute
< system.cpu.iew.iewExecutedInsts 2617990910 # Number of executed instructions
< system.cpu.iew.iewExecLoadInsts 846641153 # Number of load instructions executed
< system.cpu.iew.iewExecSquashedInsts 100028491 # Number of squashed instructions skipped in execute
---
> system.cpu.iew.iewSquashCycles 184724844 # Number of cycles IEW is squashing
> system.cpu.iew.iewBlockCycles 16014821 # Number of cycles IEW is blocking
> system.cpu.iew.iewUnblockCycles 1979639 # Number of cycles IEW is unblocking
> system.cpu.iew.iewDispatchedInsts 3203920541 # Number of instructions dispatched to IQ
> system.cpu.iew.iewDispSquashedInsts 4008843 # Number of squashed instructions skipped by dispatch
> system.cpu.iew.iewDispLoadInsts 1058714008 # Number of dispatched load instructions
> system.cpu.iew.iewDispStoreInsts 577829073 # Number of dispatched store instructions
> system.cpu.iew.iewDispNonSpecInsts 42582 # Number of dispatched non-speculative instructions
> system.cpu.iew.iewIQFullEvents 1976809 # Number of times the IQ has become full, causing a stall
> system.cpu.iew.iewLSQFullEvents 591 # Number of times the LSQ has become full, causing a stall
> system.cpu.iew.memOrderViolationEvents 1134338 # Number of memory order violations
> system.cpu.iew.predictedTakenIncorrect 37198169 # Number of branches that were predicted taken incorrectly
> system.cpu.iew.predictedNotTakenIncorrect 9007131 # Number of branches that were predicted not taken incorrectly
> system.cpu.iew.branchMispredicts 46205300 # Number of branch mispredicts detected at execute
> system.cpu.iew.iewExecutedInsts 2628771663 # Number of executed instructions
> system.cpu.iew.iewExecLoadInsts 847609803 # Number of load instructions executed
> system.cpu.iew.iewExecSquashedInsts 99107827 # Number of squashed instructions skipped in execute
287,295c287,295
< system.cpu.iew.exec_nop 77258 # number of nop insts executed
< system.cpu.iew.exec_refs 1326395495 # number of memory reference insts executed
< system.cpu.iew.exec_branches 359930496 # Number of branches executed
< system.cpu.iew.exec_stores 479754342 # Number of stores executed
< system.cpu.iew.exec_rate 1.779747 # Inst execution rate
< system.cpu.iew.wb_sent 2578580051 # cumulative count of insts sent to commit
< system.cpu.iew.wb_count 2550057883 # cumulative count of insts written-back
< system.cpu.iew.wb_producers 1472840060 # num instructions producing a value
< system.cpu.iew.wb_consumers 2760220207 # num instructions consuming a value
---
> system.cpu.iew.exec_nop 72743 # number of nop insts executed
> system.cpu.iew.exec_refs 1330077082 # number of memory reference insts executed
> system.cpu.iew.exec_branches 361648549 # Number of branches executed
> system.cpu.iew.exec_stores 482467279 # Number of stores executed
> system.cpu.iew.exec_rate 1.788876 # Inst execution rate
> system.cpu.iew.wb_sent 2589616129 # cumulative count of insts sent to commit
> system.cpu.iew.wb_count 2561403889 # cumulative count of insts written-back
> system.cpu.iew.wb_producers 1477403496 # num instructions producing a value
> system.cpu.iew.wb_consumers 2764851406 # num instructions consuming a value
297,298c297,298
< system.cpu.iew.wb_rate 1.733566 # insts written-back per cycle
< system.cpu.iew.wb_fanout 0.533595 # average fanout of values written-back
---
> system.cpu.iew.wb_rate 1.743033 # insts written-back per cycle
> system.cpu.iew.wb_fanout 0.534352 # average fanout of values written-back
300,307c300,307
< system.cpu.commit.commitCommittedInsts 1384390519 # The number of committed instructions
< system.cpu.commit.commitCommittedOps 1885345272 # The number of committed instructions
< system.cpu.commit.commitSquashedInsts 1307387427 # The number of squashed insts skipped by commit
< system.cpu.commit.commitNonSpecStalls 23165 # The number of times commit has been forced to stall to communicate backwards
< system.cpu.commit.branchMispredicts 41179561 # The number of times a branch was mispredicted
< system.cpu.commit.committed_per_cycle::samples 1255460679 # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::mean 1.501716 # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::stdev 2.213055 # Number of insts commited each cycle
---
> system.cpu.commit.commitCommittedInsts 1384383866 # The number of committed instructions
> system.cpu.commit.commitCommittedOps 1885338618 # The number of committed instructions
> system.cpu.commit.commitSquashedInsts 1318582287 # The number of squashed insts skipped by commit
> system.cpu.commit.commitNonSpecStalls 21836 # The number of times commit has been forced to stall to communicate backwards
> system.cpu.commit.branchMispredicts 41567877 # The number of times a branch was mispredicted
> system.cpu.commit.committed_per_cycle::samples 1264816229 # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::mean 1.490603 # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::stdev 2.207767 # Number of insts commited each cycle
309,317c309,317
< system.cpu.commit.committed_per_cycle::0 576199063 45.90% 45.90% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::1 316668907 25.22% 71.12% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::2 101245126 8.06% 79.18% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::3 79298067 6.32% 85.50% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::4 52885974 4.21% 89.71% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::5 24348674 1.94% 91.65% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::6 17176683 1.37% 93.02% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::7 9160932 0.73% 93.75% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::8 78477253 6.25% 100.00% # Number of insts commited each cycle
---
> system.cpu.commit.committed_per_cycle::0 584481462 46.21% 46.21% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::1 317753060 25.12% 71.33% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::2 101743247 8.04% 79.38% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::3 79200545 6.26% 85.64% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::4 52876697 4.18% 89.82% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::5 23864362 1.89% 91.71% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::6 17162643 1.36% 93.06% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::7 9180731 0.73% 93.79% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::8 78553482 6.21% 100.00% # Number of insts commited each cycle
321,323c321,323
< system.cpu.commit.committed_per_cycle::total 1255460679 # Number of insts commited each cycle
< system.cpu.commit.committedInsts 1384390519 # Number of instructions committed
< system.cpu.commit.committedOps 1885345272 # Number of ops (including micro ops) committed
---
> system.cpu.commit.committed_per_cycle::total 1264816229 # Number of insts commited each cycle
> system.cpu.commit.committedInsts 1384383866 # Number of instructions committed
> system.cpu.commit.committedOps 1885338618 # Number of ops (including micro ops) committed
325,326c325,326
< system.cpu.commit.refs 908386041 # Number of memory references committed
< system.cpu.commit.loads 631388963 # Number of loads committed
---
> system.cpu.commit.refs 908383382 # Number of memory references committed
> system.cpu.commit.loads 631387633 # Number of loads committed
328c328
< system.cpu.commit.branches 291350326 # Number of branches committed
---
> system.cpu.commit.branches 291348996 # Number of branches committed
330c330
< system.cpu.commit.int_insts 1653705999 # Number of committed integer instructions.
---
> system.cpu.commit.int_insts 1653700675 # Number of committed integer instructions.
332c332
< system.cpu.commit.bw_lim_events 78477253 # number cycles where commit BW limit reached
---
> system.cpu.commit.bw_lim_events 78553482 # number cycles where commit BW limit reached
334,355c334,355
< system.cpu.rob.rob_reads 4369697780 # The number of ROB reads
< system.cpu.rob.rob_writes 6568059146 # The number of ROB writes
< system.cpu.timesIdled 1341236 # Number of times that the entire CPU went into an idle state and unscheduled itself
< system.cpu.idleCycles 32950353 # Total number of cycles that the CPU has spent unscheduled due to idling
< system.cpu.committedInsts 1384379503 # Number of Instructions Simulated
< system.cpu.committedOps 1885334256 # Number of Ops (including micro ops) Simulated
< system.cpu.committedInsts_total 1384379503 # Number of Instructions Simulated
< system.cpu.cpi 1.062563 # CPI: Cycles Per Instruction
< system.cpu.cpi_total 1.062563 # CPI: Total CPI of All Threads
< system.cpu.ipc 0.941121 # IPC: Instructions Per Cycle
< system.cpu.ipc_total 0.941121 # IPC: Total IPC of All Threads
< system.cpu.int_regfile_reads 12914363689 # number of integer regfile reads
< system.cpu.int_regfile_writes 2421503464 # number of integer regfile writes
< system.cpu.fp_regfile_reads 71102089 # number of floating regfile reads
< system.cpu.fp_regfile_writes 50855882 # number of floating regfile writes
< system.cpu.misc_regfile_reads 4088825153 # number of misc regfile reads
< system.cpu.misc_regfile_writes 13776464 # number of misc regfile writes
< system.cpu.icache.replacements 29072 # number of replacements
< system.cpu.icache.tagsinuse 1666.420003 # Cycle average of tags in use
< system.cpu.icache.total_refs 414707358 # Total number of references to valid blocks.
< system.cpu.icache.sampled_refs 30775 # Sample count of references to valid blocks.
< system.cpu.icache.avg_refs 13475.462486 # Average number of references to valid blocks.
---
> system.cpu.rob.rob_reads 4390165307 # The number of ROB reads
> system.cpu.rob.rob_writes 6592584661 # The number of ROB writes
> system.cpu.timesIdled 1305443 # Number of times that the entire CPU went into an idle state and unscheduled itself
> system.cpu.idleCycles 19968977 # Total number of cycles that the CPU has spent unscheduled due to idling
> system.cpu.committedInsts 1384372850 # Number of Instructions Simulated
> system.cpu.committedOps 1885327602 # Number of Ops (including micro ops) Simulated
> system.cpu.committedInsts_total 1384372850 # Number of Instructions Simulated
> system.cpu.cpi 1.061499 # CPI: Cycles Per Instruction
> system.cpu.cpi_total 1.061499 # CPI: Total CPI of All Threads
> system.cpu.ipc 0.942064 # IPC: Instructions Per Cycle
> system.cpu.ipc_total 0.942064 # IPC: Total IPC of All Threads
> system.cpu.int_regfile_reads 12961850201 # number of integer regfile reads
> system.cpu.int_regfile_writes 2434855102 # number of integer regfile writes
> system.cpu.fp_regfile_reads 71417921 # number of floating regfile reads
> system.cpu.fp_regfile_writes 51448336 # number of floating regfile writes
> system.cpu.misc_regfile_reads 4106986212 # number of misc regfile reads
> system.cpu.misc_regfile_writes 13773806 # number of misc regfile writes
> system.cpu.icache.replacements 25589 # number of replacements
> system.cpu.icache.tagsinuse 1654.450414 # Cycle average of tags in use
> system.cpu.icache.total_refs 419572856 # Total number of references to valid blocks.
> system.cpu.icache.sampled_refs 27281 # Sample count of references to valid blocks.
> system.cpu.icache.avg_refs 15379.672886 # Average number of references to valid blocks.
357,395c357,395
< system.cpu.icache.occ_blocks::cpu.inst 1666.420003 # Average occupied blocks per requestor
< system.cpu.icache.occ_percent::cpu.inst 0.813682 # Average percentage of cache occupancy
< system.cpu.icache.occ_percent::total 0.813682 # Average percentage of cache occupancy
< system.cpu.icache.ReadReq_hits::cpu.inst 414707364 # number of ReadReq hits
< system.cpu.icache.ReadReq_hits::total 414707364 # number of ReadReq hits
< system.cpu.icache.demand_hits::cpu.inst 414707364 # number of demand (read+write) hits
< system.cpu.icache.demand_hits::total 414707364 # number of demand (read+write) hits
< system.cpu.icache.overall_hits::cpu.inst 414707364 # number of overall hits
< system.cpu.icache.overall_hits::total 414707364 # number of overall hits
< system.cpu.icache.ReadReq_misses::cpu.inst 36576 # number of ReadReq misses
< system.cpu.icache.ReadReq_misses::total 36576 # number of ReadReq misses
< system.cpu.icache.demand_misses::cpu.inst 36576 # number of demand (read+write) misses
< system.cpu.icache.demand_misses::total 36576 # number of demand (read+write) misses
< system.cpu.icache.overall_misses::cpu.inst 36576 # number of overall misses
< system.cpu.icache.overall_misses::total 36576 # number of overall misses
< system.cpu.icache.ReadReq_miss_latency::cpu.inst 322136500 # number of ReadReq miss cycles
< system.cpu.icache.ReadReq_miss_latency::total 322136500 # number of ReadReq miss cycles
< system.cpu.icache.demand_miss_latency::cpu.inst 322136500 # number of demand (read+write) miss cycles
< system.cpu.icache.demand_miss_latency::total 322136500 # number of demand (read+write) miss cycles
< system.cpu.icache.overall_miss_latency::cpu.inst 322136500 # number of overall miss cycles
< system.cpu.icache.overall_miss_latency::total 322136500 # number of overall miss cycles
< system.cpu.icache.ReadReq_accesses::cpu.inst 414743940 # number of ReadReq accesses(hits+misses)
< system.cpu.icache.ReadReq_accesses::total 414743940 # number of ReadReq accesses(hits+misses)
< system.cpu.icache.demand_accesses::cpu.inst 414743940 # number of demand (read+write) accesses
< system.cpu.icache.demand_accesses::total 414743940 # number of demand (read+write) accesses
< system.cpu.icache.overall_accesses::cpu.inst 414743940 # number of overall (read+write) accesses
< system.cpu.icache.overall_accesses::total 414743940 # number of overall (read+write) accesses
< system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000088 # miss rate for ReadReq accesses
< system.cpu.icache.ReadReq_miss_rate::total 0.000088 # miss rate for ReadReq accesses
< system.cpu.icache.demand_miss_rate::cpu.inst 0.000088 # miss rate for demand accesses
< system.cpu.icache.demand_miss_rate::total 0.000088 # miss rate for demand accesses
< system.cpu.icache.overall_miss_rate::cpu.inst 0.000088 # miss rate for overall accesses
< system.cpu.icache.overall_miss_rate::total 0.000088 # miss rate for overall accesses
< system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 8807.319007 # average ReadReq miss latency
< system.cpu.icache.ReadReq_avg_miss_latency::total 8807.319007 # average ReadReq miss latency
< system.cpu.icache.demand_avg_miss_latency::cpu.inst 8807.319007 # average overall miss latency
< system.cpu.icache.demand_avg_miss_latency::total 8807.319007 # average overall miss latency
< system.cpu.icache.overall_avg_miss_latency::cpu.inst 8807.319007 # average overall miss latency
< system.cpu.icache.overall_avg_miss_latency::total 8807.319007 # average overall miss latency
---
> system.cpu.icache.occ_blocks::cpu.inst 1654.450414 # Average occupied blocks per requestor
> system.cpu.icache.occ_percent::cpu.inst 0.807837 # Average percentage of cache occupancy
> system.cpu.icache.occ_percent::total 0.807837 # Average percentage of cache occupancy
> system.cpu.icache.ReadReq_hits::cpu.inst 419577538 # number of ReadReq hits
> system.cpu.icache.ReadReq_hits::total 419577538 # number of ReadReq hits
> system.cpu.icache.demand_hits::cpu.inst 419577538 # number of demand (read+write) hits
> system.cpu.icache.demand_hits::total 419577538 # number of demand (read+write) hits
> system.cpu.icache.overall_hits::cpu.inst 419577538 # number of overall hits
> system.cpu.icache.overall_hits::total 419577538 # number of overall hits
> system.cpu.icache.ReadReq_misses::cpu.inst 33149 # number of ReadReq misses
> system.cpu.icache.ReadReq_misses::total 33149 # number of ReadReq misses
> system.cpu.icache.demand_misses::cpu.inst 33149 # number of demand (read+write) misses
> system.cpu.icache.demand_misses::total 33149 # number of demand (read+write) misses
> system.cpu.icache.overall_misses::cpu.inst 33149 # number of overall misses
> system.cpu.icache.overall_misses::total 33149 # number of overall misses
> system.cpu.icache.ReadReq_miss_latency::cpu.inst 298308500 # number of ReadReq miss cycles
> system.cpu.icache.ReadReq_miss_latency::total 298308500 # number of ReadReq miss cycles
> system.cpu.icache.demand_miss_latency::cpu.inst 298308500 # number of demand (read+write) miss cycles
> system.cpu.icache.demand_miss_latency::total 298308500 # number of demand (read+write) miss cycles
> system.cpu.icache.overall_miss_latency::cpu.inst 298308500 # number of overall miss cycles
> system.cpu.icache.overall_miss_latency::total 298308500 # number of overall miss cycles
> system.cpu.icache.ReadReq_accesses::cpu.inst 419610687 # number of ReadReq accesses(hits+misses)
> system.cpu.icache.ReadReq_accesses::total 419610687 # number of ReadReq accesses(hits+misses)
> system.cpu.icache.demand_accesses::cpu.inst 419610687 # number of demand (read+write) accesses
> system.cpu.icache.demand_accesses::total 419610687 # number of demand (read+write) accesses
> system.cpu.icache.overall_accesses::cpu.inst 419610687 # number of overall (read+write) accesses
> system.cpu.icache.overall_accesses::total 419610687 # number of overall (read+write) accesses
> system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000079 # miss rate for ReadReq accesses
> system.cpu.icache.ReadReq_miss_rate::total 0.000079 # miss rate for ReadReq accesses
> system.cpu.icache.demand_miss_rate::cpu.inst 0.000079 # miss rate for demand accesses
> system.cpu.icache.demand_miss_rate::total 0.000079 # miss rate for demand accesses
> system.cpu.icache.overall_miss_rate::cpu.inst 0.000079 # miss rate for overall accesses
> system.cpu.icache.overall_miss_rate::total 0.000079 # miss rate for overall accesses
> system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 8999.019578 # average ReadReq miss latency
> system.cpu.icache.ReadReq_avg_miss_latency::total 8999.019578 # average ReadReq miss latency
> system.cpu.icache.demand_avg_miss_latency::cpu.inst 8999.019578 # average overall miss latency
> system.cpu.icache.demand_avg_miss_latency::total 8999.019578 # average overall miss latency
> system.cpu.icache.overall_avg_miss_latency::cpu.inst 8999.019578 # average overall miss latency
> system.cpu.icache.overall_avg_miss_latency::total 8999.019578 # average overall miss latency
404,433c404,433
< system.cpu.icache.ReadReq_mshr_hits::cpu.inst 853 # number of ReadReq MSHR hits
< system.cpu.icache.ReadReq_mshr_hits::total 853 # number of ReadReq MSHR hits
< system.cpu.icache.demand_mshr_hits::cpu.inst 853 # number of demand (read+write) MSHR hits
< system.cpu.icache.demand_mshr_hits::total 853 # number of demand (read+write) MSHR hits
< system.cpu.icache.overall_mshr_hits::cpu.inst 853 # number of overall MSHR hits
< system.cpu.icache.overall_mshr_hits::total 853 # number of overall MSHR hits
< system.cpu.icache.ReadReq_mshr_misses::cpu.inst 35723 # number of ReadReq MSHR misses
< system.cpu.icache.ReadReq_mshr_misses::total 35723 # number of ReadReq MSHR misses
< system.cpu.icache.demand_mshr_misses::cpu.inst 35723 # number of demand (read+write) MSHR misses
< system.cpu.icache.demand_mshr_misses::total 35723 # number of demand (read+write) MSHR misses
< system.cpu.icache.overall_mshr_misses::cpu.inst 35723 # number of overall MSHR misses
< system.cpu.icache.overall_mshr_misses::total 35723 # number of overall MSHR misses
< system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 192601000 # number of ReadReq MSHR miss cycles
< system.cpu.icache.ReadReq_mshr_miss_latency::total 192601000 # number of ReadReq MSHR miss cycles
< system.cpu.icache.demand_mshr_miss_latency::cpu.inst 192601000 # number of demand (read+write) MSHR miss cycles
< system.cpu.icache.demand_mshr_miss_latency::total 192601000 # number of demand (read+write) MSHR miss cycles
< system.cpu.icache.overall_mshr_miss_latency::cpu.inst 192601000 # number of overall MSHR miss cycles
< system.cpu.icache.overall_mshr_miss_latency::total 192601000 # number of overall MSHR miss cycles
< system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000086 # mshr miss rate for ReadReq accesses
< system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000086 # mshr miss rate for ReadReq accesses
< system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000086 # mshr miss rate for demand accesses
< system.cpu.icache.demand_mshr_miss_rate::total 0.000086 # mshr miss rate for demand accesses
< system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000086 # mshr miss rate for overall accesses
< system.cpu.icache.overall_mshr_miss_rate::total 0.000086 # mshr miss rate for overall accesses
< system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 5391.512471 # average ReadReq mshr miss latency
< system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 5391.512471 # average ReadReq mshr miss latency
< system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 5391.512471 # average overall mshr miss latency
< system.cpu.icache.demand_avg_mshr_miss_latency::total 5391.512471 # average overall mshr miss latency
< system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 5391.512471 # average overall mshr miss latency
< system.cpu.icache.overall_avg_mshr_miss_latency::total 5391.512471 # average overall mshr miss latency
---
> system.cpu.icache.ReadReq_mshr_hits::cpu.inst 781 # number of ReadReq MSHR hits
> system.cpu.icache.ReadReq_mshr_hits::total 781 # number of ReadReq MSHR hits
> system.cpu.icache.demand_mshr_hits::cpu.inst 781 # number of demand (read+write) MSHR hits
> system.cpu.icache.demand_mshr_hits::total 781 # number of demand (read+write) MSHR hits
> system.cpu.icache.overall_mshr_hits::cpu.inst 781 # number of overall MSHR hits
> system.cpu.icache.overall_mshr_hits::total 781 # number of overall MSHR hits
> system.cpu.icache.ReadReq_mshr_misses::cpu.inst 32368 # number of ReadReq MSHR misses
> system.cpu.icache.ReadReq_mshr_misses::total 32368 # number of ReadReq MSHR misses
> system.cpu.icache.demand_mshr_misses::cpu.inst 32368 # number of demand (read+write) MSHR misses
> system.cpu.icache.demand_mshr_misses::total 32368 # number of demand (read+write) MSHR misses
> system.cpu.icache.overall_mshr_misses::cpu.inst 32368 # number of overall MSHR misses
> system.cpu.icache.overall_mshr_misses::total 32368 # number of overall MSHR misses
> system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 180567000 # number of ReadReq MSHR miss cycles
> system.cpu.icache.ReadReq_mshr_miss_latency::total 180567000 # number of ReadReq MSHR miss cycles
> system.cpu.icache.demand_mshr_miss_latency::cpu.inst 180567000 # number of demand (read+write) MSHR miss cycles
> system.cpu.icache.demand_mshr_miss_latency::total 180567000 # number of demand (read+write) MSHR miss cycles
> system.cpu.icache.overall_mshr_miss_latency::cpu.inst 180567000 # number of overall MSHR miss cycles
> system.cpu.icache.overall_mshr_miss_latency::total 180567000 # number of overall MSHR miss cycles
> system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000077 # mshr miss rate for ReadReq accesses
> system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000077 # mshr miss rate for ReadReq accesses
> system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000077 # mshr miss rate for demand accesses
> system.cpu.icache.demand_mshr_miss_rate::total 0.000077 # mshr miss rate for demand accesses
> system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000077 # mshr miss rate for overall accesses
> system.cpu.icache.overall_mshr_miss_rate::total 0.000077 # mshr miss rate for overall accesses
> system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 5578.565250 # average ReadReq mshr miss latency
> system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 5578.565250 # average ReadReq mshr miss latency
> system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 5578.565250 # average overall mshr miss latency
> system.cpu.icache.demand_avg_mshr_miss_latency::total 5578.565250 # average overall mshr miss latency
> system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 5578.565250 # average overall mshr miss latency
> system.cpu.icache.overall_avg_mshr_miss_latency::total 5578.565250 # average overall mshr miss latency
435,459c435,459
< system.cpu.dcache.replacements 1532415 # number of replacements
< system.cpu.dcache.tagsinuse 4094.914319 # Cycle average of tags in use
< system.cpu.dcache.total_refs 1032974400 # Total number of references to valid blocks.
< system.cpu.dcache.sampled_refs 1536511 # Sample count of references to valid blocks.
< system.cpu.dcache.avg_refs 672.285717 # Average number of references to valid blocks.
< system.cpu.dcache.warmup_cycle 290267000 # Cycle when the warmup percentage was hit.
< system.cpu.dcache.occ_blocks::cpu.data 4094.914319 # Average occupied blocks per requestor
< system.cpu.dcache.occ_percent::cpu.data 0.999735 # Average percentage of cache occupancy
< system.cpu.dcache.occ_percent::total 0.999735 # Average percentage of cache occupancy
< system.cpu.dcache.ReadReq_hits::cpu.data 756817928 # number of ReadReq hits
< system.cpu.dcache.ReadReq_hits::total 756817928 # number of ReadReq hits
< system.cpu.dcache.WriteReq_hits::cpu.data 276114576 # number of WriteReq hits
< system.cpu.dcache.WriteReq_hits::total 276114576 # number of WriteReq hits
< system.cpu.dcache.LoadLockedReq_hits::cpu.data 13150 # number of LoadLockedReq hits
< system.cpu.dcache.LoadLockedReq_hits::total 13150 # number of LoadLockedReq hits
< system.cpu.dcache.StoreCondReq_hits::cpu.data 11766 # number of StoreCondReq hits
< system.cpu.dcache.StoreCondReq_hits::total 11766 # number of StoreCondReq hits
< system.cpu.dcache.demand_hits::cpu.data 1032932504 # number of demand (read+write) hits
< system.cpu.dcache.demand_hits::total 1032932504 # number of demand (read+write) hits
< system.cpu.dcache.overall_hits::cpu.data 1032932504 # number of overall hits
< system.cpu.dcache.overall_hits::total 1032932504 # number of overall hits
< system.cpu.dcache.ReadReq_misses::cpu.data 2368566 # number of ReadReq misses
< system.cpu.dcache.ReadReq_misses::total 2368566 # number of ReadReq misses
< system.cpu.dcache.WriteReq_misses::cpu.data 821102 # number of WriteReq misses
< system.cpu.dcache.WriteReq_misses::total 821102 # number of WriteReq misses
---
> system.cpu.dcache.replacements 1532821 # number of replacements
> system.cpu.dcache.tagsinuse 4094.970368 # Cycle average of tags in use
> system.cpu.dcache.total_refs 1034449788 # Total number of references to valid blocks.
> system.cpu.dcache.sampled_refs 1536917 # Sample count of references to valid blocks.
> system.cpu.dcache.avg_refs 673.068089 # Average number of references to valid blocks.
> system.cpu.dcache.warmup_cycle 277219000 # Cycle when the warmup percentage was hit.
> system.cpu.dcache.occ_blocks::cpu.data 4094.970368 # Average occupied blocks per requestor
> system.cpu.dcache.occ_percent::cpu.data 0.999749 # Average percentage of cache occupancy
> system.cpu.dcache.occ_percent::total 0.999749 # Average percentage of cache occupancy
> system.cpu.dcache.ReadReq_hits::cpu.data 758296274 # number of ReadReq hits
> system.cpu.dcache.ReadReq_hits::total 758296274 # number of ReadReq hits
> system.cpu.dcache.WriteReq_hits::cpu.data 276114755 # number of WriteReq hits
> system.cpu.dcache.WriteReq_hits::total 276114755 # number of WriteReq hits
> system.cpu.dcache.LoadLockedReq_hits::cpu.data 10674 # number of LoadLockedReq hits
> system.cpu.dcache.LoadLockedReq_hits::total 10674 # number of LoadLockedReq hits
> system.cpu.dcache.StoreCondReq_hits::cpu.data 10437 # number of StoreCondReq hits
> system.cpu.dcache.StoreCondReq_hits::total 10437 # number of StoreCondReq hits
> system.cpu.dcache.demand_hits::cpu.data 1034411029 # number of demand (read+write) hits
> system.cpu.dcache.demand_hits::total 1034411029 # number of demand (read+write) hits
> system.cpu.dcache.overall_hits::cpu.data 1034411029 # number of overall hits
> system.cpu.dcache.overall_hits::total 1034411029 # number of overall hits
> system.cpu.dcache.ReadReq_misses::cpu.data 2832781 # number of ReadReq misses
> system.cpu.dcache.ReadReq_misses::total 2832781 # number of ReadReq misses
> system.cpu.dcache.WriteReq_misses::cpu.data 820923 # number of WriteReq misses
> system.cpu.dcache.WriteReq_misses::total 820923 # number of WriteReq misses
462,477c462,477
< system.cpu.dcache.demand_misses::cpu.data 3189668 # number of demand (read+write) misses
< system.cpu.dcache.demand_misses::total 3189668 # number of demand (read+write) misses
< system.cpu.dcache.overall_misses::cpu.data 3189668 # number of overall misses
< system.cpu.dcache.overall_misses::total 3189668 # number of overall misses
< system.cpu.dcache.ReadReq_miss_latency::cpu.data 80139479500 # number of ReadReq miss cycles
< system.cpu.dcache.ReadReq_miss_latency::total 80139479500 # number of ReadReq miss cycles
< system.cpu.dcache.WriteReq_miss_latency::cpu.data 28569168500 # number of WriteReq miss cycles
< system.cpu.dcache.WriteReq_miss_latency::total 28569168500 # number of WriteReq miss cycles
< system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 114500 # number of LoadLockedReq miss cycles
< system.cpu.dcache.LoadLockedReq_miss_latency::total 114500 # number of LoadLockedReq miss cycles
< system.cpu.dcache.demand_miss_latency::cpu.data 108708648000 # number of demand (read+write) miss cycles
< system.cpu.dcache.demand_miss_latency::total 108708648000 # number of demand (read+write) miss cycles
< system.cpu.dcache.overall_miss_latency::cpu.data 108708648000 # number of overall miss cycles
< system.cpu.dcache.overall_miss_latency::total 108708648000 # number of overall miss cycles
< system.cpu.dcache.ReadReq_accesses::cpu.data 759186494 # number of ReadReq accesses(hits+misses)
< system.cpu.dcache.ReadReq_accesses::total 759186494 # number of ReadReq accesses(hits+misses)
---
> system.cpu.dcache.demand_misses::cpu.data 3653704 # number of demand (read+write) misses
> system.cpu.dcache.demand_misses::total 3653704 # number of demand (read+write) misses
> system.cpu.dcache.overall_misses::cpu.data 3653704 # number of overall misses
> system.cpu.dcache.overall_misses::total 3653704 # number of overall misses
> system.cpu.dcache.ReadReq_miss_latency::cpu.data 91513466000 # number of ReadReq miss cycles
> system.cpu.dcache.ReadReq_miss_latency::total 91513466000 # number of ReadReq miss cycles
> system.cpu.dcache.WriteReq_miss_latency::cpu.data 28577501500 # number of WriteReq miss cycles
> system.cpu.dcache.WriteReq_miss_latency::total 28577501500 # number of WriteReq miss cycles
> system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 115500 # number of LoadLockedReq miss cycles
> system.cpu.dcache.LoadLockedReq_miss_latency::total 115500 # number of LoadLockedReq miss cycles
> system.cpu.dcache.demand_miss_latency::cpu.data 120090967500 # number of demand (read+write) miss cycles
> system.cpu.dcache.demand_miss_latency::total 120090967500 # number of demand (read+write) miss cycles
> system.cpu.dcache.overall_miss_latency::cpu.data 120090967500 # number of overall miss cycles
> system.cpu.dcache.overall_miss_latency::total 120090967500 # number of overall miss cycles
> system.cpu.dcache.ReadReq_accesses::cpu.data 761129055 # number of ReadReq accesses(hits+misses)
> system.cpu.dcache.ReadReq_accesses::total 761129055 # number of ReadReq accesses(hits+misses)
480,507c480,507
< system.cpu.dcache.LoadLockedReq_accesses::cpu.data 13153 # number of LoadLockedReq accesses(hits+misses)
< system.cpu.dcache.LoadLockedReq_accesses::total 13153 # number of LoadLockedReq accesses(hits+misses)
< system.cpu.dcache.StoreCondReq_accesses::cpu.data 11766 # number of StoreCondReq accesses(hits+misses)
< system.cpu.dcache.StoreCondReq_accesses::total 11766 # number of StoreCondReq accesses(hits+misses)
< system.cpu.dcache.demand_accesses::cpu.data 1036122172 # number of demand (read+write) accesses
< system.cpu.dcache.demand_accesses::total 1036122172 # number of demand (read+write) accesses
< system.cpu.dcache.overall_accesses::cpu.data 1036122172 # number of overall (read+write) accesses
< system.cpu.dcache.overall_accesses::total 1036122172 # number of overall (read+write) accesses
< system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.003120 # miss rate for ReadReq accesses
< system.cpu.dcache.ReadReq_miss_rate::total 0.003120 # miss rate for ReadReq accesses
< system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.002965 # miss rate for WriteReq accesses
< system.cpu.dcache.WriteReq_miss_rate::total 0.002965 # miss rate for WriteReq accesses
< system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000228 # miss rate for LoadLockedReq accesses
< system.cpu.dcache.LoadLockedReq_miss_rate::total 0.000228 # miss rate for LoadLockedReq accesses
< system.cpu.dcache.demand_miss_rate::cpu.data 0.003078 # miss rate for demand accesses
< system.cpu.dcache.demand_miss_rate::total 0.003078 # miss rate for demand accesses
< system.cpu.dcache.overall_miss_rate::cpu.data 0.003078 # miss rate for overall accesses
< system.cpu.dcache.overall_miss_rate::total 0.003078 # miss rate for overall accesses
< system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 33834.598445 # average ReadReq miss latency
< system.cpu.dcache.ReadReq_avg_miss_latency::total 33834.598445 # average ReadReq miss latency
< system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 34793.690065 # average WriteReq miss latency
< system.cpu.dcache.WriteReq_avg_miss_latency::total 34793.690065 # average WriteReq miss latency
< system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 38166.666667 # average LoadLockedReq miss latency
< system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 38166.666667 # average LoadLockedReq miss latency
< system.cpu.dcache.demand_avg_miss_latency::cpu.data 34081.493121 # average overall miss latency
< system.cpu.dcache.demand_avg_miss_latency::total 34081.493121 # average overall miss latency
< system.cpu.dcache.overall_avg_miss_latency::cpu.data 34081.493121 # average overall miss latency
< system.cpu.dcache.overall_avg_miss_latency::total 34081.493121 # average overall miss latency
---
> system.cpu.dcache.LoadLockedReq_accesses::cpu.data 10677 # number of LoadLockedReq accesses(hits+misses)
> system.cpu.dcache.LoadLockedReq_accesses::total 10677 # number of LoadLockedReq accesses(hits+misses)
> system.cpu.dcache.StoreCondReq_accesses::cpu.data 10437 # number of StoreCondReq accesses(hits+misses)
> system.cpu.dcache.StoreCondReq_accesses::total 10437 # number of StoreCondReq accesses(hits+misses)
> system.cpu.dcache.demand_accesses::cpu.data 1038064733 # number of demand (read+write) accesses
> system.cpu.dcache.demand_accesses::total 1038064733 # number of demand (read+write) accesses
> system.cpu.dcache.overall_accesses::cpu.data 1038064733 # number of overall (read+write) accesses
> system.cpu.dcache.overall_accesses::total 1038064733 # number of overall (read+write) accesses
> system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.003722 # miss rate for ReadReq accesses
> system.cpu.dcache.ReadReq_miss_rate::total 0.003722 # miss rate for ReadReq accesses
> system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.002964 # miss rate for WriteReq accesses
> system.cpu.dcache.WriteReq_miss_rate::total 0.002964 # miss rate for WriteReq accesses
> system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000281 # miss rate for LoadLockedReq accesses
> system.cpu.dcache.LoadLockedReq_miss_rate::total 0.000281 # miss rate for LoadLockedReq accesses
> system.cpu.dcache.demand_miss_rate::cpu.data 0.003520 # miss rate for demand accesses
> system.cpu.dcache.demand_miss_rate::total 0.003520 # miss rate for demand accesses
> system.cpu.dcache.overall_miss_rate::cpu.data 0.003520 # miss rate for overall accesses
> system.cpu.dcache.overall_miss_rate::total 0.003520 # miss rate for overall accesses
> system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 32305.167960 # average ReadReq miss latency
> system.cpu.dcache.ReadReq_avg_miss_latency::total 32305.167960 # average ReadReq miss latency
> system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 34811.427503 # average WriteReq miss latency
> system.cpu.dcache.WriteReq_avg_miss_latency::total 34811.427503 # average WriteReq miss latency
> system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 38500 # average LoadLockedReq miss latency
> system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 38500 # average LoadLockedReq miss latency
> system.cpu.dcache.demand_avg_miss_latency::cpu.data 32868.280381 # average overall miss latency
> system.cpu.dcache.demand_avg_miss_latency::total 32868.280381 # average overall miss latency
> system.cpu.dcache.overall_avg_miss_latency::cpu.data 32868.280381 # average overall miss latency
> system.cpu.dcache.overall_avg_miss_latency::total 32868.280381 # average overall miss latency
509c509
< system.cpu.dcache.blocked_cycles::no_targets 81500 # number of cycles access was blocked
---
> system.cpu.dcache.blocked_cycles::no_targets 62000 # number of cycles access was blocked
513c513
< system.cpu.dcache.avg_blocked_cycles::no_targets 20375 # average number of cycles each access was blocked
---
> system.cpu.dcache.avg_blocked_cycles::no_targets 15500 # average number of cycles each access was blocked
516,521c516,521
< system.cpu.dcache.writebacks::writebacks 106560 # number of writebacks
< system.cpu.dcache.writebacks::total 106560 # number of writebacks
< system.cpu.dcache.ReadReq_mshr_hits::cpu.data 904767 # number of ReadReq MSHR hits
< system.cpu.dcache.ReadReq_mshr_hits::total 904767 # number of ReadReq MSHR hits
< system.cpu.dcache.WriteReq_mshr_hits::cpu.data 743443 # number of WriteReq MSHR hits
< system.cpu.dcache.WriteReq_mshr_hits::total 743443 # number of WriteReq MSHR hits
---
> system.cpu.dcache.writebacks::writebacks 108625 # number of writebacks
> system.cpu.dcache.writebacks::total 108625 # number of writebacks
> system.cpu.dcache.ReadReq_mshr_hits::cpu.data 1368436 # number of ReadReq MSHR hits
> system.cpu.dcache.ReadReq_mshr_hits::total 1368436 # number of ReadReq MSHR hits
> system.cpu.dcache.WriteReq_mshr_hits::cpu.data 743264 # number of WriteReq MSHR hits
> system.cpu.dcache.WriteReq_mshr_hits::total 743264 # number of WriteReq MSHR hits
524,529c524,529
< system.cpu.dcache.demand_mshr_hits::cpu.data 1648210 # number of demand (read+write) MSHR hits
< system.cpu.dcache.demand_mshr_hits::total 1648210 # number of demand (read+write) MSHR hits
< system.cpu.dcache.overall_mshr_hits::cpu.data 1648210 # number of overall MSHR hits
< system.cpu.dcache.overall_mshr_hits::total 1648210 # number of overall MSHR hits
< system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1463799 # number of ReadReq MSHR misses
< system.cpu.dcache.ReadReq_mshr_misses::total 1463799 # number of ReadReq MSHR misses
---
> system.cpu.dcache.demand_mshr_hits::cpu.data 2111700 # number of demand (read+write) MSHR hits
> system.cpu.dcache.demand_mshr_hits::total 2111700 # number of demand (read+write) MSHR hits
> system.cpu.dcache.overall_mshr_hits::cpu.data 2111700 # number of overall MSHR hits
> system.cpu.dcache.overall_mshr_hits::total 2111700 # number of overall MSHR hits
> system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1464345 # number of ReadReq MSHR misses
> system.cpu.dcache.ReadReq_mshr_misses::total 1464345 # number of ReadReq MSHR misses
532,545c532,545
< system.cpu.dcache.demand_mshr_misses::cpu.data 1541458 # number of demand (read+write) MSHR misses
< system.cpu.dcache.demand_mshr_misses::total 1541458 # number of demand (read+write) MSHR misses
< system.cpu.dcache.overall_mshr_misses::cpu.data 1541458 # number of overall MSHR misses
< system.cpu.dcache.overall_mshr_misses::total 1541458 # number of overall MSHR misses
< system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 50029877000 # number of ReadReq MSHR miss cycles
< system.cpu.dcache.ReadReq_mshr_miss_latency::total 50029877000 # number of ReadReq MSHR miss cycles
< system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2502958500 # number of WriteReq MSHR miss cycles
< system.cpu.dcache.WriteReq_mshr_miss_latency::total 2502958500 # number of WriteReq MSHR miss cycles
< system.cpu.dcache.demand_mshr_miss_latency::cpu.data 52532835500 # number of demand (read+write) MSHR miss cycles
< system.cpu.dcache.demand_mshr_miss_latency::total 52532835500 # number of demand (read+write) MSHR miss cycles
< system.cpu.dcache.overall_mshr_miss_latency::cpu.data 52532835500 # number of overall MSHR miss cycles
< system.cpu.dcache.overall_mshr_miss_latency::total 52532835500 # number of overall MSHR miss cycles
< system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.001928 # mshr miss rate for ReadReq accesses
< system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.001928 # mshr miss rate for ReadReq accesses
---
> system.cpu.dcache.demand_mshr_misses::cpu.data 1542004 # number of demand (read+write) MSHR misses
> system.cpu.dcache.demand_mshr_misses::total 1542004 # number of demand (read+write) MSHR misses
> system.cpu.dcache.overall_mshr_misses::cpu.data 1542004 # number of overall MSHR misses
> system.cpu.dcache.overall_mshr_misses::total 1542004 # number of overall MSHR misses
> system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 49970798500 # number of ReadReq MSHR miss cycles
> system.cpu.dcache.ReadReq_mshr_miss_latency::total 49970798500 # number of ReadReq MSHR miss cycles
> system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2507122500 # number of WriteReq MSHR miss cycles
> system.cpu.dcache.WriteReq_mshr_miss_latency::total 2507122500 # number of WriteReq MSHR miss cycles
> system.cpu.dcache.demand_mshr_miss_latency::cpu.data 52477921000 # number of demand (read+write) MSHR miss cycles
> system.cpu.dcache.demand_mshr_miss_latency::total 52477921000 # number of demand (read+write) MSHR miss cycles
> system.cpu.dcache.overall_mshr_miss_latency::cpu.data 52477921000 # number of overall MSHR miss cycles
> system.cpu.dcache.overall_mshr_miss_latency::total 52477921000 # number of overall MSHR miss cycles
> system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.001924 # mshr miss rate for ReadReq accesses
> system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.001924 # mshr miss rate for ReadReq accesses
548,559c548,559
< system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.001488 # mshr miss rate for demand accesses
< system.cpu.dcache.demand_mshr_miss_rate::total 0.001488 # mshr miss rate for demand accesses
< system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.001488 # mshr miss rate for overall accesses
< system.cpu.dcache.overall_mshr_miss_rate::total 0.001488 # mshr miss rate for overall accesses
< system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 34178.105737 # average ReadReq mshr miss latency
< system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34178.105737 # average ReadReq mshr miss latency
< system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32230.114990 # average WriteReq mshr miss latency
< system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32230.114990 # average WriteReq mshr miss latency
< system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 34079.965526 # average overall mshr miss latency
< system.cpu.dcache.demand_avg_mshr_miss_latency::total 34079.965526 # average overall mshr miss latency
< system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 34079.965526 # average overall mshr miss latency
< system.cpu.dcache.overall_avg_mshr_miss_latency::total 34079.965526 # average overall mshr miss latency
---
> system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.001485 # mshr miss rate for demand accesses
> system.cpu.dcache.demand_mshr_miss_rate::total 0.001485 # mshr miss rate for demand accesses
> system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.001485 # mshr miss rate for overall accesses
> system.cpu.dcache.overall_mshr_miss_rate::total 0.001485 # mshr miss rate for overall accesses
> system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 34125.017329 # average ReadReq mshr miss latency
> system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34125.017329 # average ReadReq mshr miss latency
> system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32283.734017 # average WriteReq mshr miss latency
> system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32283.734017 # average WriteReq mshr miss latency
> system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 34032.285908 # average overall mshr miss latency
> system.cpu.dcache.demand_avg_mshr_miss_latency::total 34032.285908 # average overall mshr miss latency
> system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 34032.285908 # average overall mshr miss latency
> system.cpu.dcache.overall_avg_mshr_miss_latency::total 34032.285908 # average overall mshr miss latency
561,565c561,565
< system.cpu.l2cache.replacements 1480284 # number of replacements
< system.cpu.l2cache.tagsinuse 31973.508020 # Cycle average of tags in use
< system.cpu.l2cache.total_refs 87070 # Total number of references to valid blocks.
< system.cpu.l2cache.sampled_refs 1513005 # Sample count of references to valid blocks.
< system.cpu.l2cache.avg_refs 0.057548 # Average number of references to valid blocks.
---
> system.cpu.l2cache.replacements 1480163 # number of replacements
> system.cpu.l2cache.tagsinuse 32703.911790 # Cycle average of tags in use
> system.cpu.l2cache.total_refs 86402 # Total number of references to valid blocks.
> system.cpu.l2cache.sampled_refs 1512907 # Sample count of references to valid blocks.
> system.cpu.l2cache.avg_refs 0.057110 # Average number of references to valid blocks.
567,578c567,578
< system.cpu.l2cache.occ_blocks::writebacks 2965.813236 # Average occupied blocks per requestor
< system.cpu.l2cache.occ_blocks::cpu.inst 61.172380 # Average occupied blocks per requestor
< system.cpu.l2cache.occ_blocks::cpu.data 28946.522403 # Average occupied blocks per requestor
< system.cpu.l2cache.occ_percent::writebacks 0.090509 # Average percentage of cache occupancy
< system.cpu.l2cache.occ_percent::cpu.inst 0.001867 # Average percentage of cache occupancy
< system.cpu.l2cache.occ_percent::cpu.data 0.883378 # Average percentage of cache occupancy
< system.cpu.l2cache.occ_percent::total 0.975754 # Average percentage of cache occupancy
< system.cpu.l2cache.ReadReq_hits::cpu.inst 27428 # number of ReadReq hits
< system.cpu.l2cache.ReadReq_hits::cpu.data 51328 # number of ReadReq hits
< system.cpu.l2cache.ReadReq_hits::total 78756 # number of ReadReq hits
< system.cpu.l2cache.Writeback_hits::writebacks 106560 # number of Writeback hits
< system.cpu.l2cache.Writeback_hits::total 106560 # number of Writeback hits
---
> system.cpu.l2cache.occ_blocks::writebacks 3110.119974 # Average occupied blocks per requestor
> system.cpu.l2cache.occ_blocks::cpu.inst 59.486457 # Average occupied blocks per requestor
> system.cpu.l2cache.occ_blocks::cpu.data 29534.305360 # Average occupied blocks per requestor
> system.cpu.l2cache.occ_percent::writebacks 0.094913 # Average percentage of cache occupancy
> system.cpu.l2cache.occ_percent::cpu.inst 0.001815 # Average percentage of cache occupancy
> system.cpu.l2cache.occ_percent::cpu.data 0.901315 # Average percentage of cache occupancy
> system.cpu.l2cache.occ_percent::total 0.998044 # Average percentage of cache occupancy
> system.cpu.l2cache.ReadReq_hits::cpu.inst 24063 # number of ReadReq hits
> system.cpu.l2cache.ReadReq_hits::cpu.data 53671 # number of ReadReq hits
> system.cpu.l2cache.ReadReq_hits::total 77734 # number of ReadReq hits
> system.cpu.l2cache.Writeback_hits::writebacks 108625 # number of Writeback hits
> system.cpu.l2cache.Writeback_hits::total 108625 # number of Writeback hits
581,593c581,593
< system.cpu.l2cache.ReadExReq_hits::cpu.data 6632 # number of ReadExReq hits
< system.cpu.l2cache.ReadExReq_hits::total 6632 # number of ReadExReq hits
< system.cpu.l2cache.demand_hits::cpu.inst 27428 # number of demand (read+write) hits
< system.cpu.l2cache.demand_hits::cpu.data 57960 # number of demand (read+write) hits
< system.cpu.l2cache.demand_hits::total 85388 # number of demand (read+write) hits
< system.cpu.l2cache.overall_hits::cpu.inst 27428 # number of overall hits
< system.cpu.l2cache.overall_hits::cpu.data 57960 # number of overall hits
< system.cpu.l2cache.overall_hits::total 85388 # number of overall hits
< system.cpu.l2cache.ReadReq_misses::cpu.inst 3348 # number of ReadReq misses
< system.cpu.l2cache.ReadReq_misses::cpu.data 1412471 # number of ReadReq misses
< system.cpu.l2cache.ReadReq_misses::total 1415819 # number of ReadReq misses
< system.cpu.l2cache.UpgradeReq_misses::cpu.data 4944 # number of UpgradeReq misses
< system.cpu.l2cache.UpgradeReq_misses::total 4944 # number of UpgradeReq misses
---
> system.cpu.l2cache.ReadExReq_hits::cpu.data 6493 # number of ReadExReq hits
> system.cpu.l2cache.ReadExReq_hits::total 6493 # number of ReadExReq hits
> system.cpu.l2cache.demand_hits::cpu.inst 24063 # number of demand (read+write) hits
> system.cpu.l2cache.demand_hits::cpu.data 60164 # number of demand (read+write) hits
> system.cpu.l2cache.demand_hits::total 84227 # number of demand (read+write) hits
> system.cpu.l2cache.overall_hits::cpu.inst 24063 # number of overall hits
> system.cpu.l2cache.overall_hits::cpu.data 60164 # number of overall hits
> system.cpu.l2cache.overall_hits::total 84227 # number of overall hits
> system.cpu.l2cache.ReadReq_misses::cpu.inst 3219 # number of ReadReq misses
> system.cpu.l2cache.ReadReq_misses::cpu.data 1410673 # number of ReadReq misses
> system.cpu.l2cache.ReadReq_misses::total 1413892 # number of ReadReq misses
> system.cpu.l2cache.UpgradeReq_misses::cpu.data 5084 # number of UpgradeReq misses
> system.cpu.l2cache.UpgradeReq_misses::total 5084 # number of UpgradeReq misses
596,651c596,651
< system.cpu.l2cache.demand_misses::cpu.inst 3348 # number of demand (read+write) misses
< system.cpu.l2cache.demand_misses::cpu.data 1478551 # number of demand (read+write) misses
< system.cpu.l2cache.demand_misses::total 1481899 # number of demand (read+write) misses
< system.cpu.l2cache.overall_misses::cpu.inst 3348 # number of overall misses
< system.cpu.l2cache.overall_misses::cpu.data 1478551 # number of overall misses
< system.cpu.l2cache.overall_misses::total 1481899 # number of overall misses
< system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 114766000 # number of ReadReq miss cycles
< system.cpu.l2cache.ReadReq_miss_latency::cpu.data 48456356500 # number of ReadReq miss cycles
< system.cpu.l2cache.ReadReq_miss_latency::total 48571122500 # number of ReadReq miss cycles
< system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2252292000 # number of ReadExReq miss cycles
< system.cpu.l2cache.ReadExReq_miss_latency::total 2252292000 # number of ReadExReq miss cycles
< system.cpu.l2cache.demand_miss_latency::cpu.inst 114766000 # number of demand (read+write) miss cycles
< system.cpu.l2cache.demand_miss_latency::cpu.data 50708648500 # number of demand (read+write) miss cycles
< system.cpu.l2cache.demand_miss_latency::total 50823414500 # number of demand (read+write) miss cycles
< system.cpu.l2cache.overall_miss_latency::cpu.inst 114766000 # number of overall miss cycles
< system.cpu.l2cache.overall_miss_latency::cpu.data 50708648500 # number of overall miss cycles
< system.cpu.l2cache.overall_miss_latency::total 50823414500 # number of overall miss cycles
< system.cpu.l2cache.ReadReq_accesses::cpu.inst 30776 # number of ReadReq accesses(hits+misses)
< system.cpu.l2cache.ReadReq_accesses::cpu.data 1463799 # number of ReadReq accesses(hits+misses)
< system.cpu.l2cache.ReadReq_accesses::total 1494575 # number of ReadReq accesses(hits+misses)
< system.cpu.l2cache.Writeback_accesses::writebacks 106560 # number of Writeback accesses(hits+misses)
< system.cpu.l2cache.Writeback_accesses::total 106560 # number of Writeback accesses(hits+misses)
< system.cpu.l2cache.UpgradeReq_accesses::cpu.data 4947 # number of UpgradeReq accesses(hits+misses)
< system.cpu.l2cache.UpgradeReq_accesses::total 4947 # number of UpgradeReq accesses(hits+misses)
< system.cpu.l2cache.ReadExReq_accesses::cpu.data 72712 # number of ReadExReq accesses(hits+misses)
< system.cpu.l2cache.ReadExReq_accesses::total 72712 # number of ReadExReq accesses(hits+misses)
< system.cpu.l2cache.demand_accesses::cpu.inst 30776 # number of demand (read+write) accesses
< system.cpu.l2cache.demand_accesses::cpu.data 1536511 # number of demand (read+write) accesses
< system.cpu.l2cache.demand_accesses::total 1567287 # number of demand (read+write) accesses
< system.cpu.l2cache.overall_accesses::cpu.inst 30776 # number of overall (read+write) accesses
< system.cpu.l2cache.overall_accesses::cpu.data 1536511 # number of overall (read+write) accesses
< system.cpu.l2cache.overall_accesses::total 1567287 # number of overall (read+write) accesses
< system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.108786 # miss rate for ReadReq accesses
< system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.964935 # miss rate for ReadReq accesses
< system.cpu.l2cache.ReadReq_miss_rate::total 0.947305 # miss rate for ReadReq accesses
< system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.999394 # miss rate for UpgradeReq accesses
< system.cpu.l2cache.UpgradeReq_miss_rate::total 0.999394 # miss rate for UpgradeReq accesses
< system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.908791 # miss rate for ReadExReq accesses
< system.cpu.l2cache.ReadExReq_miss_rate::total 0.908791 # miss rate for ReadExReq accesses
< system.cpu.l2cache.demand_miss_rate::cpu.inst 0.108786 # miss rate for demand accesses
< system.cpu.l2cache.demand_miss_rate::cpu.data 0.962278 # miss rate for demand accesses
< system.cpu.l2cache.demand_miss_rate::total 0.945519 # miss rate for demand accesses
< system.cpu.l2cache.overall_miss_rate::cpu.inst 0.108786 # miss rate for overall accesses
< system.cpu.l2cache.overall_miss_rate::cpu.data 0.962278 # miss rate for overall accesses
< system.cpu.l2cache.overall_miss_rate::total 0.945519 # miss rate for overall accesses
< system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34278.972521 # average ReadReq miss latency
< system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34306.089470 # average ReadReq miss latency
< system.cpu.l2cache.ReadReq_avg_miss_latency::total 34306.025346 # average ReadReq miss latency
< system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34084.322034 # average ReadExReq miss latency
< system.cpu.l2cache.ReadExReq_avg_miss_latency::total 34084.322034 # average ReadExReq miss latency
< system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34278.972521 # average overall miss latency
< system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34296.178150 # average overall miss latency
< system.cpu.l2cache.demand_avg_miss_latency::total 34296.139278 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34278.972521 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34296.178150 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::total 34296.139278 # average overall miss latency
---
> system.cpu.l2cache.demand_misses::cpu.inst 3219 # number of demand (read+write) misses
> system.cpu.l2cache.demand_misses::cpu.data 1476753 # number of demand (read+write) misses
> system.cpu.l2cache.demand_misses::total 1479972 # number of demand (read+write) misses
> system.cpu.l2cache.overall_misses::cpu.inst 3219 # number of overall misses
> system.cpu.l2cache.overall_misses::cpu.data 1476753 # number of overall misses
> system.cpu.l2cache.overall_misses::total 1479972 # number of overall misses
> system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 110372500 # number of ReadReq miss cycles
> system.cpu.l2cache.ReadReq_miss_latency::cpu.data 48394540000 # number of ReadReq miss cycles
> system.cpu.l2cache.ReadReq_miss_latency::total 48504912500 # number of ReadReq miss cycles
> system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2252380000 # number of ReadExReq miss cycles
> system.cpu.l2cache.ReadExReq_miss_latency::total 2252380000 # number of ReadExReq miss cycles
> system.cpu.l2cache.demand_miss_latency::cpu.inst 110372500 # number of demand (read+write) miss cycles
> system.cpu.l2cache.demand_miss_latency::cpu.data 50646920000 # number of demand (read+write) miss cycles
> system.cpu.l2cache.demand_miss_latency::total 50757292500 # number of demand (read+write) miss cycles
> system.cpu.l2cache.overall_miss_latency::cpu.inst 110372500 # number of overall miss cycles
> system.cpu.l2cache.overall_miss_latency::cpu.data 50646920000 # number of overall miss cycles
> system.cpu.l2cache.overall_miss_latency::total 50757292500 # number of overall miss cycles
> system.cpu.l2cache.ReadReq_accesses::cpu.inst 27282 # number of ReadReq accesses(hits+misses)
> system.cpu.l2cache.ReadReq_accesses::cpu.data 1464344 # number of ReadReq accesses(hits+misses)
> system.cpu.l2cache.ReadReq_accesses::total 1491626 # number of ReadReq accesses(hits+misses)
> system.cpu.l2cache.Writeback_accesses::writebacks 108625 # number of Writeback accesses(hits+misses)
> system.cpu.l2cache.Writeback_accesses::total 108625 # number of Writeback accesses(hits+misses)
> system.cpu.l2cache.UpgradeReq_accesses::cpu.data 5087 # number of UpgradeReq accesses(hits+misses)
> system.cpu.l2cache.UpgradeReq_accesses::total 5087 # number of UpgradeReq accesses(hits+misses)
> system.cpu.l2cache.ReadExReq_accesses::cpu.data 72573 # number of ReadExReq accesses(hits+misses)
> system.cpu.l2cache.ReadExReq_accesses::total 72573 # number of ReadExReq accesses(hits+misses)
> system.cpu.l2cache.demand_accesses::cpu.inst 27282 # number of demand (read+write) accesses
> system.cpu.l2cache.demand_accesses::cpu.data 1536917 # number of demand (read+write) accesses
> system.cpu.l2cache.demand_accesses::total 1564199 # number of demand (read+write) accesses
> system.cpu.l2cache.overall_accesses::cpu.inst 27282 # number of overall (read+write) accesses
> system.cpu.l2cache.overall_accesses::cpu.data 1536917 # number of overall (read+write) accesses
> system.cpu.l2cache.overall_accesses::total 1564199 # number of overall (read+write) accesses
> system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.117990 # miss rate for ReadReq accesses
> system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.963348 # miss rate for ReadReq accesses
> system.cpu.l2cache.ReadReq_miss_rate::total 0.947886 # miss rate for ReadReq accesses
> system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.999410 # miss rate for UpgradeReq accesses
> system.cpu.l2cache.UpgradeReq_miss_rate::total 0.999410 # miss rate for UpgradeReq accesses
> system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.910531 # miss rate for ReadExReq accesses
> system.cpu.l2cache.ReadExReq_miss_rate::total 0.910531 # miss rate for ReadExReq accesses
> system.cpu.l2cache.demand_miss_rate::cpu.inst 0.117990 # miss rate for demand accesses
> system.cpu.l2cache.demand_miss_rate::cpu.data 0.960854 # miss rate for demand accesses
> system.cpu.l2cache.demand_miss_rate::total 0.946153 # miss rate for demand accesses
> system.cpu.l2cache.overall_miss_rate::cpu.inst 0.117990 # miss rate for overall accesses
> system.cpu.l2cache.overall_miss_rate::cpu.data 0.960854 # miss rate for overall accesses
> system.cpu.l2cache.overall_miss_rate::total 0.946153 # miss rate for overall accesses
> system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34287.822305 # average ReadReq miss latency
> system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34305.994373 # average ReadReq miss latency
> system.cpu.l2cache.ReadReq_avg_miss_latency::total 34305.953001 # average ReadReq miss latency
> system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34085.653753 # average ReadExReq miss latency
> system.cpu.l2cache.ReadExReq_avg_miss_latency::total 34085.653753 # average ReadExReq miss latency
> system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34287.822305 # average overall miss latency
> system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34296.134831 # average overall miss latency
> system.cpu.l2cache.demand_avg_miss_latency::total 34296.116751 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34287.822305 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34296.134831 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::total 34296.116751 # average overall miss latency
662,675c662,675
< system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 5 # number of ReadReq MSHR hits
< system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 24 # number of ReadReq MSHR hits
< system.cpu.l2cache.ReadReq_mshr_hits::total 29 # number of ReadReq MSHR hits
< system.cpu.l2cache.demand_mshr_hits::cpu.inst 5 # number of demand (read+write) MSHR hits
< system.cpu.l2cache.demand_mshr_hits::cpu.data 24 # number of demand (read+write) MSHR hits
< system.cpu.l2cache.demand_mshr_hits::total 29 # number of demand (read+write) MSHR hits
< system.cpu.l2cache.overall_mshr_hits::cpu.inst 5 # number of overall MSHR hits
< system.cpu.l2cache.overall_mshr_hits::cpu.data 24 # number of overall MSHR hits
< system.cpu.l2cache.overall_mshr_hits::total 29 # number of overall MSHR hits
< system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3343 # number of ReadReq MSHR misses
< system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1412447 # number of ReadReq MSHR misses
< system.cpu.l2cache.ReadReq_mshr_misses::total 1415790 # number of ReadReq MSHR misses
< system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 4944 # number of UpgradeReq MSHR misses
< system.cpu.l2cache.UpgradeReq_mshr_misses::total 4944 # number of UpgradeReq MSHR misses
---
> system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 4 # number of ReadReq MSHR hits
> system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 20 # number of ReadReq MSHR hits
> system.cpu.l2cache.ReadReq_mshr_hits::total 24 # number of ReadReq MSHR hits
> system.cpu.l2cache.demand_mshr_hits::cpu.inst 4 # number of demand (read+write) MSHR hits
> system.cpu.l2cache.demand_mshr_hits::cpu.data 20 # number of demand (read+write) MSHR hits
> system.cpu.l2cache.demand_mshr_hits::total 24 # number of demand (read+write) MSHR hits
> system.cpu.l2cache.overall_mshr_hits::cpu.inst 4 # number of overall MSHR hits
> system.cpu.l2cache.overall_mshr_hits::cpu.data 20 # number of overall MSHR hits
> system.cpu.l2cache.overall_mshr_hits::total 24 # number of overall MSHR hits
> system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3215 # number of ReadReq MSHR misses
> system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1410653 # number of ReadReq MSHR misses
> system.cpu.l2cache.ReadReq_mshr_misses::total 1413868 # number of ReadReq MSHR misses
> system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 5084 # number of UpgradeReq MSHR misses
> system.cpu.l2cache.UpgradeReq_mshr_misses::total 5084 # number of UpgradeReq MSHR misses
678,712c678,712
< system.cpu.l2cache.demand_mshr_misses::cpu.inst 3343 # number of demand (read+write) MSHR misses
< system.cpu.l2cache.demand_mshr_misses::cpu.data 1478527 # number of demand (read+write) MSHR misses
< system.cpu.l2cache.demand_mshr_misses::total 1481870 # number of demand (read+write) MSHR misses
< system.cpu.l2cache.overall_mshr_misses::cpu.inst 3343 # number of overall MSHR misses
< system.cpu.l2cache.overall_mshr_misses::cpu.data 1478527 # number of overall MSHR misses
< system.cpu.l2cache.overall_mshr_misses::total 1481870 # number of overall MSHR misses
< system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 103877000 # number of ReadReq MSHR miss cycles
< system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 43883033500 # number of ReadReq MSHR miss cycles
< system.cpu.l2cache.ReadReq_mshr_miss_latency::total 43986910500 # number of ReadReq MSHR miss cycles
< system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 153264000 # number of UpgradeReq MSHR miss cycles
< system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 153264000 # number of UpgradeReq MSHR miss cycles
< system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2048525000 # number of ReadExReq MSHR miss cycles
< system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2048525000 # number of ReadExReq MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 103877000 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 45931558500 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::total 46035435500 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 103877000 # number of overall MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 45931558500 # number of overall MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::total 46035435500 # number of overall MSHR miss cycles
< system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.108624 # mshr miss rate for ReadReq accesses
< system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.964919 # mshr miss rate for ReadReq accesses
< system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.947286 # mshr miss rate for ReadReq accesses
< system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.999394 # mshr miss rate for UpgradeReq accesses
< system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.999394 # mshr miss rate for UpgradeReq accesses
< system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.908791 # mshr miss rate for ReadExReq accesses
< system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.908791 # mshr miss rate for ReadExReq accesses
< system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.108624 # mshr miss rate for demand accesses
< system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.962263 # mshr miss rate for demand accesses
< system.cpu.l2cache.demand_mshr_miss_rate::total 0.945500 # mshr miss rate for demand accesses
< system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.108624 # mshr miss rate for overall accesses
< system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.962263 # mshr miss rate for overall accesses
< system.cpu.l2cache.overall_mshr_miss_rate::total 0.945500 # mshr miss rate for overall accesses
< system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31072.988334 # average ReadReq mshr miss latency
< system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31068.800104 # average ReadReq mshr miss latency
< system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31068.809993 # average ReadReq mshr miss latency
---
> system.cpu.l2cache.demand_mshr_misses::cpu.inst 3215 # number of demand (read+write) MSHR misses
> system.cpu.l2cache.demand_mshr_misses::cpu.data 1476733 # number of demand (read+write) MSHR misses
> system.cpu.l2cache.demand_mshr_misses::total 1479948 # number of demand (read+write) MSHR misses
> system.cpu.l2cache.overall_mshr_misses::cpu.inst 3215 # number of overall MSHR misses
> system.cpu.l2cache.overall_mshr_misses::cpu.data 1476733 # number of overall MSHR misses
> system.cpu.l2cache.overall_mshr_misses::total 1479948 # number of overall MSHR misses
> system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 99910500 # number of ReadReq MSHR miss cycles
> system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 43827558000 # number of ReadReq MSHR miss cycles
> system.cpu.l2cache.ReadReq_mshr_miss_latency::total 43927468500 # number of ReadReq MSHR miss cycles
> system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 157604000 # number of UpgradeReq MSHR miss cycles
> system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 157604000 # number of UpgradeReq MSHR miss cycles
> system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2048533500 # number of ReadExReq MSHR miss cycles
> system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2048533500 # number of ReadExReq MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 99910500 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 45876091500 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::total 45976002000 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 99910500 # number of overall MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 45876091500 # number of overall MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::total 45976002000 # number of overall MSHR miss cycles
> system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.117843 # mshr miss rate for ReadReq accesses
> system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.963334 # mshr miss rate for ReadReq accesses
> system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.947870 # mshr miss rate for ReadReq accesses
> system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.999410 # mshr miss rate for UpgradeReq accesses
> system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.999410 # mshr miss rate for UpgradeReq accesses
> system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.910531 # mshr miss rate for ReadExReq accesses
> system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.910531 # mshr miss rate for ReadExReq accesses
> system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.117843 # mshr miss rate for demand accesses
> system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.960841 # mshr miss rate for demand accesses
> system.cpu.l2cache.demand_mshr_miss_rate::total 0.946138 # mshr miss rate for demand accesses
> system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.117843 # mshr miss rate for overall accesses
> system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.960841 # mshr miss rate for overall accesses
> system.cpu.l2cache.overall_mshr_miss_rate::total 0.946138 # mshr miss rate for overall accesses
> system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31076.360809 # average ReadReq mshr miss latency
> system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31068.985782 # average ReadReq mshr miss latency
> system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31069.002552 # average ReadReq mshr miss latency
715,722c715,722
< system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31000.680993 # average ReadExReq mshr miss latency
< system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31000.680993 # average ReadExReq mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31072.988334 # average overall mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31065.755647 # average overall mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31065.771964 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31072.988334 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31065.755647 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31065.771964 # average overall mshr miss latency
---
> system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31000.809625 # average ReadExReq mshr miss latency
> system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31000.809625 # average ReadExReq mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31076.360809 # average overall mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31065.935074 # average overall mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31065.957723 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31076.360809 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31065.935074 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31065.957723 # average overall mshr miss latency