3,5c3,5
< sim_seconds 0.537826 # Number of seconds simulated
< sim_ticks 537826498500 # Number of ticks simulated
< final_tick 537826498500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
---
> sim_seconds 0.541781 # Number of seconds simulated
> sim_ticks 541781076000 # Number of ticks simulated
> final_tick 541781076000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
7,11c7,11
< host_inst_rate 182992 # Simulator instruction rate (inst/s)
< host_op_rate 225287 # Simulator op (including micro ops) rate (op/s)
< host_tick_rate 153620567 # Simulator tick rate (ticks/s)
< host_mem_usage 318916 # Number of bytes of host memory used
< host_seconds 3501.01 # Real time elapsed on the host
---
> host_inst_rate 140173 # Simulator instruction rate (inst/s)
> host_op_rate 172571 # Simulator op (including micro ops) rate (op/s)
> host_tick_rate 118539448 # Simulator tick rate (ticks/s)
> host_mem_usage 261676 # Number of bytes of host memory used
> host_seconds 4570.47 # Real time elapsed on the host
16,19c16,19
< system.physmem.bytes_read::cpu.inst 18593984 # Number of bytes read from this memory
< system.physmem.bytes_read::total 18593984 # Number of bytes read from this memory
< system.physmem.bytes_inst_read::cpu.inst 165056 # Number of instructions bytes read from this memory
< system.physmem.bytes_inst_read::total 165056 # Number of instructions bytes read from this memory
---
> system.physmem.bytes_read::cpu.inst 18593856 # Number of bytes read from this memory
> system.physmem.bytes_read::total 18593856 # Number of bytes read from this memory
> system.physmem.bytes_inst_read::cpu.inst 164672 # Number of instructions bytes read from this memory
> system.physmem.bytes_inst_read::total 164672 # Number of instructions bytes read from this memory
22,23c22,23
< system.physmem.num_reads::cpu.inst 290531 # Number of read requests responded to by this memory
< system.physmem.num_reads::total 290531 # Number of read requests responded to by this memory
---
> system.physmem.num_reads::cpu.inst 290529 # Number of read requests responded to by this memory
> system.physmem.num_reads::total 290529 # Number of read requests responded to by this memory
26,35c26,35
< system.physmem.bw_read::cpu.inst 34572458 # Total read bandwidth from this memory (bytes/s)
< system.physmem.bw_read::total 34572458 # Total read bandwidth from this memory (bytes/s)
< system.physmem.bw_inst_read::cpu.inst 306895 # Instruction read bandwidth from this memory (bytes/s)
< system.physmem.bw_inst_read::total 306895 # Instruction read bandwidth from this memory (bytes/s)
< system.physmem.bw_write::writebacks 7865496 # Write bandwidth from this memory (bytes/s)
< system.physmem.bw_write::total 7865496 # Write bandwidth from this memory (bytes/s)
< system.physmem.bw_total::writebacks 7865496 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.bw_total::cpu.inst 34572458 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.bw_total::total 42437954 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.readReqs 290531 # Number of read requests accepted
---
> system.physmem.bw_read::cpu.inst 34319870 # Total read bandwidth from this memory (bytes/s)
> system.physmem.bw_read::total 34319870 # Total read bandwidth from this memory (bytes/s)
> system.physmem.bw_inst_read::cpu.inst 303946 # Instruction read bandwidth from this memory (bytes/s)
> system.physmem.bw_inst_read::total 303946 # Instruction read bandwidth from this memory (bytes/s)
> system.physmem.bw_write::writebacks 7808084 # Write bandwidth from this memory (bytes/s)
> system.physmem.bw_write::total 7808084 # Write bandwidth from this memory (bytes/s)
> system.physmem.bw_total::writebacks 7808084 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.bw_total::cpu.inst 34319870 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.bw_total::total 42127954 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.readReqs 290529 # Number of read requests accepted
37c37
< system.physmem.readBursts 290531 # Number of DRAM read bursts, including those serviced by the write queue
---
> system.physmem.readBursts 290529 # Number of DRAM read bursts, including those serviced by the write queue
39,42c39,42
< system.physmem.bytesReadDRAM 18574784 # Total number of bytes read from DRAM
< system.physmem.bytesReadWrQ 19200 # Total number of bytes read from write queue
< system.physmem.bytesWritten 4228736 # Total number of bytes written to DRAM
< system.physmem.bytesReadSys 18593984 # Total read bytes from the system interface side
---
> system.physmem.bytesReadDRAM 18573248 # Total number of bytes read from DRAM
> system.physmem.bytesReadWrQ 20608 # Total number of bytes read from write queue
> system.physmem.bytesWritten 4228480 # Total number of bytes written to DRAM
> system.physmem.bytesReadSys 18593856 # Total read bytes from the system interface side
44c44
< system.physmem.servicedByWrQ 300 # Number of DRAM read bursts serviced by the write queue
---
> system.physmem.servicedByWrQ 322 # Number of DRAM read bursts serviced by the write queue
47,51c47,51
< system.physmem.perBankRdBursts::0 18291 # Per bank write bursts
< system.physmem.perBankRdBursts::1 18140 # Per bank write bursts
< system.physmem.perBankRdBursts::2 18223 # Per bank write bursts
< system.physmem.perBankRdBursts::3 18183 # Per bank write bursts
< system.physmem.perBankRdBursts::4 18268 # Per bank write bursts
---
> system.physmem.perBankRdBursts::0 18288 # Per bank write bursts
> system.physmem.perBankRdBursts::1 18139 # Per bank write bursts
> system.physmem.perBankRdBursts::2 18224 # Per bank write bursts
> system.physmem.perBankRdBursts::3 18182 # Per bank write bursts
> system.physmem.perBankRdBursts::4 18264 # Per bank write bursts
53,57c53,57
< system.physmem.perBankRdBursts::6 18099 # Per bank write bursts
< system.physmem.perBankRdBursts::7 17920 # Per bank write bursts
< system.physmem.perBankRdBursts::8 17939 # Per bank write bursts
< system.physmem.perBankRdBursts::9 17964 # Per bank write bursts
< system.physmem.perBankRdBursts::10 18020 # Per bank write bursts
---
> system.physmem.perBankRdBursts::6 18098 # Per bank write bursts
> system.physmem.perBankRdBursts::7 17914 # Per bank write bursts
> system.physmem.perBankRdBursts::8 17936 # Per bank write bursts
> system.physmem.perBankRdBursts::9 17963 # Per bank write bursts
> system.physmem.perBankRdBursts::10 18015 # Per bank write bursts
59,62c59,62
< system.physmem.perBankRdBursts::12 18148 # Per bank write bursts
< system.physmem.perBankRdBursts::13 18270 # Per bank write bursts
< system.physmem.perBankRdBursts::14 18079 # Per bank write bursts
< system.physmem.perBankRdBursts::15 18262 # Per bank write bursts
---
> system.physmem.perBankRdBursts::12 18146 # Per bank write bursts
> system.physmem.perBankRdBursts::13 18271 # Per bank write bursts
> system.physmem.perBankRdBursts::14 18075 # Per bank write bursts
> system.physmem.perBankRdBursts::15 18267 # Per bank write bursts
64c64
< system.physmem.perBankWrBursts::1 4102 # Per bank write bursts
---
> system.physmem.perBankWrBursts::1 4101 # Per bank write bursts
73c73
< system.physmem.perBankWrBursts::10 4091 # Per bank write bursts
---
> system.physmem.perBankWrBursts::10 4090 # Per bank write bursts
75c75
< system.physmem.perBankWrBursts::12 4098 # Per bank write bursts
---
> system.physmem.perBankWrBursts::12 4096 # Per bank write bursts
81c81
< system.physmem.totGap 537826410500 # Total gap between requests
---
> system.physmem.totGap 541780987500 # Total gap between requests
88c88
< system.physmem.readPktSize::6 290531 # Read request sizes (log2)
---
> system.physmem.readPktSize::6 290529 # Read request sizes (log2)
96,97c96,97
< system.physmem.rdQLenPdf::0 289832 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::1 382 # What read queue length does an incoming req see
---
> system.physmem.rdQLenPdf::0 289809 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::1 381 # What read queue length does an incoming req see
144c144
< system.physmem.wrQLenPdf::16 983 # What write queue length does an incoming req see
---
> system.physmem.wrQLenPdf::16 980 # What write queue length does an incoming req see
152,154c152,154
< system.physmem.wrQLenPdf::24 4007 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::25 4007 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::26 4007 # What write queue length does an incoming req see
---
> system.physmem.wrQLenPdf::24 4008 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::25 4008 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::26 4008 # What write queue length does an incoming req see
192,205c192,205
< system.physmem.bytesPerActivate::samples 111650 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::mean 204.222194 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::gmean 132.352958 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::stdev 255.940958 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::0-127 47308 42.37% 42.37% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::128-255 43452 38.92% 81.29% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::256-383 8609 7.71% 89.00% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::384-511 837 0.75% 89.75% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::512-639 1286 1.15% 90.90% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::640-767 1285 1.15% 92.05% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::768-895 530 0.47% 92.53% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::896-1023 473 0.42% 92.95% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::1024-1151 7870 7.05% 100.00% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::total 111650 # Bytes accessed per row activation
---
> system.physmem.bytesPerActivate::samples 111520 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::mean 204.445337 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::gmean 132.546078 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::stdev 256.289579 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::0-127 46919 42.07% 42.07% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::128-255 43694 39.18% 81.25% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::256-383 8696 7.80% 89.05% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::384-511 722 0.65% 89.70% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::512-639 1258 1.13% 90.83% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::640-767 1255 1.13% 91.95% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::768-895 576 0.52% 92.47% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::896-1023 502 0.45% 92.92% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::1024-1151 7898 7.08% 100.00% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::total 111520 # Bytes accessed per row activation
207,209c207,209
< system.physmem.rdPerTurnAround::mean 48.550786 # Reads before turning the bus around for writes
< system.physmem.rdPerTurnAround::gmean 36.062915 # Reads before turning the bus around for writes
< system.physmem.rdPerTurnAround::stdev 507.683026 # Reads before turning the bus around for writes
---
> system.physmem.rdPerTurnAround::mean 48.543798 # Reads before turning the bus around for writes
> system.physmem.rdPerTurnAround::gmean 36.072613 # Reads before turning the bus around for writes
> system.physmem.rdPerTurnAround::stdev 507.664819 # Reads before turning the bus around for writes
216,222c216,220
< system.physmem.wrPerTurnAround::mean 16.489643 # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::gmean 16.468091 # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::stdev 0.860070 # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::16 3025 75.49% 75.49% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::17 3 0.07% 75.57% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::18 978 24.41% 99.98% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::19 1 0.02% 100.00% # Writes before turning the bus around for reads
---
> system.physmem.wrPerTurnAround::mean 16.488645 # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::gmean 16.467122 # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::stdev 0.859477 # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::16 3028 75.57% 75.57% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::18 979 24.43% 100.00% # Writes before turning the bus around for reads
224,227c222,225
< system.physmem.totQLat 3341982750 # Total ticks spent queuing
< system.physmem.totMemAccLat 8783814000 # Total ticks spent from burst creation until serviced by the DRAM
< system.physmem.totBusLat 1451155000 # Total ticks spent in databus transfers
< system.physmem.avgQLat 11514.91 # Average queueing delay per DRAM burst
---
> system.physmem.totQLat 2702187250 # Total ticks spent queuing
> system.physmem.totMemAccLat 8143568500 # Total ticks spent from burst creation until serviced by the DRAM
> system.physmem.totBusLat 1451035000 # Total ticks spent in databus transfers
> system.physmem.avgQLat 9311.24 # Average queueing delay per DRAM burst
229,233c227,231
< system.physmem.avgMemAccLat 30264.91 # Average memory access latency per DRAM burst
< system.physmem.avgRdBW 34.54 # Average DRAM read bandwidth in MiByte/s
< system.physmem.avgWrBW 7.86 # Average achieved write bandwidth in MiByte/s
< system.physmem.avgRdBWSys 34.57 # Average system read bandwidth in MiByte/s
< system.physmem.avgWrBWSys 7.87 # Average system write bandwidth in MiByte/s
---
> system.physmem.avgMemAccLat 28061.24 # Average memory access latency per DRAM burst
> system.physmem.avgRdBW 34.28 # Average DRAM read bandwidth in MiByte/s
> system.physmem.avgWrBW 7.80 # Average achieved write bandwidth in MiByte/s
> system.physmem.avgRdBWSys 34.32 # Average system read bandwidth in MiByte/s
> system.physmem.avgWrBWSys 7.81 # Average system write bandwidth in MiByte/s
239,247c237,245
< system.physmem.avgWrQLen 23.95 # Average write queue length when enqueuing
< system.physmem.readRowHits 194589 # Number of row buffer hits during reads
< system.physmem.writeRowHits 50052 # Number of row buffer hits during writes
< system.physmem.readRowHitRate 67.05 # Row buffer hit rate for reads
< system.physmem.writeRowHitRate 75.72 # Row buffer hit rate for writes
< system.physmem.avgGap 1508083.78 # Average gap between requests
< system.physmem.pageHitRate 68.66 # Row buffer hit rate, read and write combined
< system.physmem.memoryStateTime::IDLE 253474796750 # Time in different power states
< system.physmem.memoryStateTime::REF 17958980000 # Time in different power states
---
> system.physmem.avgWrQLen 26.42 # Average write queue length when enqueuing
> system.physmem.readRowHits 194639 # Number of row buffer hits during reads
> system.physmem.writeRowHits 50105 # Number of row buffer hits during writes
> system.physmem.readRowHitRate 67.07 # Row buffer hit rate for reads
> system.physmem.writeRowHitRate 75.80 # Row buffer hit rate for writes
> system.physmem.avgGap 1519181.07 # Average gap between requests
> system.physmem.pageHitRate 68.69 # Row buffer hit rate, read and write combined
> system.physmem.memoryStateTime::IDLE 263887343000 # Time in different power states
> system.physmem.memoryStateTime::REF 18091060000 # Time in different power states
249c247
< system.physmem.memoryStateTime::ACT 266386143250 # Time in different power states
---
> system.physmem.memoryStateTime::ACT 259796939500 # Time in different power states
251,298c249,271
< system.physmem.actEnergy::0 422248680 # Energy for activate commands per rank (pJ)
< system.physmem.actEnergy::1 421734600 # Energy for activate commands per rank (pJ)
< system.physmem.preEnergy::0 230393625 # Energy for precharge commands per rank (pJ)
< system.physmem.preEnergy::1 230113125 # Energy for precharge commands per rank (pJ)
< system.physmem.readEnergy::0 1134268200 # Energy for read commands per rank (pJ)
< system.physmem.readEnergy::1 1129057800 # Energy for read commands per rank (pJ)
< system.physmem.writeEnergy::0 215634960 # Energy for write commands per rank (pJ)
< system.physmem.writeEnergy::1 212524560 # Energy for write commands per rank (pJ)
< system.physmem.refreshEnergy::0 35127764880 # Energy for refresh commands per rank (pJ)
< system.physmem.refreshEnergy::1 35127764880 # Energy for refresh commands per rank (pJ)
< system.physmem.actBackEnergy::0 108230961600 # Energy for active background per rank (pJ)
< system.physmem.actBackEnergy::1 107988304905 # Energy for active background per rank (pJ)
< system.physmem.preBackEnergy::0 227752503750 # Energy for precharge background per rank (pJ)
< system.physmem.preBackEnergy::1 227965360500 # Energy for precharge background per rank (pJ)
< system.physmem.totalEnergy::0 373113775695 # Total energy per rank (pJ)
< system.physmem.totalEnergy::1 373074860370 # Total energy per rank (pJ)
< system.physmem.averagePower::0 693.752260 # Core power per rank (mW)
< system.physmem.averagePower::1 693.679903 # Core power per rank (mW)
< system.membus.trans_dist::ReadReq 224439 # Transaction distribution
< system.membus.trans_dist::ReadResp 224439 # Transaction distribution
< system.membus.trans_dist::Writeback 66098 # Transaction distribution
< system.membus.trans_dist::ReadExReq 66092 # Transaction distribution
< system.membus.trans_dist::ReadExResp 66092 # Transaction distribution
< system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 647160 # Packet count per connected master and slave (bytes)
< system.membus.pkt_count::total 647160 # Packet count per connected master and slave (bytes)
< system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 22824256 # Cumulative packet size per connected master and slave (bytes)
< system.membus.pkt_size::total 22824256 # Cumulative packet size per connected master and slave (bytes)
< system.membus.snoops 0 # Total snoops (count)
< system.membus.snoop_fanout::samples 356629 # Request fanout histogram
< system.membus.snoop_fanout::mean 0 # Request fanout histogram
< system.membus.snoop_fanout::stdev 0 # Request fanout histogram
< system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
< system.membus.snoop_fanout::0 356629 100.00% 100.00% # Request fanout histogram
< system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
< system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
< system.membus.snoop_fanout::min_value 0 # Request fanout histogram
< system.membus.snoop_fanout::max_value 0 # Request fanout histogram
< system.membus.snoop_fanout::total 356629 # Request fanout histogram
< system.membus.reqLayer0.occupancy 974401000 # Layer occupancy (ticks)
< system.membus.reqLayer0.utilization 0.2 # Layer utilization (%)
< system.membus.respLayer1.occupancy 2738560500 # Layer occupancy (ticks)
< system.membus.respLayer1.utilization 0.5 # Layer utilization (%)
< system.cpu_clk_domain.clock 500 # Clock period in ticks
< system.cpu.branchPred.lookups 154837020 # Number of BP lookups
< system.cpu.branchPred.condPredicted 104970668 # Number of conditional branches predicted
< system.cpu.branchPred.condIncorrect 12892448 # Number of conditional branches incorrect
< system.cpu.branchPred.BTBLookups 106220966 # Number of BTB lookups
< system.cpu.branchPred.BTBHits 82647169 # Number of BTB hits
---
> system.physmem.actEnergy::0 421530480 # Energy for activate commands per rank (pJ)
> system.physmem.actEnergy::1 421462440 # Energy for activate commands per rank (pJ)
> system.physmem.preEnergy::0 230001750 # Energy for precharge commands per rank (pJ)
> system.physmem.preEnergy::1 229964625 # Energy for precharge commands per rank (pJ)
> system.physmem.readEnergy::0 1134174600 # Energy for read commands per rank (pJ)
> system.physmem.readEnergy::1 1128987600 # Energy for read commands per rank (pJ)
> system.physmem.writeEnergy::0 215628480 # Energy for write commands per rank (pJ)
> system.physmem.writeEnergy::1 212505120 # Energy for write commands per rank (pJ)
> system.physmem.refreshEnergy::0 35386113360 # Energy for refresh commands per rank (pJ)
> system.physmem.refreshEnergy::1 35386113360 # Energy for refresh commands per rank (pJ)
> system.physmem.actBackEnergy::0 105979651695 # Energy for active background per rank (pJ)
> system.physmem.actBackEnergy::1 105556941405 # Energy for active background per rank (pJ)
> system.physmem.preBackEnergy::0 232100586000 # Energy for precharge background per rank (pJ)
> system.physmem.preBackEnergy::1 232471384500 # Energy for precharge background per rank (pJ)
> system.physmem.totalEnergy::0 375467686365 # Total energy per rank (pJ)
> system.physmem.totalEnergy::1 375407359050 # Total energy per rank (pJ)
> system.physmem.averagePower::0 693.032096 # Core power per rank (mW)
> system.physmem.averagePower::1 692.920745 # Core power per rank (mW)
> system.cpu.branchPred.lookups 156937341 # Number of BP lookups
> system.cpu.branchPred.condPredicted 106680042 # Number of conditional branches predicted
> system.cpu.branchPred.condIncorrect 12891228 # Number of conditional branches incorrect
> system.cpu.branchPred.BTBLookups 97536058 # Number of BTB lookups
> system.cpu.branchPred.BTBHits 81874318 # Number of BTB hits
300,302c273,276
< system.cpu.branchPred.BTBHitPct 77.806832 # BTB Hit Percentage
< system.cpu.branchPred.usedRAS 19441660 # Number of times the RAS was used to get a target.
< system.cpu.branchPred.RASInCorrect 1323 # Number of incorrect RAS predictions.
---
> system.cpu.branchPred.BTBHitPct 83.942615 # BTB Hit Percentage
> system.cpu.branchPred.usedRAS 19487919 # Number of times the RAS was used to get a target.
> system.cpu.branchPred.RASInCorrect 1320 # Number of incorrect RAS predictions.
> system.cpu_clk_domain.clock 500 # Clock period in ticks
388c362
< system.cpu.numCycles 1075652997 # number of cpu cycles simulated
---
> system.cpu.numCycles 1083562152 # number of cpu cycles simulated
393c367
< system.cpu.discardedOps 25219021 # Number of ops (including micro ops) which were discarded before commit
---
> system.cpu.discardedOps 22655429 # Number of ops (including micro ops) which were discarded before commit
395,403c369,502
< system.cpu.cpi 1.678989 # CPI: cycles per instruction
< system.cpu.ipc 0.595596 # IPC: instructions per cycle
< system.cpu.tickCycles 1020176456 # Number of cycles that the object actually ticked
< system.cpu.idleCycles 55476541 # Total number of cycles that the object has spent stopped
< system.cpu.icache.tags.replacements 23597 # number of replacements
< system.cpu.icache.tags.tagsinuse 1711.183580 # Cycle average of tags in use
< system.cpu.icache.tags.total_refs 289999264 # Total number of references to valid blocks.
< system.cpu.icache.tags.sampled_refs 25347 # Sample count of references to valid blocks.
< system.cpu.icache.tags.avg_refs 11441.167160 # Average number of references to valid blocks.
---
> system.cpu.cpi 1.691335 # CPI: cycles per instruction
> system.cpu.ipc 0.591249 # IPC: instructions per cycle
> system.cpu.tickCycles 1029140125 # Number of cycles that the object actually ticked
> system.cpu.idleCycles 54422027 # Total number of cycles that the object has spent stopped
> system.cpu.dcache.tags.replacements 778221 # number of replacements
> system.cpu.dcache.tags.tagsinuse 4092.644165 # Cycle average of tags in use
> system.cpu.dcache.tags.total_refs 378457747 # Total number of references to valid blocks.
> system.cpu.dcache.tags.sampled_refs 782317 # Sample count of references to valid blocks.
> system.cpu.dcache.tags.avg_refs 483.765209 # Average number of references to valid blocks.
> system.cpu.dcache.tags.warmup_cycle 752182250 # Cycle when the warmup percentage was hit.
> system.cpu.dcache.tags.occ_blocks::cpu.inst 4092.644165 # Average occupied blocks per requestor
> system.cpu.dcache.tags.occ_percent::cpu.inst 0.999181 # Average percentage of cache occupancy
> system.cpu.dcache.tags.occ_percent::total 0.999181 # Average percentage of cache occupancy
> system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id
> system.cpu.dcache.tags.age_task_id_blocks_1024::0 30 # Occupied blocks per task id
> system.cpu.dcache.tags.age_task_id_blocks_1024::1 174 # Occupied blocks per task id
> system.cpu.dcache.tags.age_task_id_blocks_1024::2 962 # Occupied blocks per task id
> system.cpu.dcache.tags.age_task_id_blocks_1024::3 1341 # Occupied blocks per task id
> system.cpu.dcache.tags.age_task_id_blocks_1024::4 1589 # Occupied blocks per task id
> system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
> system.cpu.dcache.tags.tag_accesses 759400731 # Number of tag accesses
> system.cpu.dcache.tags.data_accesses 759400731 # Number of data accesses
> system.cpu.dcache.ReadReq_hits::cpu.inst 249632505 # number of ReadReq hits
> system.cpu.dcache.ReadReq_hits::total 249632505 # number of ReadReq hits
> system.cpu.dcache.WriteReq_hits::cpu.inst 128813764 # number of WriteReq hits
> system.cpu.dcache.WriteReq_hits::total 128813764 # number of WriteReq hits
> system.cpu.dcache.LoadLockedReq_hits::cpu.inst 5739 # number of LoadLockedReq hits
> system.cpu.dcache.LoadLockedReq_hits::total 5739 # number of LoadLockedReq hits
> system.cpu.dcache.StoreCondReq_hits::cpu.inst 5739 # number of StoreCondReq hits
> system.cpu.dcache.StoreCondReq_hits::total 5739 # number of StoreCondReq hits
> system.cpu.dcache.demand_hits::cpu.inst 378446269 # number of demand (read+write) hits
> system.cpu.dcache.demand_hits::total 378446269 # number of demand (read+write) hits
> system.cpu.dcache.overall_hits::cpu.inst 378446269 # number of overall hits
> system.cpu.dcache.overall_hits::total 378446269 # number of overall hits
> system.cpu.dcache.ReadReq_misses::cpu.inst 713747 # number of ReadReq misses
> system.cpu.dcache.ReadReq_misses::total 713747 # number of ReadReq misses
> system.cpu.dcache.WriteReq_misses::cpu.inst 137713 # number of WriteReq misses
> system.cpu.dcache.WriteReq_misses::total 137713 # number of WriteReq misses
> system.cpu.dcache.demand_misses::cpu.inst 851460 # number of demand (read+write) misses
> system.cpu.dcache.demand_misses::total 851460 # number of demand (read+write) misses
> system.cpu.dcache.overall_misses::cpu.inst 851460 # number of overall misses
> system.cpu.dcache.overall_misses::total 851460 # number of overall misses
> system.cpu.dcache.ReadReq_miss_latency::cpu.inst 23050728217 # number of ReadReq miss cycles
> system.cpu.dcache.ReadReq_miss_latency::total 23050728217 # number of ReadReq miss cycles
> system.cpu.dcache.WriteReq_miss_latency::cpu.inst 9196889000 # number of WriteReq miss cycles
> system.cpu.dcache.WriteReq_miss_latency::total 9196889000 # number of WriteReq miss cycles
> system.cpu.dcache.demand_miss_latency::cpu.inst 32247617217 # number of demand (read+write) miss cycles
> system.cpu.dcache.demand_miss_latency::total 32247617217 # number of demand (read+write) miss cycles
> system.cpu.dcache.overall_miss_latency::cpu.inst 32247617217 # number of overall miss cycles
> system.cpu.dcache.overall_miss_latency::total 32247617217 # number of overall miss cycles
> system.cpu.dcache.ReadReq_accesses::cpu.inst 250346252 # number of ReadReq accesses(hits+misses)
> system.cpu.dcache.ReadReq_accesses::total 250346252 # number of ReadReq accesses(hits+misses)
> system.cpu.dcache.WriteReq_accesses::cpu.inst 128951477 # number of WriteReq accesses(hits+misses)
> system.cpu.dcache.WriteReq_accesses::total 128951477 # number of WriteReq accesses(hits+misses)
> system.cpu.dcache.LoadLockedReq_accesses::cpu.inst 5739 # number of LoadLockedReq accesses(hits+misses)
> system.cpu.dcache.LoadLockedReq_accesses::total 5739 # number of LoadLockedReq accesses(hits+misses)
> system.cpu.dcache.StoreCondReq_accesses::cpu.inst 5739 # number of StoreCondReq accesses(hits+misses)
> system.cpu.dcache.StoreCondReq_accesses::total 5739 # number of StoreCondReq accesses(hits+misses)
> system.cpu.dcache.demand_accesses::cpu.inst 379297729 # number of demand (read+write) accesses
> system.cpu.dcache.demand_accesses::total 379297729 # number of demand (read+write) accesses
> system.cpu.dcache.overall_accesses::cpu.inst 379297729 # number of overall (read+write) accesses
> system.cpu.dcache.overall_accesses::total 379297729 # number of overall (read+write) accesses
> system.cpu.dcache.ReadReq_miss_rate::cpu.inst 0.002851 # miss rate for ReadReq accesses
> system.cpu.dcache.ReadReq_miss_rate::total 0.002851 # miss rate for ReadReq accesses
> system.cpu.dcache.WriteReq_miss_rate::cpu.inst 0.001068 # miss rate for WriteReq accesses
> system.cpu.dcache.WriteReq_miss_rate::total 0.001068 # miss rate for WriteReq accesses
> system.cpu.dcache.demand_miss_rate::cpu.inst 0.002245 # miss rate for demand accesses
> system.cpu.dcache.demand_miss_rate::total 0.002245 # miss rate for demand accesses
> system.cpu.dcache.overall_miss_rate::cpu.inst 0.002245 # miss rate for overall accesses
> system.cpu.dcache.overall_miss_rate::total 0.002245 # miss rate for overall accesses
> system.cpu.dcache.ReadReq_avg_miss_latency::cpu.inst 32295.376677 # average ReadReq miss latency
> system.cpu.dcache.ReadReq_avg_miss_latency::total 32295.376677 # average ReadReq miss latency
> system.cpu.dcache.WriteReq_avg_miss_latency::cpu.inst 66783.012497 # average WriteReq miss latency
> system.cpu.dcache.WriteReq_avg_miss_latency::total 66783.012497 # average WriteReq miss latency
> system.cpu.dcache.demand_avg_miss_latency::cpu.inst 37873.320199 # average overall miss latency
> system.cpu.dcache.demand_avg_miss_latency::total 37873.320199 # average overall miss latency
> system.cpu.dcache.overall_avg_miss_latency::cpu.inst 37873.320199 # average overall miss latency
> system.cpu.dcache.overall_avg_miss_latency::total 37873.320199 # average overall miss latency
> system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
> system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
> system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
> system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
> system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
> system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
> system.cpu.dcache.fast_writes 0 # number of fast writes performed
> system.cpu.dcache.cache_copies 0 # number of cache copies performed
> system.cpu.dcache.writebacks::writebacks 91420 # number of writebacks
> system.cpu.dcache.writebacks::total 91420 # number of writebacks
> system.cpu.dcache.ReadReq_mshr_hits::cpu.inst 752 # number of ReadReq MSHR hits
> system.cpu.dcache.ReadReq_mshr_hits::total 752 # number of ReadReq MSHR hits
> system.cpu.dcache.WriteReq_mshr_hits::cpu.inst 68391 # number of WriteReq MSHR hits
> system.cpu.dcache.WriteReq_mshr_hits::total 68391 # number of WriteReq MSHR hits
> system.cpu.dcache.demand_mshr_hits::cpu.inst 69143 # number of demand (read+write) MSHR hits
> system.cpu.dcache.demand_mshr_hits::total 69143 # number of demand (read+write) MSHR hits
> system.cpu.dcache.overall_mshr_hits::cpu.inst 69143 # number of overall MSHR hits
> system.cpu.dcache.overall_mshr_hits::total 69143 # number of overall MSHR hits
> system.cpu.dcache.ReadReq_mshr_misses::cpu.inst 712995 # number of ReadReq MSHR misses
> system.cpu.dcache.ReadReq_mshr_misses::total 712995 # number of ReadReq MSHR misses
> system.cpu.dcache.WriteReq_mshr_misses::cpu.inst 69322 # number of WriteReq MSHR misses
> system.cpu.dcache.WriteReq_mshr_misses::total 69322 # number of WriteReq MSHR misses
> system.cpu.dcache.demand_mshr_misses::cpu.inst 782317 # number of demand (read+write) MSHR misses
> system.cpu.dcache.demand_mshr_misses::total 782317 # number of demand (read+write) MSHR misses
> system.cpu.dcache.overall_mshr_misses::cpu.inst 782317 # number of overall MSHR misses
> system.cpu.dcache.overall_mshr_misses::total 782317 # number of overall MSHR misses
> system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.inst 21540338778 # number of ReadReq MSHR miss cycles
> system.cpu.dcache.ReadReq_mshr_miss_latency::total 21540338778 # number of ReadReq MSHR miss cycles
> system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.inst 4529678750 # number of WriteReq MSHR miss cycles
> system.cpu.dcache.WriteReq_mshr_miss_latency::total 4529678750 # number of WriteReq MSHR miss cycles
> system.cpu.dcache.demand_mshr_miss_latency::cpu.inst 26070017528 # number of demand (read+write) MSHR miss cycles
> system.cpu.dcache.demand_mshr_miss_latency::total 26070017528 # number of demand (read+write) MSHR miss cycles
> system.cpu.dcache.overall_mshr_miss_latency::cpu.inst 26070017528 # number of overall MSHR miss cycles
> system.cpu.dcache.overall_mshr_miss_latency::total 26070017528 # number of overall MSHR miss cycles
> system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.inst 0.002848 # mshr miss rate for ReadReq accesses
> system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002848 # mshr miss rate for ReadReq accesses
> system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.inst 0.000538 # mshr miss rate for WriteReq accesses
> system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000538 # mshr miss rate for WriteReq accesses
> system.cpu.dcache.demand_mshr_miss_rate::cpu.inst 0.002063 # mshr miss rate for demand accesses
> system.cpu.dcache.demand_mshr_miss_rate::total 0.002063 # mshr miss rate for demand accesses
> system.cpu.dcache.overall_mshr_miss_rate::cpu.inst 0.002063 # mshr miss rate for overall accesses
> system.cpu.dcache.overall_mshr_miss_rate::total 0.002063 # mshr miss rate for overall accesses
> system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.inst 30211.065685 # average ReadReq mshr miss latency
> system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30211.065685 # average ReadReq mshr miss latency
> system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.inst 65342.586048 # average WriteReq mshr miss latency
> system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65342.586048 # average WriteReq mshr miss latency
> system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.inst 33324.109700 # average overall mshr miss latency
> system.cpu.dcache.demand_avg_mshr_miss_latency::total 33324.109700 # average overall mshr miss latency
> system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.inst 33324.109700 # average overall mshr miss latency
> system.cpu.dcache.overall_avg_mshr_miss_latency::total 33324.109700 # average overall mshr miss latency
> system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
> system.cpu.icache.tags.replacements 23590 # number of replacements
> system.cpu.icache.tags.tagsinuse 1712.180354 # Cycle average of tags in use
> system.cpu.icache.tags.total_refs 289921724 # Total number of references to valid blocks.
> system.cpu.icache.tags.sampled_refs 25341 # Sample count of references to valid blocks.
> system.cpu.icache.tags.avg_refs 11440.816227 # Average number of references to valid blocks.
405,438c504,537
< system.cpu.icache.tags.occ_blocks::cpu.inst 1711.183580 # Average occupied blocks per requestor
< system.cpu.icache.tags.occ_percent::cpu.inst 0.835539 # Average percentage of cache occupancy
< system.cpu.icache.tags.occ_percent::total 0.835539 # Average percentage of cache occupancy
< system.cpu.icache.tags.occ_task_id_blocks::1024 1750 # Occupied blocks per task id
< system.cpu.icache.tags.age_task_id_blocks_1024::0 58 # Occupied blocks per task id
< system.cpu.icache.tags.age_task_id_blocks_1024::1 94 # Occupied blocks per task id
< system.cpu.icache.tags.age_task_id_blocks_1024::4 1598 # Occupied blocks per task id
< system.cpu.icache.tags.occ_task_id_percent::1024 0.854492 # Percentage of cache occupancy per task id
< system.cpu.icache.tags.tag_accesses 580074571 # Number of tag accesses
< system.cpu.icache.tags.data_accesses 580074571 # Number of data accesses
< system.cpu.icache.ReadReq_hits::cpu.inst 289999264 # number of ReadReq hits
< system.cpu.icache.ReadReq_hits::total 289999264 # number of ReadReq hits
< system.cpu.icache.demand_hits::cpu.inst 289999264 # number of demand (read+write) hits
< system.cpu.icache.demand_hits::total 289999264 # number of demand (read+write) hits
< system.cpu.icache.overall_hits::cpu.inst 289999264 # number of overall hits
< system.cpu.icache.overall_hits::total 289999264 # number of overall hits
< system.cpu.icache.ReadReq_misses::cpu.inst 25348 # number of ReadReq misses
< system.cpu.icache.ReadReq_misses::total 25348 # number of ReadReq misses
< system.cpu.icache.demand_misses::cpu.inst 25348 # number of demand (read+write) misses
< system.cpu.icache.demand_misses::total 25348 # number of demand (read+write) misses
< system.cpu.icache.overall_misses::cpu.inst 25348 # number of overall misses
< system.cpu.icache.overall_misses::total 25348 # number of overall misses
< system.cpu.icache.ReadReq_miss_latency::cpu.inst 480691746 # number of ReadReq miss cycles
< system.cpu.icache.ReadReq_miss_latency::total 480691746 # number of ReadReq miss cycles
< system.cpu.icache.demand_miss_latency::cpu.inst 480691746 # number of demand (read+write) miss cycles
< system.cpu.icache.demand_miss_latency::total 480691746 # number of demand (read+write) miss cycles
< system.cpu.icache.overall_miss_latency::cpu.inst 480691746 # number of overall miss cycles
< system.cpu.icache.overall_miss_latency::total 480691746 # number of overall miss cycles
< system.cpu.icache.ReadReq_accesses::cpu.inst 290024612 # number of ReadReq accesses(hits+misses)
< system.cpu.icache.ReadReq_accesses::total 290024612 # number of ReadReq accesses(hits+misses)
< system.cpu.icache.demand_accesses::cpu.inst 290024612 # number of demand (read+write) accesses
< system.cpu.icache.demand_accesses::total 290024612 # number of demand (read+write) accesses
< system.cpu.icache.overall_accesses::cpu.inst 290024612 # number of overall (read+write) accesses
< system.cpu.icache.overall_accesses::total 290024612 # number of overall (read+write) accesses
---
> system.cpu.icache.tags.occ_blocks::cpu.inst 1712.180354 # Average occupied blocks per requestor
> system.cpu.icache.tags.occ_percent::cpu.inst 0.836026 # Average percentage of cache occupancy
> system.cpu.icache.tags.occ_percent::total 0.836026 # Average percentage of cache occupancy
> system.cpu.icache.tags.occ_task_id_blocks::1024 1751 # Occupied blocks per task id
> system.cpu.icache.tags.age_task_id_blocks_1024::0 57 # Occupied blocks per task id
> system.cpu.icache.tags.age_task_id_blocks_1024::1 92 # Occupied blocks per task id
> system.cpu.icache.tags.age_task_id_blocks_1024::4 1602 # Occupied blocks per task id
> system.cpu.icache.tags.occ_task_id_percent::1024 0.854980 # Percentage of cache occupancy per task id
> system.cpu.icache.tags.tag_accesses 579919473 # Number of tag accesses
> system.cpu.icache.tags.data_accesses 579919473 # Number of data accesses
> system.cpu.icache.ReadReq_hits::cpu.inst 289921724 # number of ReadReq hits
> system.cpu.icache.ReadReq_hits::total 289921724 # number of ReadReq hits
> system.cpu.icache.demand_hits::cpu.inst 289921724 # number of demand (read+write) hits
> system.cpu.icache.demand_hits::total 289921724 # number of demand (read+write) hits
> system.cpu.icache.overall_hits::cpu.inst 289921724 # number of overall hits
> system.cpu.icache.overall_hits::total 289921724 # number of overall hits
> system.cpu.icache.ReadReq_misses::cpu.inst 25342 # number of ReadReq misses
> system.cpu.icache.ReadReq_misses::total 25342 # number of ReadReq misses
> system.cpu.icache.demand_misses::cpu.inst 25342 # number of demand (read+write) misses
> system.cpu.icache.demand_misses::total 25342 # number of demand (read+write) misses
> system.cpu.icache.overall_misses::cpu.inst 25342 # number of overall misses
> system.cpu.icache.overall_misses::total 25342 # number of overall misses
> system.cpu.icache.ReadReq_miss_latency::cpu.inst 481750746 # number of ReadReq miss cycles
> system.cpu.icache.ReadReq_miss_latency::total 481750746 # number of ReadReq miss cycles
> system.cpu.icache.demand_miss_latency::cpu.inst 481750746 # number of demand (read+write) miss cycles
> system.cpu.icache.demand_miss_latency::total 481750746 # number of demand (read+write) miss cycles
> system.cpu.icache.overall_miss_latency::cpu.inst 481750746 # number of overall miss cycles
> system.cpu.icache.overall_miss_latency::total 481750746 # number of overall miss cycles
> system.cpu.icache.ReadReq_accesses::cpu.inst 289947066 # number of ReadReq accesses(hits+misses)
> system.cpu.icache.ReadReq_accesses::total 289947066 # number of ReadReq accesses(hits+misses)
> system.cpu.icache.demand_accesses::cpu.inst 289947066 # number of demand (read+write) accesses
> system.cpu.icache.demand_accesses::total 289947066 # number of demand (read+write) accesses
> system.cpu.icache.overall_accesses::cpu.inst 289947066 # number of overall (read+write) accesses
> system.cpu.icache.overall_accesses::total 289947066 # number of overall (read+write) accesses
445,450c544,549
< system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 18963.695203 # average ReadReq miss latency
< system.cpu.icache.ReadReq_avg_miss_latency::total 18963.695203 # average ReadReq miss latency
< system.cpu.icache.demand_avg_miss_latency::cpu.inst 18963.695203 # average overall miss latency
< system.cpu.icache.demand_avg_miss_latency::total 18963.695203 # average overall miss latency
< system.cpu.icache.overall_avg_miss_latency::cpu.inst 18963.695203 # average overall miss latency
< system.cpu.icache.overall_avg_miss_latency::total 18963.695203 # average overall miss latency
---
> system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 19009.973404 # average ReadReq miss latency
> system.cpu.icache.ReadReq_avg_miss_latency::total 19009.973404 # average ReadReq miss latency
> system.cpu.icache.demand_avg_miss_latency::cpu.inst 19009.973404 # average overall miss latency
> system.cpu.icache.demand_avg_miss_latency::total 19009.973404 # average overall miss latency
> system.cpu.icache.overall_avg_miss_latency::cpu.inst 19009.973404 # average overall miss latency
> system.cpu.icache.overall_avg_miss_latency::total 19009.973404 # average overall miss latency
459,470c558,569
< system.cpu.icache.ReadReq_mshr_misses::cpu.inst 25348 # number of ReadReq MSHR misses
< system.cpu.icache.ReadReq_mshr_misses::total 25348 # number of ReadReq MSHR misses
< system.cpu.icache.demand_mshr_misses::cpu.inst 25348 # number of demand (read+write) MSHR misses
< system.cpu.icache.demand_mshr_misses::total 25348 # number of demand (read+write) MSHR misses
< system.cpu.icache.overall_mshr_misses::cpu.inst 25348 # number of overall MSHR misses
< system.cpu.icache.overall_mshr_misses::total 25348 # number of overall MSHR misses
< system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 428895254 # number of ReadReq MSHR miss cycles
< system.cpu.icache.ReadReq_mshr_miss_latency::total 428895254 # number of ReadReq MSHR miss cycles
< system.cpu.icache.demand_mshr_miss_latency::cpu.inst 428895254 # number of demand (read+write) MSHR miss cycles
< system.cpu.icache.demand_mshr_miss_latency::total 428895254 # number of demand (read+write) MSHR miss cycles
< system.cpu.icache.overall_mshr_miss_latency::cpu.inst 428895254 # number of overall MSHR miss cycles
< system.cpu.icache.overall_mshr_miss_latency::total 428895254 # number of overall MSHR miss cycles
---
> system.cpu.icache.ReadReq_mshr_misses::cpu.inst 25342 # number of ReadReq MSHR misses
> system.cpu.icache.ReadReq_mshr_misses::total 25342 # number of ReadReq MSHR misses
> system.cpu.icache.demand_mshr_misses::cpu.inst 25342 # number of demand (read+write) MSHR misses
> system.cpu.icache.demand_mshr_misses::total 25342 # number of demand (read+write) MSHR misses
> system.cpu.icache.overall_mshr_misses::cpu.inst 25342 # number of overall MSHR misses
> system.cpu.icache.overall_mshr_misses::total 25342 # number of overall MSHR misses
> system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 429966254 # number of ReadReq MSHR miss cycles
> system.cpu.icache.ReadReq_mshr_miss_latency::total 429966254 # number of ReadReq MSHR miss cycles
> system.cpu.icache.demand_mshr_miss_latency::cpu.inst 429966254 # number of demand (read+write) MSHR miss cycles
> system.cpu.icache.demand_mshr_miss_latency::total 429966254 # number of demand (read+write) MSHR miss cycles
> system.cpu.icache.overall_mshr_miss_latency::cpu.inst 429966254 # number of overall MSHR miss cycles
> system.cpu.icache.overall_mshr_miss_latency::total 429966254 # number of overall MSHR miss cycles
477,482c576,581
< system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 16920.279864 # average ReadReq mshr miss latency
< system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16920.279864 # average ReadReq mshr miss latency
< system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 16920.279864 # average overall mshr miss latency
< system.cpu.icache.demand_avg_mshr_miss_latency::total 16920.279864 # average overall mshr miss latency
< system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 16920.279864 # average overall mshr miss latency
< system.cpu.icache.overall_avg_mshr_miss_latency::total 16920.279864 # average overall mshr miss latency
---
> system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 16966.547786 # average ReadReq mshr miss latency
> system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16966.547786 # average ReadReq mshr miss latency
> system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 16966.547786 # average overall mshr miss latency
> system.cpu.icache.demand_avg_mshr_miss_latency::total 16966.547786 # average overall mshr miss latency
> system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 16966.547786 # average overall mshr miss latency
> system.cpu.icache.overall_avg_mshr_miss_latency::total 16966.547786 # average overall mshr miss latency
484,521c583,587
< system.cpu.toL2Bus.trans_dist::ReadReq 738445 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::ReadResp 738444 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::Writeback 91420 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::ReadExReq 69323 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::ReadExResp 69323 # Transaction distribution
< system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 50695 # Packet count per connected master and slave (bytes)
< system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 1656260 # Packet count per connected master and slave (bytes)
< system.cpu.toL2Bus.pkt_count::total 1706955 # Packet count per connected master and slave (bytes)
< system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1622208 # Cumulative packet size per connected master and slave (bytes)
< system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 55925760 # Cumulative packet size per connected master and slave (bytes)
< system.cpu.toL2Bus.pkt_size::total 57547968 # Cumulative packet size per connected master and slave (bytes)
< system.cpu.toL2Bus.snoops 0 # Total snoops (count)
< system.cpu.toL2Bus.snoop_fanout::samples 899188 # Request fanout histogram
< system.cpu.toL2Bus.snoop_fanout::mean 5 # Request fanout histogram
< system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram
< system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
< system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
< system.cpu.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram
< system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram
< system.cpu.toL2Bus.snoop_fanout::3 0 0.00% 0.00% # Request fanout histogram
< system.cpu.toL2Bus.snoop_fanout::4 0 0.00% 0.00% # Request fanout histogram
< system.cpu.toL2Bus.snoop_fanout::5 899188 100.00% 100.00% # Request fanout histogram
< system.cpu.toL2Bus.snoop_fanout::6 0 0.00% 100.00% # Request fanout histogram
< system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
< system.cpu.toL2Bus.snoop_fanout::min_value 5 # Request fanout histogram
< system.cpu.toL2Bus.snoop_fanout::max_value 5 # Request fanout histogram
< system.cpu.toL2Bus.snoop_fanout::total 899188 # Request fanout histogram
< system.cpu.toL2Bus.reqLayer0.occupancy 541014000 # Layer occupancy (ticks)
< system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%)
< system.cpu.toL2Bus.respLayer0.occupancy 38571746 # Layer occupancy (ticks)
< system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
< system.cpu.toL2Bus.respLayer1.occupancy 1224928725 # Layer occupancy (ticks)
< system.cpu.toL2Bus.respLayer1.utilization 0.2 # Layer utilization (%)
< system.cpu.l2cache.tags.replacements 257750 # number of replacements
< system.cpu.l2cache.tags.tagsinuse 32583.011088 # Cycle average of tags in use
< system.cpu.l2cache.tags.total_refs 539180 # Total number of references to valid blocks.
< system.cpu.l2cache.tags.sampled_refs 290494 # Sample count of references to valid blocks.
< system.cpu.l2cache.tags.avg_refs 1.856080 # Average number of references to valid blocks.
---
> system.cpu.l2cache.tags.replacements 257749 # number of replacements
> system.cpu.l2cache.tags.tagsinuse 32583.074549 # Cycle average of tags in use
> system.cpu.l2cache.tags.total_refs 539070 # Total number of references to valid blocks.
> system.cpu.l2cache.tags.sampled_refs 290493 # Sample count of references to valid blocks.
> system.cpu.l2cache.tags.avg_refs 1.855707 # Average number of references to valid blocks.
523,527c589,593
< system.cpu.l2cache.tags.occ_blocks::writebacks 2866.114553 # Average occupied blocks per requestor
< system.cpu.l2cache.tags.occ_blocks::cpu.inst 29716.896535 # Average occupied blocks per requestor
< system.cpu.l2cache.tags.occ_percent::writebacks 0.087467 # Average percentage of cache occupancy
< system.cpu.l2cache.tags.occ_percent::cpu.inst 0.906888 # Average percentage of cache occupancy
< system.cpu.l2cache.tags.occ_percent::total 0.994355 # Average percentage of cache occupancy
---
> system.cpu.l2cache.tags.occ_blocks::writebacks 2860.585859 # Average occupied blocks per requestor
> system.cpu.l2cache.tags.occ_blocks::cpu.inst 29722.488690 # Average occupied blocks per requestor
> system.cpu.l2cache.tags.occ_percent::writebacks 0.087298 # Average percentage of cache occupancy
> system.cpu.l2cache.tags.occ_percent::cpu.inst 0.907058 # Average percentage of cache occupancy
> system.cpu.l2cache.tags.occ_percent::total 0.994357 # Average percentage of cache occupancy
529,533c595,599
< system.cpu.l2cache.tags.age_task_id_blocks_1024::0 82 # Occupied blocks per task id
< system.cpu.l2cache.tags.age_task_id_blocks_1024::1 150 # Occupied blocks per task id
< system.cpu.l2cache.tags.age_task_id_blocks_1024::2 292 # Occupied blocks per task id
< system.cpu.l2cache.tags.age_task_id_blocks_1024::3 2831 # Occupied blocks per task id
< system.cpu.l2cache.tags.age_task_id_blocks_1024::4 29389 # Occupied blocks per task id
---
> system.cpu.l2cache.tags.age_task_id_blocks_1024::0 81 # Occupied blocks per task id
> system.cpu.l2cache.tags.age_task_id_blocks_1024::1 149 # Occupied blocks per task id
> system.cpu.l2cache.tags.age_task_id_blocks_1024::2 288 # Occupied blocks per task id
> system.cpu.l2cache.tags.age_task_id_blocks_1024::3 2800 # Occupied blocks per task id
> system.cpu.l2cache.tags.age_task_id_blocks_1024::4 29426 # Occupied blocks per task id
535,538c601,604
< system.cpu.l2cache.tags.tag_accesses 7553321 # Number of tag accesses
< system.cpu.l2cache.tags.data_accesses 7553321 # Number of data accesses
< system.cpu.l2cache.ReadReq_hits::cpu.inst 513976 # number of ReadReq hits
< system.cpu.l2cache.ReadReq_hits::total 513976 # number of ReadReq hits
---
> system.cpu.l2cache.tags.tag_accesses 7552447 # Number of tag accesses
> system.cpu.l2cache.tags.data_accesses 7552447 # Number of data accesses
> system.cpu.l2cache.ReadReq_hits::cpu.inst 513866 # number of ReadReq hits
> system.cpu.l2cache.ReadReq_hits::total 513866 # number of ReadReq hits
543,564c609,630
< system.cpu.l2cache.demand_hits::cpu.inst 517207 # number of demand (read+write) hits
< system.cpu.l2cache.demand_hits::total 517207 # number of demand (read+write) hits
< system.cpu.l2cache.overall_hits::cpu.inst 517207 # number of overall hits
< system.cpu.l2cache.overall_hits::total 517207 # number of overall hits
< system.cpu.l2cache.ReadReq_misses::cpu.inst 224469 # number of ReadReq misses
< system.cpu.l2cache.ReadReq_misses::total 224469 # number of ReadReq misses
< system.cpu.l2cache.ReadExReq_misses::cpu.inst 66092 # number of ReadExReq misses
< system.cpu.l2cache.ReadExReq_misses::total 66092 # number of ReadExReq misses
< system.cpu.l2cache.demand_misses::cpu.inst 290561 # number of demand (read+write) misses
< system.cpu.l2cache.demand_misses::total 290561 # number of demand (read+write) misses
< system.cpu.l2cache.overall_misses::cpu.inst 290561 # number of overall misses
< system.cpu.l2cache.overall_misses::total 290561 # number of overall misses
< system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 16739408750 # number of ReadReq miss cycles
< system.cpu.l2cache.ReadReq_miss_latency::total 16739408750 # number of ReadReq miss cycles
< system.cpu.l2cache.ReadExReq_miss_latency::cpu.inst 4422117750 # number of ReadExReq miss cycles
< system.cpu.l2cache.ReadExReq_miss_latency::total 4422117750 # number of ReadExReq miss cycles
< system.cpu.l2cache.demand_miss_latency::cpu.inst 21161526500 # number of demand (read+write) miss cycles
< system.cpu.l2cache.demand_miss_latency::total 21161526500 # number of demand (read+write) miss cycles
< system.cpu.l2cache.overall_miss_latency::cpu.inst 21161526500 # number of overall miss cycles
< system.cpu.l2cache.overall_miss_latency::total 21161526500 # number of overall miss cycles
< system.cpu.l2cache.ReadReq_accesses::cpu.inst 738445 # number of ReadReq accesses(hits+misses)
< system.cpu.l2cache.ReadReq_accesses::total 738445 # number of ReadReq accesses(hits+misses)
---
> system.cpu.l2cache.demand_hits::cpu.inst 517097 # number of demand (read+write) hits
> system.cpu.l2cache.demand_hits::total 517097 # number of demand (read+write) hits
> system.cpu.l2cache.overall_hits::cpu.inst 517097 # number of overall hits
> system.cpu.l2cache.overall_hits::total 517097 # number of overall hits
> system.cpu.l2cache.ReadReq_misses::cpu.inst 224471 # number of ReadReq misses
> system.cpu.l2cache.ReadReq_misses::total 224471 # number of ReadReq misses
> system.cpu.l2cache.ReadExReq_misses::cpu.inst 66091 # number of ReadExReq misses
> system.cpu.l2cache.ReadExReq_misses::total 66091 # number of ReadExReq misses
> system.cpu.l2cache.demand_misses::cpu.inst 290562 # number of demand (read+write) misses
> system.cpu.l2cache.demand_misses::total 290562 # number of demand (read+write) misses
> system.cpu.l2cache.overall_misses::cpu.inst 290562 # number of overall misses
> system.cpu.l2cache.overall_misses::total 290562 # number of overall misses
> system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 16093224000 # number of ReadReq miss cycles
> system.cpu.l2cache.ReadReq_miss_latency::total 16093224000 # number of ReadReq miss cycles
> system.cpu.l2cache.ReadExReq_miss_latency::cpu.inst 4428044750 # number of ReadExReq miss cycles
> system.cpu.l2cache.ReadExReq_miss_latency::total 4428044750 # number of ReadExReq miss cycles
> system.cpu.l2cache.demand_miss_latency::cpu.inst 20521268750 # number of demand (read+write) miss cycles
> system.cpu.l2cache.demand_miss_latency::total 20521268750 # number of demand (read+write) miss cycles
> system.cpu.l2cache.overall_miss_latency::cpu.inst 20521268750 # number of overall miss cycles
> system.cpu.l2cache.overall_miss_latency::total 20521268750 # number of overall miss cycles
> system.cpu.l2cache.ReadReq_accesses::cpu.inst 738337 # number of ReadReq accesses(hits+misses)
> system.cpu.l2cache.ReadReq_accesses::total 738337 # number of ReadReq accesses(hits+misses)
567,588c633,654
< system.cpu.l2cache.ReadExReq_accesses::cpu.inst 69323 # number of ReadExReq accesses(hits+misses)
< system.cpu.l2cache.ReadExReq_accesses::total 69323 # number of ReadExReq accesses(hits+misses)
< system.cpu.l2cache.demand_accesses::cpu.inst 807768 # number of demand (read+write) accesses
< system.cpu.l2cache.demand_accesses::total 807768 # number of demand (read+write) accesses
< system.cpu.l2cache.overall_accesses::cpu.inst 807768 # number of overall (read+write) accesses
< system.cpu.l2cache.overall_accesses::total 807768 # number of overall (read+write) accesses
< system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.303975 # miss rate for ReadReq accesses
< system.cpu.l2cache.ReadReq_miss_rate::total 0.303975 # miss rate for ReadReq accesses
< system.cpu.l2cache.ReadExReq_miss_rate::cpu.inst 0.953392 # miss rate for ReadExReq accesses
< system.cpu.l2cache.ReadExReq_miss_rate::total 0.953392 # miss rate for ReadExReq accesses
< system.cpu.l2cache.demand_miss_rate::cpu.inst 0.359708 # miss rate for demand accesses
< system.cpu.l2cache.demand_miss_rate::total 0.359708 # miss rate for demand accesses
< system.cpu.l2cache.overall_miss_rate::cpu.inst 0.359708 # miss rate for overall accesses
< system.cpu.l2cache.overall_miss_rate::total 0.359708 # miss rate for overall accesses
< system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 74573.365364 # average ReadReq miss latency
< system.cpu.l2cache.ReadReq_avg_miss_latency::total 74573.365364 # average ReadReq miss latency
< system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.inst 66908.517672 # average ReadExReq miss latency
< system.cpu.l2cache.ReadExReq_avg_miss_latency::total 66908.517672 # average ReadExReq miss latency
< system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 72829.892862 # average overall miss latency
< system.cpu.l2cache.demand_avg_miss_latency::total 72829.892862 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 72829.892862 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::total 72829.892862 # average overall miss latency
---
> system.cpu.l2cache.ReadExReq_accesses::cpu.inst 69322 # number of ReadExReq accesses(hits+misses)
> system.cpu.l2cache.ReadExReq_accesses::total 69322 # number of ReadExReq accesses(hits+misses)
> system.cpu.l2cache.demand_accesses::cpu.inst 807659 # number of demand (read+write) accesses
> system.cpu.l2cache.demand_accesses::total 807659 # number of demand (read+write) accesses
> system.cpu.l2cache.overall_accesses::cpu.inst 807659 # number of overall (read+write) accesses
> system.cpu.l2cache.overall_accesses::total 807659 # number of overall (read+write) accesses
> system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.304022 # miss rate for ReadReq accesses
> system.cpu.l2cache.ReadReq_miss_rate::total 0.304022 # miss rate for ReadReq accesses
> system.cpu.l2cache.ReadExReq_miss_rate::cpu.inst 0.953391 # miss rate for ReadExReq accesses
> system.cpu.l2cache.ReadExReq_miss_rate::total 0.953391 # miss rate for ReadExReq accesses
> system.cpu.l2cache.demand_miss_rate::cpu.inst 0.359758 # miss rate for demand accesses
> system.cpu.l2cache.demand_miss_rate::total 0.359758 # miss rate for demand accesses
> system.cpu.l2cache.overall_miss_rate::cpu.inst 0.359758 # miss rate for overall accesses
> system.cpu.l2cache.overall_miss_rate::total 0.359758 # miss rate for overall accesses
> system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 71694.000561 # average ReadReq miss latency
> system.cpu.l2cache.ReadReq_avg_miss_latency::total 71694.000561 # average ReadReq miss latency
> system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.inst 66999.209423 # average ReadExReq miss latency
> system.cpu.l2cache.ReadExReq_avg_miss_latency::total 66999.209423 # average ReadExReq miss latency
> system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 70626.127126 # average overall miss latency
> system.cpu.l2cache.demand_avg_miss_latency::total 70626.127126 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 70626.127126 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::total 70626.127126 # average overall miss latency
599,636c665,702
< system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 29 # number of ReadReq MSHR hits
< system.cpu.l2cache.ReadReq_mshr_hits::total 29 # number of ReadReq MSHR hits
< system.cpu.l2cache.demand_mshr_hits::cpu.inst 29 # number of demand (read+write) MSHR hits
< system.cpu.l2cache.demand_mshr_hits::total 29 # number of demand (read+write) MSHR hits
< system.cpu.l2cache.overall_mshr_hits::cpu.inst 29 # number of overall MSHR hits
< system.cpu.l2cache.overall_mshr_hits::total 29 # number of overall MSHR hits
< system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 224440 # number of ReadReq MSHR misses
< system.cpu.l2cache.ReadReq_mshr_misses::total 224440 # number of ReadReq MSHR misses
< system.cpu.l2cache.ReadExReq_mshr_misses::cpu.inst 66092 # number of ReadExReq MSHR misses
< system.cpu.l2cache.ReadExReq_mshr_misses::total 66092 # number of ReadExReq MSHR misses
< system.cpu.l2cache.demand_mshr_misses::cpu.inst 290532 # number of demand (read+write) MSHR misses
< system.cpu.l2cache.demand_mshr_misses::total 290532 # number of demand (read+write) MSHR misses
< system.cpu.l2cache.overall_mshr_misses::cpu.inst 290532 # number of overall MSHR misses
< system.cpu.l2cache.overall_mshr_misses::total 290532 # number of overall MSHR misses
< system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 13904175250 # number of ReadReq MSHR miss cycles
< system.cpu.l2cache.ReadReq_mshr_miss_latency::total 13904175250 # number of ReadReq MSHR miss cycles
< system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.inst 3593710250 # number of ReadExReq MSHR miss cycles
< system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3593710250 # number of ReadExReq MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 17497885500 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::total 17497885500 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 17497885500 # number of overall MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::total 17497885500 # number of overall MSHR miss cycles
< system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.303936 # mshr miss rate for ReadReq accesses
< system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.303936 # mshr miss rate for ReadReq accesses
< system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.inst 0.953392 # mshr miss rate for ReadExReq accesses
< system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.953392 # mshr miss rate for ReadExReq accesses
< system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.359673 # mshr miss rate for demand accesses
< system.cpu.l2cache.demand_mshr_miss_rate::total 0.359673 # mshr miss rate for demand accesses
< system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.359673 # mshr miss rate for overall accesses
< system.cpu.l2cache.overall_mshr_miss_rate::total 0.359673 # mshr miss rate for overall accesses
< system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 61950.522411 # average ReadReq mshr miss latency
< system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 61950.522411 # average ReadReq mshr miss latency
< system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.inst 54374.360740 # average ReadExReq mshr miss latency
< system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 54374.360740 # average ReadExReq mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 60227.050721 # average overall mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::total 60227.050721 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 60227.050721 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::total 60227.050721 # average overall mshr miss latency
---
> system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 32 # number of ReadReq MSHR hits
> system.cpu.l2cache.ReadReq_mshr_hits::total 32 # number of ReadReq MSHR hits
> system.cpu.l2cache.demand_mshr_hits::cpu.inst 32 # number of demand (read+write) MSHR hits
> system.cpu.l2cache.demand_mshr_hits::total 32 # number of demand (read+write) MSHR hits
> system.cpu.l2cache.overall_mshr_hits::cpu.inst 32 # number of overall MSHR hits
> system.cpu.l2cache.overall_mshr_hits::total 32 # number of overall MSHR hits
> system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 224439 # number of ReadReq MSHR misses
> system.cpu.l2cache.ReadReq_mshr_misses::total 224439 # number of ReadReq MSHR misses
> system.cpu.l2cache.ReadExReq_mshr_misses::cpu.inst 66091 # number of ReadExReq MSHR misses
> system.cpu.l2cache.ReadExReq_mshr_misses::total 66091 # number of ReadExReq MSHR misses
> system.cpu.l2cache.demand_mshr_misses::cpu.inst 290530 # number of demand (read+write) MSHR misses
> system.cpu.l2cache.demand_mshr_misses::total 290530 # number of demand (read+write) MSHR misses
> system.cpu.l2cache.overall_mshr_misses::cpu.inst 290530 # number of overall MSHR misses
> system.cpu.l2cache.overall_mshr_misses::total 290530 # number of overall MSHR misses
> system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 13281416250 # number of ReadReq MSHR miss cycles
> system.cpu.l2cache.ReadReq_mshr_miss_latency::total 13281416250 # number of ReadReq MSHR miss cycles
> system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.inst 3575940250 # number of ReadExReq MSHR miss cycles
> system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3575940250 # number of ReadExReq MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 16857356500 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::total 16857356500 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 16857356500 # number of overall MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::total 16857356500 # number of overall MSHR miss cycles
> system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.303979 # mshr miss rate for ReadReq accesses
> system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.303979 # mshr miss rate for ReadReq accesses
> system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.inst 0.953391 # mshr miss rate for ReadExReq accesses
> system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.953391 # mshr miss rate for ReadExReq accesses
> system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.359719 # mshr miss rate for demand accesses
> system.cpu.l2cache.demand_mshr_miss_rate::total 0.359719 # mshr miss rate for demand accesses
> system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.359719 # mshr miss rate for overall accesses
> system.cpu.l2cache.overall_mshr_miss_rate::total 0.359719 # mshr miss rate for overall accesses
> system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 59176.062315 # average ReadReq mshr miss latency
> system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 59176.062315 # average ReadReq mshr miss latency
> system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.inst 54106.311752 # average ReadExReq mshr miss latency
> system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 54106.311752 # average ReadExReq mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 58022.773896 # average overall mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::total 58022.773896 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 58022.773896 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::total 58022.773896 # average overall mshr miss latency
638,762c704,760
< system.cpu.dcache.tags.replacements 778324 # number of replacements
< system.cpu.dcache.tags.tagsinuse 4092.650508 # Cycle average of tags in use
< system.cpu.dcache.tags.total_refs 378453595 # Total number of references to valid blocks.
< system.cpu.dcache.tags.sampled_refs 782420 # Sample count of references to valid blocks.
< system.cpu.dcache.tags.avg_refs 483.696218 # Average number of references to valid blocks.
< system.cpu.dcache.tags.warmup_cycle 745524250 # Cycle when the warmup percentage was hit.
< system.cpu.dcache.tags.occ_blocks::cpu.inst 4092.650508 # Average occupied blocks per requestor
< system.cpu.dcache.tags.occ_percent::cpu.inst 0.999182 # Average percentage of cache occupancy
< system.cpu.dcache.tags.occ_percent::total 0.999182 # Average percentage of cache occupancy
< system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id
< system.cpu.dcache.tags.age_task_id_blocks_1024::0 30 # Occupied blocks per task id
< system.cpu.dcache.tags.age_task_id_blocks_1024::1 172 # Occupied blocks per task id
< system.cpu.dcache.tags.age_task_id_blocks_1024::2 963 # Occupied blocks per task id
< system.cpu.dcache.tags.age_task_id_blocks_1024::3 1354 # Occupied blocks per task id
< system.cpu.dcache.tags.age_task_id_blocks_1024::4 1577 # Occupied blocks per task id
< system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
< system.cpu.dcache.tags.tag_accesses 759392478 # Number of tag accesses
< system.cpu.dcache.tags.data_accesses 759392478 # Number of data accesses
< system.cpu.dcache.ReadReq_hits::cpu.inst 249628224 # number of ReadReq hits
< system.cpu.dcache.ReadReq_hits::total 249628224 # number of ReadReq hits
< system.cpu.dcache.WriteReq_hits::cpu.inst 128813893 # number of WriteReq hits
< system.cpu.dcache.WriteReq_hits::total 128813893 # number of WriteReq hits
< system.cpu.dcache.LoadLockedReq_hits::cpu.inst 5739 # number of LoadLockedReq hits
< system.cpu.dcache.LoadLockedReq_hits::total 5739 # number of LoadLockedReq hits
< system.cpu.dcache.StoreCondReq_hits::cpu.inst 5739 # number of StoreCondReq hits
< system.cpu.dcache.StoreCondReq_hits::total 5739 # number of StoreCondReq hits
< system.cpu.dcache.demand_hits::cpu.inst 378442117 # number of demand (read+write) hits
< system.cpu.dcache.demand_hits::total 378442117 # number of demand (read+write) hits
< system.cpu.dcache.overall_hits::cpu.inst 378442117 # number of overall hits
< system.cpu.dcache.overall_hits::total 378442117 # number of overall hits
< system.cpu.dcache.ReadReq_misses::cpu.inst 713850 # number of ReadReq misses
< system.cpu.dcache.ReadReq_misses::total 713850 # number of ReadReq misses
< system.cpu.dcache.WriteReq_misses::cpu.inst 137584 # number of WriteReq misses
< system.cpu.dcache.WriteReq_misses::total 137584 # number of WriteReq misses
< system.cpu.dcache.demand_misses::cpu.inst 851434 # number of demand (read+write) misses
< system.cpu.dcache.demand_misses::total 851434 # number of demand (read+write) misses
< system.cpu.dcache.overall_misses::cpu.inst 851434 # number of overall misses
< system.cpu.dcache.overall_misses::total 851434 # number of overall misses
< system.cpu.dcache.ReadReq_miss_latency::cpu.inst 23700601220 # number of ReadReq miss cycles
< system.cpu.dcache.ReadReq_miss_latency::total 23700601220 # number of ReadReq miss cycles
< system.cpu.dcache.WriteReq_miss_latency::cpu.inst 9183787250 # number of WriteReq miss cycles
< system.cpu.dcache.WriteReq_miss_latency::total 9183787250 # number of WriteReq miss cycles
< system.cpu.dcache.demand_miss_latency::cpu.inst 32884388470 # number of demand (read+write) miss cycles
< system.cpu.dcache.demand_miss_latency::total 32884388470 # number of demand (read+write) miss cycles
< system.cpu.dcache.overall_miss_latency::cpu.inst 32884388470 # number of overall miss cycles
< system.cpu.dcache.overall_miss_latency::total 32884388470 # number of overall miss cycles
< system.cpu.dcache.ReadReq_accesses::cpu.inst 250342074 # number of ReadReq accesses(hits+misses)
< system.cpu.dcache.ReadReq_accesses::total 250342074 # number of ReadReq accesses(hits+misses)
< system.cpu.dcache.WriteReq_accesses::cpu.inst 128951477 # number of WriteReq accesses(hits+misses)
< system.cpu.dcache.WriteReq_accesses::total 128951477 # number of WriteReq accesses(hits+misses)
< system.cpu.dcache.LoadLockedReq_accesses::cpu.inst 5739 # number of LoadLockedReq accesses(hits+misses)
< system.cpu.dcache.LoadLockedReq_accesses::total 5739 # number of LoadLockedReq accesses(hits+misses)
< system.cpu.dcache.StoreCondReq_accesses::cpu.inst 5739 # number of StoreCondReq accesses(hits+misses)
< system.cpu.dcache.StoreCondReq_accesses::total 5739 # number of StoreCondReq accesses(hits+misses)
< system.cpu.dcache.demand_accesses::cpu.inst 379293551 # number of demand (read+write) accesses
< system.cpu.dcache.demand_accesses::total 379293551 # number of demand (read+write) accesses
< system.cpu.dcache.overall_accesses::cpu.inst 379293551 # number of overall (read+write) accesses
< system.cpu.dcache.overall_accesses::total 379293551 # number of overall (read+write) accesses
< system.cpu.dcache.ReadReq_miss_rate::cpu.inst 0.002851 # miss rate for ReadReq accesses
< system.cpu.dcache.ReadReq_miss_rate::total 0.002851 # miss rate for ReadReq accesses
< system.cpu.dcache.WriteReq_miss_rate::cpu.inst 0.001067 # miss rate for WriteReq accesses
< system.cpu.dcache.WriteReq_miss_rate::total 0.001067 # miss rate for WriteReq accesses
< system.cpu.dcache.demand_miss_rate::cpu.inst 0.002245 # miss rate for demand accesses
< system.cpu.dcache.demand_miss_rate::total 0.002245 # miss rate for demand accesses
< system.cpu.dcache.overall_miss_rate::cpu.inst 0.002245 # miss rate for overall accesses
< system.cpu.dcache.overall_miss_rate::total 0.002245 # miss rate for overall accesses
< system.cpu.dcache.ReadReq_avg_miss_latency::cpu.inst 33201.094376 # average ReadReq miss latency
< system.cpu.dcache.ReadReq_avg_miss_latency::total 33201.094376 # average ReadReq miss latency
< system.cpu.dcache.WriteReq_avg_miss_latency::cpu.inst 66750.401573 # average WriteReq miss latency
< system.cpu.dcache.WriteReq_avg_miss_latency::total 66750.401573 # average WriteReq miss latency
< system.cpu.dcache.demand_avg_miss_latency::cpu.inst 38622.357658 # average overall miss latency
< system.cpu.dcache.demand_avg_miss_latency::total 38622.357658 # average overall miss latency
< system.cpu.dcache.overall_avg_miss_latency::cpu.inst 38622.357658 # average overall miss latency
< system.cpu.dcache.overall_avg_miss_latency::total 38622.357658 # average overall miss latency
< system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
< system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
< system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
< system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
< system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
< system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
< system.cpu.dcache.fast_writes 0 # number of fast writes performed
< system.cpu.dcache.cache_copies 0 # number of cache copies performed
< system.cpu.dcache.writebacks::writebacks 91420 # number of writebacks
< system.cpu.dcache.writebacks::total 91420 # number of writebacks
< system.cpu.dcache.ReadReq_mshr_hits::cpu.inst 753 # number of ReadReq MSHR hits
< system.cpu.dcache.ReadReq_mshr_hits::total 753 # number of ReadReq MSHR hits
< system.cpu.dcache.WriteReq_mshr_hits::cpu.inst 68261 # number of WriteReq MSHR hits
< system.cpu.dcache.WriteReq_mshr_hits::total 68261 # number of WriteReq MSHR hits
< system.cpu.dcache.demand_mshr_hits::cpu.inst 69014 # number of demand (read+write) MSHR hits
< system.cpu.dcache.demand_mshr_hits::total 69014 # number of demand (read+write) MSHR hits
< system.cpu.dcache.overall_mshr_hits::cpu.inst 69014 # number of overall MSHR hits
< system.cpu.dcache.overall_mshr_hits::total 69014 # number of overall MSHR hits
< system.cpu.dcache.ReadReq_mshr_misses::cpu.inst 713097 # number of ReadReq MSHR misses
< system.cpu.dcache.ReadReq_mshr_misses::total 713097 # number of ReadReq MSHR misses
< system.cpu.dcache.WriteReq_mshr_misses::cpu.inst 69323 # number of WriteReq MSHR misses
< system.cpu.dcache.WriteReq_mshr_misses::total 69323 # number of WriteReq MSHR misses
< system.cpu.dcache.demand_mshr_misses::cpu.inst 782420 # number of demand (read+write) MSHR misses
< system.cpu.dcache.demand_mshr_misses::total 782420 # number of demand (read+write) MSHR misses
< system.cpu.dcache.overall_mshr_misses::cpu.inst 782420 # number of overall MSHR misses
< system.cpu.dcache.overall_mshr_misses::total 782420 # number of overall MSHR misses
< system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.inst 22188801525 # number of ReadReq MSHR miss cycles
< system.cpu.dcache.ReadReq_mshr_miss_latency::total 22188801525 # number of ReadReq MSHR miss cycles
< system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.inst 4523752250 # number of WriteReq MSHR miss cycles
< system.cpu.dcache.WriteReq_mshr_miss_latency::total 4523752250 # number of WriteReq MSHR miss cycles
< system.cpu.dcache.demand_mshr_miss_latency::cpu.inst 26712553775 # number of demand (read+write) MSHR miss cycles
< system.cpu.dcache.demand_mshr_miss_latency::total 26712553775 # number of demand (read+write) MSHR miss cycles
< system.cpu.dcache.overall_mshr_miss_latency::cpu.inst 26712553775 # number of overall MSHR miss cycles
< system.cpu.dcache.overall_mshr_miss_latency::total 26712553775 # number of overall MSHR miss cycles
< system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.inst 0.002848 # mshr miss rate for ReadReq accesses
< system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002848 # mshr miss rate for ReadReq accesses
< system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.inst 0.000538 # mshr miss rate for WriteReq accesses
< system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000538 # mshr miss rate for WriteReq accesses
< system.cpu.dcache.demand_mshr_miss_rate::cpu.inst 0.002063 # mshr miss rate for demand accesses
< system.cpu.dcache.demand_mshr_miss_rate::total 0.002063 # mshr miss rate for demand accesses
< system.cpu.dcache.overall_mshr_miss_rate::cpu.inst 0.002063 # mshr miss rate for overall accesses
< system.cpu.dcache.overall_mshr_miss_rate::total 0.002063 # mshr miss rate for overall accesses
< system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.inst 31116.105558 # average ReadReq mshr miss latency
< system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31116.105558 # average ReadReq mshr miss latency
< system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.inst 65256.152359 # average WriteReq mshr miss latency
< system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65256.152359 # average WriteReq mshr miss latency
< system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.inst 34140.939361 # average overall mshr miss latency
< system.cpu.dcache.demand_avg_mshr_miss_latency::total 34140.939361 # average overall mshr miss latency
< system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.inst 34140.939361 # average overall mshr miss latency
< system.cpu.dcache.overall_avg_mshr_miss_latency::total 34140.939361 # average overall mshr miss latency
< system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
---
> system.cpu.toL2Bus.trans_dist::ReadReq 738337 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::ReadResp 738336 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::Writeback 91420 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::ReadExReq 69322 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::ReadExResp 69322 # Transaction distribution
> system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 50683 # Packet count per connected master and slave (bytes)
> system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 1656054 # Packet count per connected master and slave (bytes)
> system.cpu.toL2Bus.pkt_count::total 1706737 # Packet count per connected master and slave (bytes)
> system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1621824 # Cumulative packet size per connected master and slave (bytes)
> system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 55919168 # Cumulative packet size per connected master and slave (bytes)
> system.cpu.toL2Bus.pkt_size::total 57540992 # Cumulative packet size per connected master and slave (bytes)
> system.cpu.toL2Bus.snoops 0 # Total snoops (count)
> system.cpu.toL2Bus.snoop_fanout::samples 899079 # Request fanout histogram
> system.cpu.toL2Bus.snoop_fanout::mean 5 # Request fanout histogram
> system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram
> system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
> system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
> system.cpu.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram
> system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram
> system.cpu.toL2Bus.snoop_fanout::3 0 0.00% 0.00% # Request fanout histogram
> system.cpu.toL2Bus.snoop_fanout::4 0 0.00% 0.00% # Request fanout histogram
> system.cpu.toL2Bus.snoop_fanout::5 899079 100.00% 100.00% # Request fanout histogram
> system.cpu.toL2Bus.snoop_fanout::6 0 0.00% 100.00% # Request fanout histogram
> system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
> system.cpu.toL2Bus.snoop_fanout::min_value 5 # Request fanout histogram
> system.cpu.toL2Bus.snoop_fanout::max_value 5 # Request fanout histogram
> system.cpu.toL2Bus.snoop_fanout::total 899079 # Request fanout histogram
> system.cpu.toL2Bus.reqLayer0.occupancy 540959500 # Layer occupancy (ticks)
> system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%)
> system.cpu.toL2Bus.respLayer0.occupancy 38562746 # Layer occupancy (ticks)
> system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
> system.cpu.toL2Bus.respLayer1.occupancy 1224341972 # Layer occupancy (ticks)
> system.cpu.toL2Bus.respLayer1.utilization 0.2 # Layer utilization (%)
> system.membus.trans_dist::ReadReq 224438 # Transaction distribution
> system.membus.trans_dist::ReadResp 224438 # Transaction distribution
> system.membus.trans_dist::Writeback 66098 # Transaction distribution
> system.membus.trans_dist::ReadExReq 66091 # Transaction distribution
> system.membus.trans_dist::ReadExResp 66091 # Transaction distribution
> system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 647156 # Packet count per connected master and slave (bytes)
> system.membus.pkt_count::total 647156 # Packet count per connected master and slave (bytes)
> system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 22824128 # Cumulative packet size per connected master and slave (bytes)
> system.membus.pkt_size::total 22824128 # Cumulative packet size per connected master and slave (bytes)
> system.membus.snoops 0 # Total snoops (count)
> system.membus.snoop_fanout::samples 356627 # Request fanout histogram
> system.membus.snoop_fanout::mean 0 # Request fanout histogram
> system.membus.snoop_fanout::stdev 0 # Request fanout histogram
> system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
> system.membus.snoop_fanout::0 356627 100.00% 100.00% # Request fanout histogram
> system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
> system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
> system.membus.snoop_fanout::min_value 0 # Request fanout histogram
> system.membus.snoop_fanout::max_value 0 # Request fanout histogram
> system.membus.snoop_fanout::total 356627 # Request fanout histogram
> system.membus.reqLayer0.occupancy 983533000 # Layer occupancy (ticks)
> system.membus.reqLayer0.utilization 0.2 # Layer utilization (%)
> system.membus.respLayer1.occupancy 2738969000 # Layer occupancy (ticks)
> system.membus.respLayer1.utilization 0.5 # Layer utilization (%)