Cross Reference: /gem5/tests/long/se/30.eon/ref/arm/linux/minor-timing/stats.txt

Deleted Added

sdiff udiff text old ( 11441:0edcf757b6a2 ) new ( 11456:c0fb4435b80f )

full compact

stats.txt (11441:0edcf757b6a2)	stats.txt (11456:c0fb4435b80f)
1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 0.211715 # Number of seconds simulated 4sim_ticks 211714953000 # Number of ticks simulated 5final_tick 211714953000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000000 # Frequency of simulated ticks	1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 0.211715 # Number of seconds simulated 4sim_ticks 211714953000 # Number of ticks simulated 5final_tick 211714953000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000000 # Frequency of simulated ticks
7host_inst_rate 192926 # Simulator instruction rate (inst/s) 8host_op_rate 231629 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 149595583 # Simulator tick rate (ticks/s) 10host_mem_usage 280180 # Number of bytes of host memory used 11host_seconds 1415.25 # Real time elapsed on the host	7host_inst_rate 196459 # Simulator instruction rate (inst/s) 8host_op_rate 235871 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 152335465 # Simulator tick rate (ticks/s) 10host_mem_usage 280176 # Number of bytes of host memory used 11host_seconds 1389.79 # Real time elapsed on the host
12sim_insts 273037857 # Number of instructions simulated 13sim_ops 327812214 # Number of ops (including micro ops) simulated 14system.voltage_domain.voltage 1 # Voltage in Volts 15system.clk_domain.clock 1000 # Clock period in ticks 16system.physmem.bytes_read::cpu.inst 219072 # Number of bytes read from this memory 17system.physmem.bytes_read::cpu.data 266432 # Number of bytes read from this memory 18system.physmem.bytes_read::total 485504 # Number of bytes read from this memory 19system.physmem.bytes_inst_read::cpu.inst 219072 # Number of instructions bytes read from this memory 20system.physmem.bytes_inst_read::total 219072 # Number of instructions bytes read from this memory 21system.physmem.num_reads::cpu.inst 3423 # Number of read requests responded to by this memory 22system.physmem.num_reads::cpu.data 4163 # Number of read requests responded to by this memory 23system.physmem.num_reads::total 7586 # Number of read requests responded to by this memory 24system.physmem.bw_read::cpu.inst 1034750 # Total read bandwidth from this memory (bytes/s) 25system.physmem.bw_read::cpu.data 1258447 # Total read bandwidth from this memory (bytes/s) 26system.physmem.bw_read::total 2293197 # Total read bandwidth from this memory (bytes/s) 27system.physmem.bw_inst_read::cpu.inst 1034750 # Instruction read bandwidth from this memory (bytes/s) 28system.physmem.bw_inst_read::total 1034750 # Instruction read bandwidth from this memory (bytes/s) 29system.physmem.bw_total::cpu.inst 1034750 # Total bandwidth to/from this memory (bytes/s) 30system.physmem.bw_total::cpu.data 1258447 # Total bandwidth to/from this memory (bytes/s) 31system.physmem.bw_total::total 2293197 # Total bandwidth to/from this memory (bytes/s) 32system.physmem.readReqs 7586 # Number of read requests accepted 33system.physmem.writeReqs 0 # Number of write requests accepted 34system.physmem.readBursts 7586 # Number of DRAM read bursts, including those serviced by the write queue 35system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue 36system.physmem.bytesReadDRAM 485504 # Total number of bytes read from DRAM 37system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue 38system.physmem.bytesWritten 0 # Total number of bytes written to DRAM 39system.physmem.bytesReadSys 485504 # Total read bytes from the system interface side 40system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side 41system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue 42system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one 43system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 44system.physmem.perBankRdBursts::0 630 # Per bank write bursts 45system.physmem.perBankRdBursts::1 846 # Per bank write bursts 46system.physmem.perBankRdBursts::2 628 # Per bank write bursts 47system.physmem.perBankRdBursts::3 541 # Per bank write bursts 48system.physmem.perBankRdBursts::4 466 # Per bank write bursts 49system.physmem.perBankRdBursts::5 349 # Per bank write bursts 50system.physmem.perBankRdBursts::6 171 # Per bank write bursts 51system.physmem.perBankRdBursts::7 228 # Per bank write bursts 52system.physmem.perBankRdBursts::8 208 # Per bank write bursts 53system.physmem.perBankRdBursts::9 310 # Per bank write bursts 54system.physmem.perBankRdBursts::10 343 # Per bank write bursts 55system.physmem.perBankRdBursts::11 428 # Per bank write bursts 56system.physmem.perBankRdBursts::12 553 # Per bank write bursts 57system.physmem.perBankRdBursts::13 705 # Per bank write bursts 58system.physmem.perBankRdBursts::14 638 # Per bank write bursts 59system.physmem.perBankRdBursts::15 542 # Per bank write bursts 60system.physmem.perBankWrBursts::0 0 # Per bank write bursts 61system.physmem.perBankWrBursts::1 0 # Per bank write bursts 62system.physmem.perBankWrBursts::2 0 # Per bank write bursts 63system.physmem.perBankWrBursts::3 0 # Per bank write bursts 64system.physmem.perBankWrBursts::4 0 # Per bank write bursts 65system.physmem.perBankWrBursts::5 0 # Per bank write bursts 66system.physmem.perBankWrBursts::6 0 # Per bank write bursts 67system.physmem.perBankWrBursts::7 0 # Per bank write bursts 68system.physmem.perBankWrBursts::8 0 # Per bank write bursts 69system.physmem.perBankWrBursts::9 0 # Per bank write bursts 70system.physmem.perBankWrBursts::10 0 # Per bank write bursts 71system.physmem.perBankWrBursts::11 0 # Per bank write bursts 72system.physmem.perBankWrBursts::12 0 # Per bank write bursts 73system.physmem.perBankWrBursts::13 0 # Per bank write bursts 74system.physmem.perBankWrBursts::14 0 # Per bank write bursts 75system.physmem.perBankWrBursts::15 0 # Per bank write bursts 76system.physmem.numRdRetry 0 # Number of times read queue was full causing retry 77system.physmem.numWrRetry 0 # Number of times write queue was full causing retry 78system.physmem.totGap 211714708500 # Total gap between requests 79system.physmem.readPktSize::0 0 # Read request sizes (log2) 80system.physmem.readPktSize::1 0 # Read request sizes (log2) 81system.physmem.readPktSize::2 0 # Read request sizes (log2) 82system.physmem.readPktSize::3 0 # Read request sizes (log2) 83system.physmem.readPktSize::4 0 # Read request sizes (log2) 84system.physmem.readPktSize::5 0 # Read request sizes (log2) 85system.physmem.readPktSize::6 7586 # Read request sizes (log2) 86system.physmem.writePktSize::0 0 # Write request sizes (log2) 87system.physmem.writePktSize::1 0 # Write request sizes (log2) 88system.physmem.writePktSize::2 0 # Write request sizes (log2) 89system.physmem.writePktSize::3 0 # Write request sizes (log2) 90system.physmem.writePktSize::4 0 # Write request sizes (log2) 91system.physmem.writePktSize::5 0 # Write request sizes (log2) 92system.physmem.writePktSize::6 0 # Write request sizes (log2) 93system.physmem.rdQLenPdf::0 6629 # What read queue length does an incoming req see 94system.physmem.rdQLenPdf::1 897 # What read queue length does an incoming req see 95system.physmem.rdQLenPdf::2 60 # What read queue length does an incoming req see 96system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see 97system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see 98system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see 99system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see 100system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see 101system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see 102system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see 103system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see 104system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see 105system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see 106system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see 107system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see 108system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see 109system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see 110system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see 111system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see 112system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see 113system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 114system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 115system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 116system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 117system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 118system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 119system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 120system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 121system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 122system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 123system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 124system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 125system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see 126system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see 127system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see 128system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see 129system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see 130system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see 131system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see 132system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see 133system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see 134system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see 135system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see 136system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see 137system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see 138system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see 139system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see 140system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see 141system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see 142system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see 143system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see 144system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see 145system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see 146system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see 147system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see 148system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see 149system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see 150system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see 151system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see 152system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see 153system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see 154system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see 155system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see 156system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see 157system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see 158system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see 159system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see 160system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see 161system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see 162system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see 163system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see 164system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see 165system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see 166system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see 167system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see 168system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see 169system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see 170system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see 171system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see 172system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see 173system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see 174system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see 175system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see 176system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see 177system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see 178system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see 179system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see 180system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see 181system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see 182system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see 183system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see 184system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see 185system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see 186system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see 187system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see 188system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see 189system.physmem.bytesPerActivate::samples 1530 # Bytes accessed per row activation 190system.physmem.bytesPerActivate::mean 316.067974 # Bytes accessed per row activation 191system.physmem.bytesPerActivate::gmean 186.296863 # Bytes accessed per row activation 192system.physmem.bytesPerActivate::stdev 330.878934 # Bytes accessed per row activation 193system.physmem.bytesPerActivate::0-127 560 36.60% 36.60% # Bytes accessed per row activation 194system.physmem.bytesPerActivate::128-255 363 23.73% 60.33% # Bytes accessed per row activation 195system.physmem.bytesPerActivate::256-383 160 10.46% 70.78% # Bytes accessed per row activation 196system.physmem.bytesPerActivate::384-511 74 4.84% 75.62% # Bytes accessed per row activation 197system.physmem.bytesPerActivate::512-639 70 4.58% 80.20% # Bytes accessed per row activation 198system.physmem.bytesPerActivate::640-767 59 3.86% 84.05% # Bytes accessed per row activation 199system.physmem.bytesPerActivate::768-895 34 2.22% 86.27% # Bytes accessed per row activation 200system.physmem.bytesPerActivate::896-1023 28 1.83% 88.10% # Bytes accessed per row activation 201system.physmem.bytesPerActivate::1024-1151 182 11.90% 100.00% # Bytes accessed per row activation 202system.physmem.bytesPerActivate::total 1530 # Bytes accessed per row activation 203system.physmem.totQLat 52630500 # Total ticks spent queuing 204system.physmem.totMemAccLat 194868000 # Total ticks spent from burst creation until serviced by the DRAM 205system.physmem.totBusLat 37930000 # Total ticks spent in databus transfers 206system.physmem.avgQLat 6937.85 # Average queueing delay per DRAM burst 207system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 208system.physmem.avgMemAccLat 25687.85 # Average memory access latency per DRAM burst 209system.physmem.avgRdBW 2.29 # Average DRAM read bandwidth in MiByte/s 210system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s 211system.physmem.avgRdBWSys 2.29 # Average system read bandwidth in MiByte/s 212system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s 213system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 214system.physmem.busUtil 0.02 # Data bus utilization in percentage 215system.physmem.busUtilRead 0.02 # Data bus utilization in percentage for reads 216system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes 217system.physmem.avgRdQLen 1.05 # Average read queue length when enqueuing 218system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing 219system.physmem.readRowHits 6048 # Number of row buffer hits during reads 220system.physmem.writeRowHits 0 # Number of row buffer hits during writes 221system.physmem.readRowHitRate 79.73 # Row buffer hit rate for reads 222system.physmem.writeRowHitRate nan # Row buffer hit rate for writes 223system.physmem.avgGap 27908609.08 # Average gap between requests 224system.physmem.pageHitRate 79.73 # Row buffer hit rate, read and write combined 225system.physmem_0.actEnergy 5080320 # Energy for activate commands per rank (pJ) 226system.physmem_0.preEnergy 2772000 # Energy for precharge commands per rank (pJ) 227system.physmem_0.readEnergy 29905200 # Energy for read commands per rank (pJ) 228system.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ) 229system.physmem_0.refreshEnergy 13827746400 # Energy for refresh commands per rank (pJ) 230system.physmem_0.actBackEnergy 5529396150 # Energy for active background per rank (pJ) 231system.physmem_0.preBackEnergy 122174691000 # Energy for precharge background per rank (pJ) 232system.physmem_0.totalEnergy 141569591070 # Total energy per rank (pJ) 233system.physmem_0.averagePower 668.700877 # Core power per rank (mW) 234system.physmem_0.memoryStateTime::IDLE 203247000500 # Time in different power states 235system.physmem_0.memoryStateTime::REF 7069400000 # Time in different power states 236system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states 237system.physmem_0.memoryStateTime::ACT 1392729000 # Time in different power states 238system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states 239system.physmem_1.actEnergy 6463800 # Energy for activate commands per rank (pJ) 240system.physmem_1.preEnergy 3526875 # Energy for precharge commands per rank (pJ) 241system.physmem_1.readEnergy 28992600 # Energy for read commands per rank (pJ) 242system.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ) 243system.physmem_1.refreshEnergy 13827746400 # Energy for refresh commands per rank (pJ) 244system.physmem_1.actBackEnergy 5726317185 # Energy for active background per rank (pJ) 245system.physmem_1.preBackEnergy 122001953250 # Energy for precharge background per rank (pJ) 246system.physmem_1.totalEnergy 141595000110 # Total energy per rank (pJ) 247system.physmem_1.averagePower 668.820896 # Core power per rank (mW) 248system.physmem_1.memoryStateTime::IDLE 202960400000 # Time in different power states 249system.physmem_1.memoryStateTime::REF 7069400000 # Time in different power states 250system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states 251system.physmem_1.memoryStateTime::ACT 1682763000 # Time in different power states 252system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states 253system.cpu.branchPred.lookups 32413931 # Number of BP lookups 254system.cpu.branchPred.condPredicted 16919661 # Number of conditional branches predicted 255system.cpu.branchPred.condIncorrect 738142 # Number of conditional branches incorrect 256system.cpu.branchPred.BTBLookups 17496692 # Number of BTB lookups 257system.cpu.branchPred.BTBHits 12856502 # Number of BTB hits 258system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 259system.cpu.branchPred.BTBHitPct 73.479615 # BTB Hit Percentage 260system.cpu.branchPred.usedRAS 6512761 # Number of times the RAS was used to get a target. 261system.cpu.branchPred.RASInCorrect 3 # Number of incorrect RAS predictions. 262system.cpu.branchPred.indirectLookups 2303892 # Number of indirect predictor lookups. 263system.cpu.branchPred.indirectHits 2264485 # Number of indirect target hits. 264system.cpu.branchPred.indirectMisses 39407 # Number of indirect misses. 265system.cpu.branchPredindirectMispredicted 128263 # Number of mispredicted indirect branches. 266system.cpu_clk_domain.clock 500 # Clock period in ticks 267system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 268system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 269system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 270system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 271system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 272system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 273system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 274system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 275system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 276system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 277system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 278system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 279system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 280system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 281system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 282system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 283system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 284system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 285system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 286system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 287system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 288system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 289system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 290system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 291system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 292system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 293system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 294system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 295system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 296system.cpu.dtb.walker.walks 0 # Table walker walks requested 297system.cpu.dtb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 298system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 299system.cpu.dtb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 300system.cpu.dtb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 301system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 302system.cpu.dtb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 303system.cpu.dtb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 304system.cpu.dtb.inst_hits 0 # ITB inst hits 305system.cpu.dtb.inst_misses 0 # ITB inst misses 306system.cpu.dtb.read_hits 0 # DTB read hits 307system.cpu.dtb.read_misses 0 # DTB read misses 308system.cpu.dtb.write_hits 0 # DTB write hits 309system.cpu.dtb.write_misses 0 # DTB write misses 310system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed 311system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 312system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 313system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 314system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB 315system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions 316system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch 317system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 318system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions 319system.cpu.dtb.read_accesses 0 # DTB read accesses 320system.cpu.dtb.write_accesses 0 # DTB write accesses 321system.cpu.dtb.inst_accesses 0 # ITB inst accesses 322system.cpu.dtb.hits 0 # DTB hits 323system.cpu.dtb.misses 0 # DTB misses 324system.cpu.dtb.accesses 0 # DTB accesses 325system.cpu.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 326system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 327system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 328system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 329system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 330system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 331system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 332system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 333system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 334system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 335system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 336system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 337system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 338system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 339system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 340system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 341system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 342system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 343system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 344system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 345system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 346system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 347system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 348system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 349system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 350system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 351system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits 352system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses 353system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 354system.cpu.itb.walker.walks 0 # Table walker walks requested 355system.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 356system.cpu.itb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 357system.cpu.itb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 358system.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 359system.cpu.itb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 360system.cpu.itb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 361system.cpu.itb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 362system.cpu.itb.inst_hits 0 # ITB inst hits 363system.cpu.itb.inst_misses 0 # ITB inst misses 364system.cpu.itb.read_hits 0 # DTB read hits 365system.cpu.itb.read_misses 0 # DTB read misses 366system.cpu.itb.write_hits 0 # DTB write hits 367system.cpu.itb.write_misses 0 # DTB write misses 368system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed 369system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 370system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 371system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 372system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB 373system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 374system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 375system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 376system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 377system.cpu.itb.read_accesses 0 # DTB read accesses 378system.cpu.itb.write_accesses 0 # DTB write accesses 379system.cpu.itb.inst_accesses 0 # ITB inst accesses 380system.cpu.itb.hits 0 # DTB hits 381system.cpu.itb.misses 0 # DTB misses 382system.cpu.itb.accesses 0 # DTB accesses 383system.cpu.workload.num_syscalls 191 # Number of system calls 384system.cpu.numCycles 423429906 # number of cpu cycles simulated 385system.cpu.numWorkItemsStarted 0 # number of work items this cpu started 386system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 387system.cpu.committedInsts 273037857 # Number of instructions committed 388system.cpu.committedOps 327812214 # Number of ops (including micro ops) committed 389system.cpu.discardedOps 2127081 # Number of ops (including micro ops) which were discarded before commit 390system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching 391system.cpu.cpi 1.550810 # CPI: cycles per instruction 392system.cpu.ipc 0.644824 # IPC: instructions per cycle 393system.cpu.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction 394system.cpu.op_class_0::IntAlu 104312544 31.82% 31.82% # Class of committed instruction 395system.cpu.op_class_0::IntMult 2145905 0.65% 32.48% # Class of committed instruction 396system.cpu.op_class_0::IntDiv 0 0.00% 32.48% # Class of committed instruction 397system.cpu.op_class_0::FloatAdd 0 0.00% 32.48% # Class of committed instruction 398system.cpu.op_class_0::FloatCmp 0 0.00% 32.48% # Class of committed instruction 399system.cpu.op_class_0::FloatCvt 0 0.00% 32.48% # Class of committed instruction 400system.cpu.op_class_0::FloatMult 0 0.00% 32.48% # Class of committed instruction 401system.cpu.op_class_0::FloatDiv 0 0.00% 32.48% # Class of committed instruction 402system.cpu.op_class_0::FloatSqrt 0 0.00% 32.48% # Class of committed instruction 403system.cpu.op_class_0::SimdAdd 0 0.00% 32.48% # Class of committed instruction 404system.cpu.op_class_0::SimdAddAcc 0 0.00% 32.48% # Class of committed instruction 405system.cpu.op_class_0::SimdAlu 0 0.00% 32.48% # Class of committed instruction 406system.cpu.op_class_0::SimdCmp 0 0.00% 32.48% # Class of committed instruction 407system.cpu.op_class_0::SimdCvt 0 0.00% 32.48% # Class of committed instruction 408system.cpu.op_class_0::SimdMisc 0 0.00% 32.48% # Class of committed instruction 409system.cpu.op_class_0::SimdMult 0 0.00% 32.48% # Class of committed instruction 410system.cpu.op_class_0::SimdMultAcc 0 0.00% 32.48% # Class of committed instruction 411system.cpu.op_class_0::SimdShift 0 0.00% 32.48% # Class of committed instruction 412system.cpu.op_class_0::SimdShiftAcc 0 0.00% 32.48% # Class of committed instruction 413system.cpu.op_class_0::SimdSqrt 0 0.00% 32.48% # Class of committed instruction 414system.cpu.op_class_0::SimdFloatAdd 6594343 2.01% 34.49% # Class of committed instruction 415system.cpu.op_class_0::SimdFloatAlu 0 0.00% 34.49% # Class of committed instruction 416system.cpu.op_class_0::SimdFloatCmp 7943502 2.42% 36.91% # Class of committed instruction 417system.cpu.op_class_0::SimdFloatCvt 3118180 0.95% 37.86% # Class of committed instruction 418system.cpu.op_class_0::SimdFloatDiv 1563217 0.48% 38.34% # Class of committed instruction 419system.cpu.op_class_0::SimdFloatMisc 19652356 6.00% 44.33% # Class of committed instruction 420system.cpu.op_class_0::SimdFloatMult 7136937 2.18% 46.51% # Class of committed instruction 421system.cpu.op_class_0::SimdFloatMultAcc 7062098 2.15% 48.66% # Class of committed instruction 422system.cpu.op_class_0::SimdFloatSqrt 175285 0.05% 48.72% # Class of committed instruction 423system.cpu.op_class_0::MemRead 85732248 26.15% 74.87% # Class of committed instruction 424system.cpu.op_class_0::MemWrite 82375599 25.13% 100.00% # Class of committed instruction 425system.cpu.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction 426system.cpu.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction 427system.cpu.op_class_0::total 327812214 # Class of committed instruction 428system.cpu.tickCycles 420106568 # Number of cycles that the object actually ticked 429system.cpu.idleCycles 3323338 # Total number of cycles that the object has spent stopped 430system.cpu.dcache.tags.replacements 1355 # number of replacements 431system.cpu.dcache.tags.tagsinuse 3085.570959 # Cycle average of tags in use 432system.cpu.dcache.tags.total_refs 168654881 # Total number of references to valid blocks. 433system.cpu.dcache.tags.sampled_refs 4512 # Sample count of references to valid blocks. 434system.cpu.dcache.tags.avg_refs 37379.184619 # Average number of references to valid blocks. 435system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 436system.cpu.dcache.tags.occ_blocks::cpu.data 3085.570959 # Average occupied blocks per requestor 437system.cpu.dcache.tags.occ_percent::cpu.data 0.753313 # Average percentage of cache occupancy 438system.cpu.dcache.tags.occ_percent::total 0.753313 # Average percentage of cache occupancy 439system.cpu.dcache.tags.occ_task_id_blocks::1024 3157 # Occupied blocks per task id 440system.cpu.dcache.tags.age_task_id_blocks_1024::0 21 # Occupied blocks per task id 441system.cpu.dcache.tags.age_task_id_blocks_1024::1 21 # Occupied blocks per task id 442system.cpu.dcache.tags.age_task_id_blocks_1024::2 12 # Occupied blocks per task id 443system.cpu.dcache.tags.age_task_id_blocks_1024::3 672 # Occupied blocks per task id 444system.cpu.dcache.tags.age_task_id_blocks_1024::4 2431 # Occupied blocks per task id 445system.cpu.dcache.tags.occ_task_id_percent::1024 0.770752 # Percentage of cache occupancy per task id 446system.cpu.dcache.tags.tag_accesses 337328856 # Number of tag accesses 447system.cpu.dcache.tags.data_accesses 337328856 # Number of data accesses 448system.cpu.dcache.ReadReq_hits::cpu.data 86522107 # number of ReadReq hits 449system.cpu.dcache.ReadReq_hits::total 86522107 # number of ReadReq hits 450system.cpu.dcache.WriteReq_hits::cpu.data 82047451 # number of WriteReq hits 451system.cpu.dcache.WriteReq_hits::total 82047451 # number of WriteReq hits 452system.cpu.dcache.SoftPFReq_hits::cpu.data 63533 # number of SoftPFReq hits 453system.cpu.dcache.SoftPFReq_hits::total 63533 # number of SoftPFReq hits 454system.cpu.dcache.LoadLockedReq_hits::cpu.data 10895 # number of LoadLockedReq hits 455system.cpu.dcache.LoadLockedReq_hits::total 10895 # number of LoadLockedReq hits 456system.cpu.dcache.StoreCondReq_hits::cpu.data 10895 # number of StoreCondReq hits 457system.cpu.dcache.StoreCondReq_hits::total 10895 # number of StoreCondReq hits 458system.cpu.dcache.demand_hits::cpu.data 168569558 # number of demand (read+write) hits 459system.cpu.dcache.demand_hits::total 168569558 # number of demand (read+write) hits 460system.cpu.dcache.overall_hits::cpu.data 168633091 # number of overall hits 461system.cpu.dcache.overall_hits::total 168633091 # number of overall hits 462system.cpu.dcache.ReadReq_misses::cpu.data 2060 # number of ReadReq misses 463system.cpu.dcache.ReadReq_misses::total 2060 # number of ReadReq misses 464system.cpu.dcache.WriteReq_misses::cpu.data 5226 # number of WriteReq misses 465system.cpu.dcache.WriteReq_misses::total 5226 # number of WriteReq misses 466system.cpu.dcache.SoftPFReq_misses::cpu.data 5 # number of SoftPFReq misses 467system.cpu.dcache.SoftPFReq_misses::total 5 # number of SoftPFReq misses 468system.cpu.dcache.demand_misses::cpu.data 7286 # number of demand (read+write) misses 469system.cpu.dcache.demand_misses::total 7286 # number of demand (read+write) misses 470system.cpu.dcache.overall_misses::cpu.data 7291 # number of overall misses 471system.cpu.dcache.overall_misses::total 7291 # number of overall misses 472system.cpu.dcache.ReadReq_miss_latency::cpu.data 136635000 # number of ReadReq miss cycles 473system.cpu.dcache.ReadReq_miss_latency::total 136635000 # number of ReadReq miss cycles 474system.cpu.dcache.WriteReq_miss_latency::cpu.data 394688000 # number of WriteReq miss cycles 475system.cpu.dcache.WriteReq_miss_latency::total 394688000 # number of WriteReq miss cycles 476system.cpu.dcache.demand_miss_latency::cpu.data 531323000 # number of demand (read+write) miss cycles 477system.cpu.dcache.demand_miss_latency::total 531323000 # number of demand (read+write) miss cycles 478system.cpu.dcache.overall_miss_latency::cpu.data 531323000 # number of overall miss cycles 479system.cpu.dcache.overall_miss_latency::total 531323000 # number of overall miss cycles 480system.cpu.dcache.ReadReq_accesses::cpu.data 86524167 # number of ReadReq accesses(hits+misses) 481system.cpu.dcache.ReadReq_accesses::total 86524167 # number of ReadReq accesses(hits+misses) 482system.cpu.dcache.WriteReq_accesses::cpu.data 82052677 # number of WriteReq accesses(hits+misses) 483system.cpu.dcache.WriteReq_accesses::total 82052677 # number of WriteReq accesses(hits+misses) 484system.cpu.dcache.SoftPFReq_accesses::cpu.data 63538 # number of SoftPFReq accesses(hits+misses) 485system.cpu.dcache.SoftPFReq_accesses::total 63538 # number of SoftPFReq accesses(hits+misses) 486system.cpu.dcache.LoadLockedReq_accesses::cpu.data 10895 # number of LoadLockedReq accesses(hits+misses) 487system.cpu.dcache.LoadLockedReq_accesses::total 10895 # number of LoadLockedReq accesses(hits+misses) 488system.cpu.dcache.StoreCondReq_accesses::cpu.data 10895 # number of StoreCondReq accesses(hits+misses) 489system.cpu.dcache.StoreCondReq_accesses::total 10895 # number of StoreCondReq accesses(hits+misses) 490system.cpu.dcache.demand_accesses::cpu.data 168576844 # number of demand (read+write) accesses 491system.cpu.dcache.demand_accesses::total 168576844 # number of demand (read+write) accesses 492system.cpu.dcache.overall_accesses::cpu.data 168640382 # number of overall (read+write) accesses 493system.cpu.dcache.overall_accesses::total 168640382 # number of overall (read+write) accesses 494system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000024 # miss rate for ReadReq accesses 495system.cpu.dcache.ReadReq_miss_rate::total 0.000024 # miss rate for ReadReq accesses 496system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000064 # miss rate for WriteReq accesses 497system.cpu.dcache.WriteReq_miss_rate::total 0.000064 # miss rate for WriteReq accesses 498system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.000079 # miss rate for SoftPFReq accesses 499system.cpu.dcache.SoftPFReq_miss_rate::total 0.000079 # miss rate for SoftPFReq accesses 500system.cpu.dcache.demand_miss_rate::cpu.data 0.000043 # miss rate for demand accesses 501system.cpu.dcache.demand_miss_rate::total 0.000043 # miss rate for demand accesses 502system.cpu.dcache.overall_miss_rate::cpu.data 0.000043 # miss rate for overall accesses 503system.cpu.dcache.overall_miss_rate::total 0.000043 # miss rate for overall accesses 504system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 66327.669903 # average ReadReq miss latency 505system.cpu.dcache.ReadReq_avg_miss_latency::total 66327.669903 # average ReadReq miss latency 506system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 75523.918867 # average WriteReq miss latency 507system.cpu.dcache.WriteReq_avg_miss_latency::total 75523.918867 # average WriteReq miss latency 508system.cpu.dcache.demand_avg_miss_latency::cpu.data 72923.826517 # average overall miss latency 509system.cpu.dcache.demand_avg_miss_latency::total 72923.826517 # average overall miss latency 510system.cpu.dcache.overall_avg_miss_latency::cpu.data 72873.817035 # average overall miss latency 511system.cpu.dcache.overall_avg_miss_latency::total 72873.817035 # average overall miss latency 512system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 513system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 514system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 515system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 516system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 517system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked	12sim_insts 273037857 # Number of instructions simulated 13sim_ops 327812214 # Number of ops (including micro ops) simulated 14system.voltage_domain.voltage 1 # Voltage in Volts 15system.clk_domain.clock 1000 # Clock period in ticks 16system.physmem.bytes_read::cpu.inst 219072 # Number of bytes read from this memory 17system.physmem.bytes_read::cpu.data 266432 # Number of bytes read from this memory 18system.physmem.bytes_read::total 485504 # Number of bytes read from this memory 19system.physmem.bytes_inst_read::cpu.inst 219072 # Number of instructions bytes read from this memory 20system.physmem.bytes_inst_read::total 219072 # Number of instructions bytes read from this memory 21system.physmem.num_reads::cpu.inst 3423 # Number of read requests responded to by this memory 22system.physmem.num_reads::cpu.data 4163 # Number of read requests responded to by this memory 23system.physmem.num_reads::total 7586 # Number of read requests responded to by this memory 24system.physmem.bw_read::cpu.inst 1034750 # Total read bandwidth from this memory (bytes/s) 25system.physmem.bw_read::cpu.data 1258447 # Total read bandwidth from this memory (bytes/s) 26system.physmem.bw_read::total 2293197 # Total read bandwidth from this memory (bytes/s) 27system.physmem.bw_inst_read::cpu.inst 1034750 # Instruction read bandwidth from this memory (bytes/s) 28system.physmem.bw_inst_read::total 1034750 # Instruction read bandwidth from this memory (bytes/s) 29system.physmem.bw_total::cpu.inst 1034750 # Total bandwidth to/from this memory (bytes/s) 30system.physmem.bw_total::cpu.data 1258447 # Total bandwidth to/from this memory (bytes/s) 31system.physmem.bw_total::total 2293197 # Total bandwidth to/from this memory (bytes/s) 32system.physmem.readReqs 7586 # Number of read requests accepted 33system.physmem.writeReqs 0 # Number of write requests accepted 34system.physmem.readBursts 7586 # Number of DRAM read bursts, including those serviced by the write queue 35system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue 36system.physmem.bytesReadDRAM 485504 # Total number of bytes read from DRAM 37system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue 38system.physmem.bytesWritten 0 # Total number of bytes written to DRAM 39system.physmem.bytesReadSys 485504 # Total read bytes from the system interface side 40system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side 41system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue 42system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one 43system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 44system.physmem.perBankRdBursts::0 630 # Per bank write bursts 45system.physmem.perBankRdBursts::1 846 # Per bank write bursts 46system.physmem.perBankRdBursts::2 628 # Per bank write bursts 47system.physmem.perBankRdBursts::3 541 # Per bank write bursts 48system.physmem.perBankRdBursts::4 466 # Per bank write bursts 49system.physmem.perBankRdBursts::5 349 # Per bank write bursts 50system.physmem.perBankRdBursts::6 171 # Per bank write bursts 51system.physmem.perBankRdBursts::7 228 # Per bank write bursts 52system.physmem.perBankRdBursts::8 208 # Per bank write bursts 53system.physmem.perBankRdBursts::9 310 # Per bank write bursts 54system.physmem.perBankRdBursts::10 343 # Per bank write bursts 55system.physmem.perBankRdBursts::11 428 # Per bank write bursts 56system.physmem.perBankRdBursts::12 553 # Per bank write bursts 57system.physmem.perBankRdBursts::13 705 # Per bank write bursts 58system.physmem.perBankRdBursts::14 638 # Per bank write bursts 59system.physmem.perBankRdBursts::15 542 # Per bank write bursts 60system.physmem.perBankWrBursts::0 0 # Per bank write bursts 61system.physmem.perBankWrBursts::1 0 # Per bank write bursts 62system.physmem.perBankWrBursts::2 0 # Per bank write bursts 63system.physmem.perBankWrBursts::3 0 # Per bank write bursts 64system.physmem.perBankWrBursts::4 0 # Per bank write bursts 65system.physmem.perBankWrBursts::5 0 # Per bank write bursts 66system.physmem.perBankWrBursts::6 0 # Per bank write bursts 67system.physmem.perBankWrBursts::7 0 # Per bank write bursts 68system.physmem.perBankWrBursts::8 0 # Per bank write bursts 69system.physmem.perBankWrBursts::9 0 # Per bank write bursts 70system.physmem.perBankWrBursts::10 0 # Per bank write bursts 71system.physmem.perBankWrBursts::11 0 # Per bank write bursts 72system.physmem.perBankWrBursts::12 0 # Per bank write bursts 73system.physmem.perBankWrBursts::13 0 # Per bank write bursts 74system.physmem.perBankWrBursts::14 0 # Per bank write bursts 75system.physmem.perBankWrBursts::15 0 # Per bank write bursts 76system.physmem.numRdRetry 0 # Number of times read queue was full causing retry 77system.physmem.numWrRetry 0 # Number of times write queue was full causing retry 78system.physmem.totGap 211714708500 # Total gap between requests 79system.physmem.readPktSize::0 0 # Read request sizes (log2) 80system.physmem.readPktSize::1 0 # Read request sizes (log2) 81system.physmem.readPktSize::2 0 # Read request sizes (log2) 82system.physmem.readPktSize::3 0 # Read request sizes (log2) 83system.physmem.readPktSize::4 0 # Read request sizes (log2) 84system.physmem.readPktSize::5 0 # Read request sizes (log2) 85system.physmem.readPktSize::6 7586 # Read request sizes (log2) 86system.physmem.writePktSize::0 0 # Write request sizes (log2) 87system.physmem.writePktSize::1 0 # Write request sizes (log2) 88system.physmem.writePktSize::2 0 # Write request sizes (log2) 89system.physmem.writePktSize::3 0 # Write request sizes (log2) 90system.physmem.writePktSize::4 0 # Write request sizes (log2) 91system.physmem.writePktSize::5 0 # Write request sizes (log2) 92system.physmem.writePktSize::6 0 # Write request sizes (log2) 93system.physmem.rdQLenPdf::0 6629 # What read queue length does an incoming req see 94system.physmem.rdQLenPdf::1 897 # What read queue length does an incoming req see 95system.physmem.rdQLenPdf::2 60 # What read queue length does an incoming req see 96system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see 97system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see 98system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see 99system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see 100system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see 101system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see 102system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see 103system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see 104system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see 105system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see 106system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see 107system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see 108system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see 109system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see 110system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see 111system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see 112system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see 113system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 114system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 115system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 116system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 117system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 118system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 119system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 120system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 121system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 122system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 123system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 124system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 125system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see 126system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see 127system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see 128system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see 129system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see 130system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see 131system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see 132system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see 133system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see 134system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see 135system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see 136system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see 137system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see 138system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see 139system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see 140system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see 141system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see 142system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see 143system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see 144system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see 145system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see 146system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see 147system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see 148system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see 149system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see 150system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see 151system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see 152system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see 153system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see 154system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see 155system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see 156system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see 157system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see 158system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see 159system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see 160system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see 161system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see 162system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see 163system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see 164system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see 165system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see 166system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see 167system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see 168system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see 169system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see 170system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see 171system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see 172system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see 173system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see 174system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see 175system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see 176system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see 177system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see 178system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see 179system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see 180system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see 181system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see 182system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see 183system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see 184system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see 185system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see 186system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see 187system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see 188system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see 189system.physmem.bytesPerActivate::samples 1530 # Bytes accessed per row activation 190system.physmem.bytesPerActivate::mean 316.067974 # Bytes accessed per row activation 191system.physmem.bytesPerActivate::gmean 186.296863 # Bytes accessed per row activation 192system.physmem.bytesPerActivate::stdev 330.878934 # Bytes accessed per row activation 193system.physmem.bytesPerActivate::0-127 560 36.60% 36.60% # Bytes accessed per row activation 194system.physmem.bytesPerActivate::128-255 363 23.73% 60.33% # Bytes accessed per row activation 195system.physmem.bytesPerActivate::256-383 160 10.46% 70.78% # Bytes accessed per row activation 196system.physmem.bytesPerActivate::384-511 74 4.84% 75.62% # Bytes accessed per row activation 197system.physmem.bytesPerActivate::512-639 70 4.58% 80.20% # Bytes accessed per row activation 198system.physmem.bytesPerActivate::640-767 59 3.86% 84.05% # Bytes accessed per row activation 199system.physmem.bytesPerActivate::768-895 34 2.22% 86.27% # Bytes accessed per row activation 200system.physmem.bytesPerActivate::896-1023 28 1.83% 88.10% # Bytes accessed per row activation 201system.physmem.bytesPerActivate::1024-1151 182 11.90% 100.00% # Bytes accessed per row activation 202system.physmem.bytesPerActivate::total 1530 # Bytes accessed per row activation 203system.physmem.totQLat 52630500 # Total ticks spent queuing 204system.physmem.totMemAccLat 194868000 # Total ticks spent from burst creation until serviced by the DRAM 205system.physmem.totBusLat 37930000 # Total ticks spent in databus transfers 206system.physmem.avgQLat 6937.85 # Average queueing delay per DRAM burst 207system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 208system.physmem.avgMemAccLat 25687.85 # Average memory access latency per DRAM burst 209system.physmem.avgRdBW 2.29 # Average DRAM read bandwidth in MiByte/s 210system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s 211system.physmem.avgRdBWSys 2.29 # Average system read bandwidth in MiByte/s 212system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s 213system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 214system.physmem.busUtil 0.02 # Data bus utilization in percentage 215system.physmem.busUtilRead 0.02 # Data bus utilization in percentage for reads 216system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes 217system.physmem.avgRdQLen 1.05 # Average read queue length when enqueuing 218system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing 219system.physmem.readRowHits 6048 # Number of row buffer hits during reads 220system.physmem.writeRowHits 0 # Number of row buffer hits during writes 221system.physmem.readRowHitRate 79.73 # Row buffer hit rate for reads 222system.physmem.writeRowHitRate nan # Row buffer hit rate for writes 223system.physmem.avgGap 27908609.08 # Average gap between requests 224system.physmem.pageHitRate 79.73 # Row buffer hit rate, read and write combined 225system.physmem_0.actEnergy 5080320 # Energy for activate commands per rank (pJ) 226system.physmem_0.preEnergy 2772000 # Energy for precharge commands per rank (pJ) 227system.physmem_0.readEnergy 29905200 # Energy for read commands per rank (pJ) 228system.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ) 229system.physmem_0.refreshEnergy 13827746400 # Energy for refresh commands per rank (pJ) 230system.physmem_0.actBackEnergy 5529396150 # Energy for active background per rank (pJ) 231system.physmem_0.preBackEnergy 122174691000 # Energy for precharge background per rank (pJ) 232system.physmem_0.totalEnergy 141569591070 # Total energy per rank (pJ) 233system.physmem_0.averagePower 668.700877 # Core power per rank (mW) 234system.physmem_0.memoryStateTime::IDLE 203247000500 # Time in different power states 235system.physmem_0.memoryStateTime::REF 7069400000 # Time in different power states 236system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states 237system.physmem_0.memoryStateTime::ACT 1392729000 # Time in different power states 238system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states 239system.physmem_1.actEnergy 6463800 # Energy for activate commands per rank (pJ) 240system.physmem_1.preEnergy 3526875 # Energy for precharge commands per rank (pJ) 241system.physmem_1.readEnergy 28992600 # Energy for read commands per rank (pJ) 242system.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ) 243system.physmem_1.refreshEnergy 13827746400 # Energy for refresh commands per rank (pJ) 244system.physmem_1.actBackEnergy 5726317185 # Energy for active background per rank (pJ) 245system.physmem_1.preBackEnergy 122001953250 # Energy for precharge background per rank (pJ) 246system.physmem_1.totalEnergy 141595000110 # Total energy per rank (pJ) 247system.physmem_1.averagePower 668.820896 # Core power per rank (mW) 248system.physmem_1.memoryStateTime::IDLE 202960400000 # Time in different power states 249system.physmem_1.memoryStateTime::REF 7069400000 # Time in different power states 250system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states 251system.physmem_1.memoryStateTime::ACT 1682763000 # Time in different power states 252system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states 253system.cpu.branchPred.lookups 32413931 # Number of BP lookups 254system.cpu.branchPred.condPredicted 16919661 # Number of conditional branches predicted 255system.cpu.branchPred.condIncorrect 738142 # Number of conditional branches incorrect 256system.cpu.branchPred.BTBLookups 17496692 # Number of BTB lookups 257system.cpu.branchPred.BTBHits 12856502 # Number of BTB hits 258system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 259system.cpu.branchPred.BTBHitPct 73.479615 # BTB Hit Percentage 260system.cpu.branchPred.usedRAS 6512761 # Number of times the RAS was used to get a target. 261system.cpu.branchPred.RASInCorrect 3 # Number of incorrect RAS predictions. 262system.cpu.branchPred.indirectLookups 2303892 # Number of indirect predictor lookups. 263system.cpu.branchPred.indirectHits 2264485 # Number of indirect target hits. 264system.cpu.branchPred.indirectMisses 39407 # Number of indirect misses. 265system.cpu.branchPredindirectMispredicted 128263 # Number of mispredicted indirect branches. 266system.cpu_clk_domain.clock 500 # Clock period in ticks 267system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 268system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 269system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 270system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 271system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 272system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 273system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 274system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 275system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 276system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 277system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 278system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 279system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 280system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 281system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 282system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 283system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 284system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 285system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 286system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 287system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 288system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 289system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 290system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 291system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 292system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 293system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 294system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 295system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 296system.cpu.dtb.walker.walks 0 # Table walker walks requested 297system.cpu.dtb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 298system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 299system.cpu.dtb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 300system.cpu.dtb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 301system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 302system.cpu.dtb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 303system.cpu.dtb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 304system.cpu.dtb.inst_hits 0 # ITB inst hits 305system.cpu.dtb.inst_misses 0 # ITB inst misses 306system.cpu.dtb.read_hits 0 # DTB read hits 307system.cpu.dtb.read_misses 0 # DTB read misses 308system.cpu.dtb.write_hits 0 # DTB write hits 309system.cpu.dtb.write_misses 0 # DTB write misses 310system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed 311system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 312system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 313system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 314system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB 315system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions 316system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch 317system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 318system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions 319system.cpu.dtb.read_accesses 0 # DTB read accesses 320system.cpu.dtb.write_accesses 0 # DTB write accesses 321system.cpu.dtb.inst_accesses 0 # ITB inst accesses 322system.cpu.dtb.hits 0 # DTB hits 323system.cpu.dtb.misses 0 # DTB misses 324system.cpu.dtb.accesses 0 # DTB accesses 325system.cpu.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 326system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 327system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 328system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 329system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 330system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 331system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 332system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 333system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 334system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 335system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 336system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 337system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 338system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 339system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 340system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 341system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 342system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 343system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 344system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 345system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 346system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 347system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 348system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 349system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 350system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 351system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits 352system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses 353system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 354system.cpu.itb.walker.walks 0 # Table walker walks requested 355system.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 356system.cpu.itb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 357system.cpu.itb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 358system.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 359system.cpu.itb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 360system.cpu.itb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 361system.cpu.itb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 362system.cpu.itb.inst_hits 0 # ITB inst hits 363system.cpu.itb.inst_misses 0 # ITB inst misses 364system.cpu.itb.read_hits 0 # DTB read hits 365system.cpu.itb.read_misses 0 # DTB read misses 366system.cpu.itb.write_hits 0 # DTB write hits 367system.cpu.itb.write_misses 0 # DTB write misses 368system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed 369system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 370system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 371system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 372system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB 373system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 374system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 375system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 376system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 377system.cpu.itb.read_accesses 0 # DTB read accesses 378system.cpu.itb.write_accesses 0 # DTB write accesses 379system.cpu.itb.inst_accesses 0 # ITB inst accesses 380system.cpu.itb.hits 0 # DTB hits 381system.cpu.itb.misses 0 # DTB misses 382system.cpu.itb.accesses 0 # DTB accesses 383system.cpu.workload.num_syscalls 191 # Number of system calls 384system.cpu.numCycles 423429906 # number of cpu cycles simulated 385system.cpu.numWorkItemsStarted 0 # number of work items this cpu started 386system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 387system.cpu.committedInsts 273037857 # Number of instructions committed 388system.cpu.committedOps 327812214 # Number of ops (including micro ops) committed 389system.cpu.discardedOps 2127081 # Number of ops (including micro ops) which were discarded before commit 390system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching 391system.cpu.cpi 1.550810 # CPI: cycles per instruction 392system.cpu.ipc 0.644824 # IPC: instructions per cycle 393system.cpu.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction 394system.cpu.op_class_0::IntAlu 104312544 31.82% 31.82% # Class of committed instruction 395system.cpu.op_class_0::IntMult 2145905 0.65% 32.48% # Class of committed instruction 396system.cpu.op_class_0::IntDiv 0 0.00% 32.48% # Class of committed instruction 397system.cpu.op_class_0::FloatAdd 0 0.00% 32.48% # Class of committed instruction 398system.cpu.op_class_0::FloatCmp 0 0.00% 32.48% # Class of committed instruction 399system.cpu.op_class_0::FloatCvt 0 0.00% 32.48% # Class of committed instruction 400system.cpu.op_class_0::FloatMult 0 0.00% 32.48% # Class of committed instruction 401system.cpu.op_class_0::FloatDiv 0 0.00% 32.48% # Class of committed instruction 402system.cpu.op_class_0::FloatSqrt 0 0.00% 32.48% # Class of committed instruction 403system.cpu.op_class_0::SimdAdd 0 0.00% 32.48% # Class of committed instruction 404system.cpu.op_class_0::SimdAddAcc 0 0.00% 32.48% # Class of committed instruction 405system.cpu.op_class_0::SimdAlu 0 0.00% 32.48% # Class of committed instruction 406system.cpu.op_class_0::SimdCmp 0 0.00% 32.48% # Class of committed instruction 407system.cpu.op_class_0::SimdCvt 0 0.00% 32.48% # Class of committed instruction 408system.cpu.op_class_0::SimdMisc 0 0.00% 32.48% # Class of committed instruction 409system.cpu.op_class_0::SimdMult 0 0.00% 32.48% # Class of committed instruction 410system.cpu.op_class_0::SimdMultAcc 0 0.00% 32.48% # Class of committed instruction 411system.cpu.op_class_0::SimdShift 0 0.00% 32.48% # Class of committed instruction 412system.cpu.op_class_0::SimdShiftAcc 0 0.00% 32.48% # Class of committed instruction 413system.cpu.op_class_0::SimdSqrt 0 0.00% 32.48% # Class of committed instruction 414system.cpu.op_class_0::SimdFloatAdd 6594343 2.01% 34.49% # Class of committed instruction 415system.cpu.op_class_0::SimdFloatAlu 0 0.00% 34.49% # Class of committed instruction 416system.cpu.op_class_0::SimdFloatCmp 7943502 2.42% 36.91% # Class of committed instruction 417system.cpu.op_class_0::SimdFloatCvt 3118180 0.95% 37.86% # Class of committed instruction 418system.cpu.op_class_0::SimdFloatDiv 1563217 0.48% 38.34% # Class of committed instruction 419system.cpu.op_class_0::SimdFloatMisc 19652356 6.00% 44.33% # Class of committed instruction 420system.cpu.op_class_0::SimdFloatMult 7136937 2.18% 46.51% # Class of committed instruction 421system.cpu.op_class_0::SimdFloatMultAcc 7062098 2.15% 48.66% # Class of committed instruction 422system.cpu.op_class_0::SimdFloatSqrt 175285 0.05% 48.72% # Class of committed instruction 423system.cpu.op_class_0::MemRead 85732248 26.15% 74.87% # Class of committed instruction 424system.cpu.op_class_0::MemWrite 82375599 25.13% 100.00% # Class of committed instruction 425system.cpu.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction 426system.cpu.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction 427system.cpu.op_class_0::total 327812214 # Class of committed instruction 428system.cpu.tickCycles 420106568 # Number of cycles that the object actually ticked 429system.cpu.idleCycles 3323338 # Total number of cycles that the object has spent stopped 430system.cpu.dcache.tags.replacements 1355 # number of replacements 431system.cpu.dcache.tags.tagsinuse 3085.570959 # Cycle average of tags in use 432system.cpu.dcache.tags.total_refs 168654881 # Total number of references to valid blocks. 433system.cpu.dcache.tags.sampled_refs 4512 # Sample count of references to valid blocks. 434system.cpu.dcache.tags.avg_refs 37379.184619 # Average number of references to valid blocks. 435system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 436system.cpu.dcache.tags.occ_blocks::cpu.data 3085.570959 # Average occupied blocks per requestor 437system.cpu.dcache.tags.occ_percent::cpu.data 0.753313 # Average percentage of cache occupancy 438system.cpu.dcache.tags.occ_percent::total 0.753313 # Average percentage of cache occupancy 439system.cpu.dcache.tags.occ_task_id_blocks::1024 3157 # Occupied blocks per task id 440system.cpu.dcache.tags.age_task_id_blocks_1024::0 21 # Occupied blocks per task id 441system.cpu.dcache.tags.age_task_id_blocks_1024::1 21 # Occupied blocks per task id 442system.cpu.dcache.tags.age_task_id_blocks_1024::2 12 # Occupied blocks per task id 443system.cpu.dcache.tags.age_task_id_blocks_1024::3 672 # Occupied blocks per task id 444system.cpu.dcache.tags.age_task_id_blocks_1024::4 2431 # Occupied blocks per task id 445system.cpu.dcache.tags.occ_task_id_percent::1024 0.770752 # Percentage of cache occupancy per task id 446system.cpu.dcache.tags.tag_accesses 337328856 # Number of tag accesses 447system.cpu.dcache.tags.data_accesses 337328856 # Number of data accesses 448system.cpu.dcache.ReadReq_hits::cpu.data 86522107 # number of ReadReq hits 449system.cpu.dcache.ReadReq_hits::total 86522107 # number of ReadReq hits 450system.cpu.dcache.WriteReq_hits::cpu.data 82047451 # number of WriteReq hits 451system.cpu.dcache.WriteReq_hits::total 82047451 # number of WriteReq hits 452system.cpu.dcache.SoftPFReq_hits::cpu.data 63533 # number of SoftPFReq hits 453system.cpu.dcache.SoftPFReq_hits::total 63533 # number of SoftPFReq hits 454system.cpu.dcache.LoadLockedReq_hits::cpu.data 10895 # number of LoadLockedReq hits 455system.cpu.dcache.LoadLockedReq_hits::total 10895 # number of LoadLockedReq hits 456system.cpu.dcache.StoreCondReq_hits::cpu.data 10895 # number of StoreCondReq hits 457system.cpu.dcache.StoreCondReq_hits::total 10895 # number of StoreCondReq hits 458system.cpu.dcache.demand_hits::cpu.data 168569558 # number of demand (read+write) hits 459system.cpu.dcache.demand_hits::total 168569558 # number of demand (read+write) hits 460system.cpu.dcache.overall_hits::cpu.data 168633091 # number of overall hits 461system.cpu.dcache.overall_hits::total 168633091 # number of overall hits 462system.cpu.dcache.ReadReq_misses::cpu.data 2060 # number of ReadReq misses 463system.cpu.dcache.ReadReq_misses::total 2060 # number of ReadReq misses 464system.cpu.dcache.WriteReq_misses::cpu.data 5226 # number of WriteReq misses 465system.cpu.dcache.WriteReq_misses::total 5226 # number of WriteReq misses 466system.cpu.dcache.SoftPFReq_misses::cpu.data 5 # number of SoftPFReq misses 467system.cpu.dcache.SoftPFReq_misses::total 5 # number of SoftPFReq misses 468system.cpu.dcache.demand_misses::cpu.data 7286 # number of demand (read+write) misses 469system.cpu.dcache.demand_misses::total 7286 # number of demand (read+write) misses 470system.cpu.dcache.overall_misses::cpu.data 7291 # number of overall misses 471system.cpu.dcache.overall_misses::total 7291 # number of overall misses 472system.cpu.dcache.ReadReq_miss_latency::cpu.data 136635000 # number of ReadReq miss cycles 473system.cpu.dcache.ReadReq_miss_latency::total 136635000 # number of ReadReq miss cycles 474system.cpu.dcache.WriteReq_miss_latency::cpu.data 394688000 # number of WriteReq miss cycles 475system.cpu.dcache.WriteReq_miss_latency::total 394688000 # number of WriteReq miss cycles 476system.cpu.dcache.demand_miss_latency::cpu.data 531323000 # number of demand (read+write) miss cycles 477system.cpu.dcache.demand_miss_latency::total 531323000 # number of demand (read+write) miss cycles 478system.cpu.dcache.overall_miss_latency::cpu.data 531323000 # number of overall miss cycles 479system.cpu.dcache.overall_miss_latency::total 531323000 # number of overall miss cycles 480system.cpu.dcache.ReadReq_accesses::cpu.data 86524167 # number of ReadReq accesses(hits+misses) 481system.cpu.dcache.ReadReq_accesses::total 86524167 # number of ReadReq accesses(hits+misses) 482system.cpu.dcache.WriteReq_accesses::cpu.data 82052677 # number of WriteReq accesses(hits+misses) 483system.cpu.dcache.WriteReq_accesses::total 82052677 # number of WriteReq accesses(hits+misses) 484system.cpu.dcache.SoftPFReq_accesses::cpu.data 63538 # number of SoftPFReq accesses(hits+misses) 485system.cpu.dcache.SoftPFReq_accesses::total 63538 # number of SoftPFReq accesses(hits+misses) 486system.cpu.dcache.LoadLockedReq_accesses::cpu.data 10895 # number of LoadLockedReq accesses(hits+misses) 487system.cpu.dcache.LoadLockedReq_accesses::total 10895 # number of LoadLockedReq accesses(hits+misses) 488system.cpu.dcache.StoreCondReq_accesses::cpu.data 10895 # number of StoreCondReq accesses(hits+misses) 489system.cpu.dcache.StoreCondReq_accesses::total 10895 # number of StoreCondReq accesses(hits+misses) 490system.cpu.dcache.demand_accesses::cpu.data 168576844 # number of demand (read+write) accesses 491system.cpu.dcache.demand_accesses::total 168576844 # number of demand (read+write) accesses 492system.cpu.dcache.overall_accesses::cpu.data 168640382 # number of overall (read+write) accesses 493system.cpu.dcache.overall_accesses::total 168640382 # number of overall (read+write) accesses 494system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000024 # miss rate for ReadReq accesses 495system.cpu.dcache.ReadReq_miss_rate::total 0.000024 # miss rate for ReadReq accesses 496system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000064 # miss rate for WriteReq accesses 497system.cpu.dcache.WriteReq_miss_rate::total 0.000064 # miss rate for WriteReq accesses 498system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.000079 # miss rate for SoftPFReq accesses 499system.cpu.dcache.SoftPFReq_miss_rate::total 0.000079 # miss rate for SoftPFReq accesses 500system.cpu.dcache.demand_miss_rate::cpu.data 0.000043 # miss rate for demand accesses 501system.cpu.dcache.demand_miss_rate::total 0.000043 # miss rate for demand accesses 502system.cpu.dcache.overall_miss_rate::cpu.data 0.000043 # miss rate for overall accesses 503system.cpu.dcache.overall_miss_rate::total 0.000043 # miss rate for overall accesses 504system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 66327.669903 # average ReadReq miss latency 505system.cpu.dcache.ReadReq_avg_miss_latency::total 66327.669903 # average ReadReq miss latency 506system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 75523.918867 # average WriteReq miss latency 507system.cpu.dcache.WriteReq_avg_miss_latency::total 75523.918867 # average WriteReq miss latency 508system.cpu.dcache.demand_avg_miss_latency::cpu.data 72923.826517 # average overall miss latency 509system.cpu.dcache.demand_avg_miss_latency::total 72923.826517 # average overall miss latency 510system.cpu.dcache.overall_avg_miss_latency::cpu.data 72873.817035 # average overall miss latency 511system.cpu.dcache.overall_avg_miss_latency::total 72873.817035 # average overall miss latency 512system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 513system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 514system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 515system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 516system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 517system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
518system.cpu.dcache.fast_writes 0 # number of fast writes performed 519system.cpu.dcache.cache_copies 0 # number of cache copies performed
520system.cpu.dcache.writebacks::writebacks 1010 # number of writebacks 521system.cpu.dcache.writebacks::total 1010 # number of writebacks 522system.cpu.dcache.ReadReq_mshr_hits::cpu.data 421 # number of ReadReq MSHR hits 523system.cpu.dcache.ReadReq_mshr_hits::total 421 # number of ReadReq MSHR hits 524system.cpu.dcache.WriteReq_mshr_hits::cpu.data 2356 # number of WriteReq MSHR hits 525system.cpu.dcache.WriteReq_mshr_hits::total 2356 # number of WriteReq MSHR hits 526system.cpu.dcache.demand_mshr_hits::cpu.data 2777 # number of demand (read+write) MSHR hits 527system.cpu.dcache.demand_mshr_hits::total 2777 # number of demand (read+write) MSHR hits 528system.cpu.dcache.overall_mshr_hits::cpu.data 2777 # number of overall MSHR hits 529system.cpu.dcache.overall_mshr_hits::total 2777 # number of overall MSHR hits 530system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1639 # number of ReadReq MSHR misses 531system.cpu.dcache.ReadReq_mshr_misses::total 1639 # number of ReadReq MSHR misses 532system.cpu.dcache.WriteReq_mshr_misses::cpu.data 2870 # number of WriteReq MSHR misses 533system.cpu.dcache.WriteReq_mshr_misses::total 2870 # number of WriteReq MSHR misses 534system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 3 # number of SoftPFReq MSHR misses 535system.cpu.dcache.SoftPFReq_mshr_misses::total 3 # number of SoftPFReq MSHR misses 536system.cpu.dcache.demand_mshr_misses::cpu.data 4509 # number of demand (read+write) MSHR misses 537system.cpu.dcache.demand_mshr_misses::total 4509 # number of demand (read+write) MSHR misses 538system.cpu.dcache.overall_mshr_misses::cpu.data 4512 # number of overall MSHR misses 539system.cpu.dcache.overall_mshr_misses::total 4512 # number of overall MSHR misses 540system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 109916500 # number of ReadReq MSHR miss cycles 541system.cpu.dcache.ReadReq_mshr_miss_latency::total 109916500 # number of ReadReq MSHR miss cycles 542system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 219842000 # number of WriteReq MSHR miss cycles 543system.cpu.dcache.WriteReq_mshr_miss_latency::total 219842000 # number of WriteReq MSHR miss cycles 544system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 481000 # number of SoftPFReq MSHR miss cycles 545system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 481000 # number of SoftPFReq MSHR miss cycles 546system.cpu.dcache.demand_mshr_miss_latency::cpu.data 329758500 # number of demand (read+write) MSHR miss cycles 547system.cpu.dcache.demand_mshr_miss_latency::total 329758500 # number of demand (read+write) MSHR miss cycles 548system.cpu.dcache.overall_mshr_miss_latency::cpu.data 330239500 # number of overall MSHR miss cycles 549system.cpu.dcache.overall_mshr_miss_latency::total 330239500 # number of overall MSHR miss cycles 550system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000019 # mshr miss rate for ReadReq accesses 551system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000019 # mshr miss rate for ReadReq accesses 552system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000035 # mshr miss rate for WriteReq accesses 553system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000035 # mshr miss rate for WriteReq accesses 554system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.000047 # mshr miss rate for SoftPFReq accesses 555system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.000047 # mshr miss rate for SoftPFReq accesses 556system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000027 # mshr miss rate for demand accesses 557system.cpu.dcache.demand_mshr_miss_rate::total 0.000027 # mshr miss rate for demand accesses 558system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000027 # mshr miss rate for overall accesses 559system.cpu.dcache.overall_mshr_miss_rate::total 0.000027 # mshr miss rate for overall accesses 560system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 67063.148261 # average ReadReq mshr miss latency 561system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67063.148261 # average ReadReq mshr miss latency 562system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76600 # average WriteReq mshr miss latency 563system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76600 # average WriteReq mshr miss latency 564system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 160333.333333 # average SoftPFReq mshr miss latency 565system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 160333.333333 # average SoftPFReq mshr miss latency 566system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 73133.399867 # average overall mshr miss latency 567system.cpu.dcache.demand_avg_mshr_miss_latency::total 73133.399867 # average overall mshr miss latency 568system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 73191.378546 # average overall mshr miss latency 569system.cpu.dcache.overall_avg_mshr_miss_latency::total 73191.378546 # average overall mshr miss latency	518system.cpu.dcache.writebacks::writebacks 1010 # number of writebacks 519system.cpu.dcache.writebacks::total 1010 # number of writebacks 520system.cpu.dcache.ReadReq_mshr_hits::cpu.data 421 # number of ReadReq MSHR hits 521system.cpu.dcache.ReadReq_mshr_hits::total 421 # number of ReadReq MSHR hits 522system.cpu.dcache.WriteReq_mshr_hits::cpu.data 2356 # number of WriteReq MSHR hits 523system.cpu.dcache.WriteReq_mshr_hits::total 2356 # number of WriteReq MSHR hits 524system.cpu.dcache.demand_mshr_hits::cpu.data 2777 # number of demand (read+write) MSHR hits 525system.cpu.dcache.demand_mshr_hits::total 2777 # number of demand (read+write) MSHR hits 526system.cpu.dcache.overall_mshr_hits::cpu.data 2777 # number of overall MSHR hits 527system.cpu.dcache.overall_mshr_hits::total 2777 # number of overall MSHR hits 528system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1639 # number of ReadReq MSHR misses 529system.cpu.dcache.ReadReq_mshr_misses::total 1639 # number of ReadReq MSHR misses 530system.cpu.dcache.WriteReq_mshr_misses::cpu.data 2870 # number of WriteReq MSHR misses 531system.cpu.dcache.WriteReq_mshr_misses::total 2870 # number of WriteReq MSHR misses 532system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 3 # number of SoftPFReq MSHR misses 533system.cpu.dcache.SoftPFReq_mshr_misses::total 3 # number of SoftPFReq MSHR misses 534system.cpu.dcache.demand_mshr_misses::cpu.data 4509 # number of demand (read+write) MSHR misses 535system.cpu.dcache.demand_mshr_misses::total 4509 # number of demand (read+write) MSHR misses 536system.cpu.dcache.overall_mshr_misses::cpu.data 4512 # number of overall MSHR misses 537system.cpu.dcache.overall_mshr_misses::total 4512 # number of overall MSHR misses 538system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 109916500 # number of ReadReq MSHR miss cycles 539system.cpu.dcache.ReadReq_mshr_miss_latency::total 109916500 # number of ReadReq MSHR miss cycles 540system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 219842000 # number of WriteReq MSHR miss cycles 541system.cpu.dcache.WriteReq_mshr_miss_latency::total 219842000 # number of WriteReq MSHR miss cycles 542system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 481000 # number of SoftPFReq MSHR miss cycles 543system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 481000 # number of SoftPFReq MSHR miss cycles 544system.cpu.dcache.demand_mshr_miss_latency::cpu.data 329758500 # number of demand (read+write) MSHR miss cycles 545system.cpu.dcache.demand_mshr_miss_latency::total 329758500 # number of demand (read+write) MSHR miss cycles 546system.cpu.dcache.overall_mshr_miss_latency::cpu.data 330239500 # number of overall MSHR miss cycles 547system.cpu.dcache.overall_mshr_miss_latency::total 330239500 # number of overall MSHR miss cycles 548system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000019 # mshr miss rate for ReadReq accesses 549system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000019 # mshr miss rate for ReadReq accesses 550system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000035 # mshr miss rate for WriteReq accesses 551system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000035 # mshr miss rate for WriteReq accesses 552system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.000047 # mshr miss rate for SoftPFReq accesses 553system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.000047 # mshr miss rate for SoftPFReq accesses 554system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000027 # mshr miss rate for demand accesses 555system.cpu.dcache.demand_mshr_miss_rate::total 0.000027 # mshr miss rate for demand accesses 556system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000027 # mshr miss rate for overall accesses 557system.cpu.dcache.overall_mshr_miss_rate::total 0.000027 # mshr miss rate for overall accesses 558system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 67063.148261 # average ReadReq mshr miss latency 559system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67063.148261 # average ReadReq mshr miss latency 560system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76600 # average WriteReq mshr miss latency 561system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76600 # average WriteReq mshr miss latency 562system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 160333.333333 # average SoftPFReq mshr miss latency 563system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 160333.333333 # average SoftPFReq mshr miss latency 564system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 73133.399867 # average overall mshr miss latency 565system.cpu.dcache.demand_avg_mshr_miss_latency::total 73133.399867 # average overall mshr miss latency 566system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 73191.378546 # average overall mshr miss latency 567system.cpu.dcache.overall_avg_mshr_miss_latency::total 73191.378546 # average overall mshr miss latency
570system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
571system.cpu.icache.tags.replacements 38168 # number of replacements 572system.cpu.icache.tags.tagsinuse 1923.744161 # Cycle average of tags in use 573system.cpu.icache.tags.total_refs 69641436 # Total number of references to valid blocks. 574system.cpu.icache.tags.sampled_refs 40104 # Sample count of references to valid blocks. 575system.cpu.icache.tags.avg_refs 1736.520946 # Average number of references to valid blocks. 576system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 577system.cpu.icache.tags.occ_blocks::cpu.inst 1923.744161 # Average occupied blocks per requestor 578system.cpu.icache.tags.occ_percent::cpu.inst 0.939328 # Average percentage of cache occupancy 579system.cpu.icache.tags.occ_percent::total 0.939328 # Average percentage of cache occupancy 580system.cpu.icache.tags.occ_task_id_blocks::1024 1936 # Occupied blocks per task id 581system.cpu.icache.tags.age_task_id_blocks_1024::0 60 # Occupied blocks per task id 582system.cpu.icache.tags.age_task_id_blocks_1024::1 84 # Occupied blocks per task id 583system.cpu.icache.tags.age_task_id_blocks_1024::2 33 # Occupied blocks per task id 584system.cpu.icache.tags.age_task_id_blocks_1024::3 276 # Occupied blocks per task id 585system.cpu.icache.tags.age_task_id_blocks_1024::4 1483 # Occupied blocks per task id 586system.cpu.icache.tags.occ_task_id_percent::1024 0.945312 # Percentage of cache occupancy per task id 587system.cpu.icache.tags.tag_accesses 139403186 # Number of tag accesses 588system.cpu.icache.tags.data_accesses 139403186 # Number of data accesses 589system.cpu.icache.ReadReq_hits::cpu.inst 69641436 # number of ReadReq hits 590system.cpu.icache.ReadReq_hits::total 69641436 # number of ReadReq hits 591system.cpu.icache.demand_hits::cpu.inst 69641436 # number of demand (read+write) hits 592system.cpu.icache.demand_hits::total 69641436 # number of demand (read+write) hits 593system.cpu.icache.overall_hits::cpu.inst 69641436 # number of overall hits 594system.cpu.icache.overall_hits::total 69641436 # number of overall hits 595system.cpu.icache.ReadReq_misses::cpu.inst 40105 # number of ReadReq misses 596system.cpu.icache.ReadReq_misses::total 40105 # number of ReadReq misses 597system.cpu.icache.demand_misses::cpu.inst 40105 # number of demand (read+write) misses 598system.cpu.icache.demand_misses::total 40105 # number of demand (read+write) misses 599system.cpu.icache.overall_misses::cpu.inst 40105 # number of overall misses 600system.cpu.icache.overall_misses::total 40105 # number of overall misses 601system.cpu.icache.ReadReq_miss_latency::cpu.inst 757528000 # number of ReadReq miss cycles 602system.cpu.icache.ReadReq_miss_latency::total 757528000 # number of ReadReq miss cycles 603system.cpu.icache.demand_miss_latency::cpu.inst 757528000 # number of demand (read+write) miss cycles 604system.cpu.icache.demand_miss_latency::total 757528000 # number of demand (read+write) miss cycles 605system.cpu.icache.overall_miss_latency::cpu.inst 757528000 # number of overall miss cycles 606system.cpu.icache.overall_miss_latency::total 757528000 # number of overall miss cycles 607system.cpu.icache.ReadReq_accesses::cpu.inst 69681541 # number of ReadReq accesses(hits+misses) 608system.cpu.icache.ReadReq_accesses::total 69681541 # number of ReadReq accesses(hits+misses) 609system.cpu.icache.demand_accesses::cpu.inst 69681541 # number of demand (read+write) accesses 610system.cpu.icache.demand_accesses::total 69681541 # number of demand (read+write) accesses 611system.cpu.icache.overall_accesses::cpu.inst 69681541 # number of overall (read+write) accesses 612system.cpu.icache.overall_accesses::total 69681541 # number of overall (read+write) accesses 613system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000576 # miss rate for ReadReq accesses 614system.cpu.icache.ReadReq_miss_rate::total 0.000576 # miss rate for ReadReq accesses 615system.cpu.icache.demand_miss_rate::cpu.inst 0.000576 # miss rate for demand accesses 616system.cpu.icache.demand_miss_rate::total 0.000576 # miss rate for demand accesses 617system.cpu.icache.overall_miss_rate::cpu.inst 0.000576 # miss rate for overall accesses 618system.cpu.icache.overall_miss_rate::total 0.000576 # miss rate for overall accesses 619system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 18888.617379 # average ReadReq miss latency 620system.cpu.icache.ReadReq_avg_miss_latency::total 18888.617379 # average ReadReq miss latency 621system.cpu.icache.demand_avg_miss_latency::cpu.inst 18888.617379 # average overall miss latency 622system.cpu.icache.demand_avg_miss_latency::total 18888.617379 # average overall miss latency 623system.cpu.icache.overall_avg_miss_latency::cpu.inst 18888.617379 # average overall miss latency 624system.cpu.icache.overall_avg_miss_latency::total 18888.617379 # average overall miss latency 625system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 626system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 627system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 628system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 629system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 630system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked	568system.cpu.icache.tags.replacements 38168 # number of replacements 569system.cpu.icache.tags.tagsinuse 1923.744161 # Cycle average of tags in use 570system.cpu.icache.tags.total_refs 69641436 # Total number of references to valid blocks. 571system.cpu.icache.tags.sampled_refs 40104 # Sample count of references to valid blocks. 572system.cpu.icache.tags.avg_refs 1736.520946 # Average number of references to valid blocks. 573system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 574system.cpu.icache.tags.occ_blocks::cpu.inst 1923.744161 # Average occupied blocks per requestor 575system.cpu.icache.tags.occ_percent::cpu.inst 0.939328 # Average percentage of cache occupancy 576system.cpu.icache.tags.occ_percent::total 0.939328 # Average percentage of cache occupancy 577system.cpu.icache.tags.occ_task_id_blocks::1024 1936 # Occupied blocks per task id 578system.cpu.icache.tags.age_task_id_blocks_1024::0 60 # Occupied blocks per task id 579system.cpu.icache.tags.age_task_id_blocks_1024::1 84 # Occupied blocks per task id 580system.cpu.icache.tags.age_task_id_blocks_1024::2 33 # Occupied blocks per task id 581system.cpu.icache.tags.age_task_id_blocks_1024::3 276 # Occupied blocks per task id 582system.cpu.icache.tags.age_task_id_blocks_1024::4 1483 # Occupied blocks per task id 583system.cpu.icache.tags.occ_task_id_percent::1024 0.945312 # Percentage of cache occupancy per task id 584system.cpu.icache.tags.tag_accesses 139403186 # Number of tag accesses 585system.cpu.icache.tags.data_accesses 139403186 # Number of data accesses 586system.cpu.icache.ReadReq_hits::cpu.inst 69641436 # number of ReadReq hits 587system.cpu.icache.ReadReq_hits::total 69641436 # number of ReadReq hits 588system.cpu.icache.demand_hits::cpu.inst 69641436 # number of demand (read+write) hits 589system.cpu.icache.demand_hits::total 69641436 # number of demand (read+write) hits 590system.cpu.icache.overall_hits::cpu.inst 69641436 # number of overall hits 591system.cpu.icache.overall_hits::total 69641436 # number of overall hits 592system.cpu.icache.ReadReq_misses::cpu.inst 40105 # number of ReadReq misses 593system.cpu.icache.ReadReq_misses::total 40105 # number of ReadReq misses 594system.cpu.icache.demand_misses::cpu.inst 40105 # number of demand (read+write) misses 595system.cpu.icache.demand_misses::total 40105 # number of demand (read+write) misses 596system.cpu.icache.overall_misses::cpu.inst 40105 # number of overall misses 597system.cpu.icache.overall_misses::total 40105 # number of overall misses 598system.cpu.icache.ReadReq_miss_latency::cpu.inst 757528000 # number of ReadReq miss cycles 599system.cpu.icache.ReadReq_miss_latency::total 757528000 # number of ReadReq miss cycles 600system.cpu.icache.demand_miss_latency::cpu.inst 757528000 # number of demand (read+write) miss cycles 601system.cpu.icache.demand_miss_latency::total 757528000 # number of demand (read+write) miss cycles 602system.cpu.icache.overall_miss_latency::cpu.inst 757528000 # number of overall miss cycles 603system.cpu.icache.overall_miss_latency::total 757528000 # number of overall miss cycles 604system.cpu.icache.ReadReq_accesses::cpu.inst 69681541 # number of ReadReq accesses(hits+misses) 605system.cpu.icache.ReadReq_accesses::total 69681541 # number of ReadReq accesses(hits+misses) 606system.cpu.icache.demand_accesses::cpu.inst 69681541 # number of demand (read+write) accesses 607system.cpu.icache.demand_accesses::total 69681541 # number of demand (read+write) accesses 608system.cpu.icache.overall_accesses::cpu.inst 69681541 # number of overall (read+write) accesses 609system.cpu.icache.overall_accesses::total 69681541 # number of overall (read+write) accesses 610system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000576 # miss rate for ReadReq accesses 611system.cpu.icache.ReadReq_miss_rate::total 0.000576 # miss rate for ReadReq accesses 612system.cpu.icache.demand_miss_rate::cpu.inst 0.000576 # miss rate for demand accesses 613system.cpu.icache.demand_miss_rate::total 0.000576 # miss rate for demand accesses 614system.cpu.icache.overall_miss_rate::cpu.inst 0.000576 # miss rate for overall accesses 615system.cpu.icache.overall_miss_rate::total 0.000576 # miss rate for overall accesses 616system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 18888.617379 # average ReadReq miss latency 617system.cpu.icache.ReadReq_avg_miss_latency::total 18888.617379 # average ReadReq miss latency 618system.cpu.icache.demand_avg_miss_latency::cpu.inst 18888.617379 # average overall miss latency 619system.cpu.icache.demand_avg_miss_latency::total 18888.617379 # average overall miss latency 620system.cpu.icache.overall_avg_miss_latency::cpu.inst 18888.617379 # average overall miss latency 621system.cpu.icache.overall_avg_miss_latency::total 18888.617379 # average overall miss latency 622system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 623system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 624system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 625system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 626system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 627system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
631system.cpu.icache.fast_writes 0 # number of fast writes performed 632system.cpu.icache.cache_copies 0 # number of cache copies performed
633system.cpu.icache.writebacks::writebacks 38168 # number of writebacks 634system.cpu.icache.writebacks::total 38168 # number of writebacks 635system.cpu.icache.ReadReq_mshr_misses::cpu.inst 40105 # number of ReadReq MSHR misses 636system.cpu.icache.ReadReq_mshr_misses::total 40105 # number of ReadReq MSHR misses 637system.cpu.icache.demand_mshr_misses::cpu.inst 40105 # number of demand (read+write) MSHR misses 638system.cpu.icache.demand_mshr_misses::total 40105 # number of demand (read+write) MSHR misses 639system.cpu.icache.overall_mshr_misses::cpu.inst 40105 # number of overall MSHR misses 640system.cpu.icache.overall_mshr_misses::total 40105 # number of overall MSHR misses 641system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 717424000 # number of ReadReq MSHR miss cycles 642system.cpu.icache.ReadReq_mshr_miss_latency::total 717424000 # number of ReadReq MSHR miss cycles 643system.cpu.icache.demand_mshr_miss_latency::cpu.inst 717424000 # number of demand (read+write) MSHR miss cycles 644system.cpu.icache.demand_mshr_miss_latency::total 717424000 # number of demand (read+write) MSHR miss cycles 645system.cpu.icache.overall_mshr_miss_latency::cpu.inst 717424000 # number of overall MSHR miss cycles 646system.cpu.icache.overall_mshr_miss_latency::total 717424000 # number of overall MSHR miss cycles 647system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000576 # mshr miss rate for ReadReq accesses 648system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000576 # mshr miss rate for ReadReq accesses 649system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000576 # mshr miss rate for demand accesses 650system.cpu.icache.demand_mshr_miss_rate::total 0.000576 # mshr miss rate for demand accesses 651system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000576 # mshr miss rate for overall accesses 652system.cpu.icache.overall_mshr_miss_rate::total 0.000576 # mshr miss rate for overall accesses 653system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 17888.642314 # average ReadReq mshr miss latency 654system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17888.642314 # average ReadReq mshr miss latency 655system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 17888.642314 # average overall mshr miss latency 656system.cpu.icache.demand_avg_mshr_miss_latency::total 17888.642314 # average overall mshr miss latency 657system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 17888.642314 # average overall mshr miss latency 658system.cpu.icache.overall_avg_mshr_miss_latency::total 17888.642314 # average overall mshr miss latency	628system.cpu.icache.writebacks::writebacks 38168 # number of writebacks 629system.cpu.icache.writebacks::total 38168 # number of writebacks 630system.cpu.icache.ReadReq_mshr_misses::cpu.inst 40105 # number of ReadReq MSHR misses 631system.cpu.icache.ReadReq_mshr_misses::total 40105 # number of ReadReq MSHR misses 632system.cpu.icache.demand_mshr_misses::cpu.inst 40105 # number of demand (read+write) MSHR misses 633system.cpu.icache.demand_mshr_misses::total 40105 # number of demand (read+write) MSHR misses 634system.cpu.icache.overall_mshr_misses::cpu.inst 40105 # number of overall MSHR misses 635system.cpu.icache.overall_mshr_misses::total 40105 # number of overall MSHR misses 636system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 717424000 # number of ReadReq MSHR miss cycles 637system.cpu.icache.ReadReq_mshr_miss_latency::total 717424000 # number of ReadReq MSHR miss cycles 638system.cpu.icache.demand_mshr_miss_latency::cpu.inst 717424000 # number of demand (read+write) MSHR miss cycles 639system.cpu.icache.demand_mshr_miss_latency::total 717424000 # number of demand (read+write) MSHR miss cycles 640system.cpu.icache.overall_mshr_miss_latency::cpu.inst 717424000 # number of overall MSHR miss cycles 641system.cpu.icache.overall_mshr_miss_latency::total 717424000 # number of overall MSHR miss cycles 642system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000576 # mshr miss rate for ReadReq accesses 643system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000576 # mshr miss rate for ReadReq accesses 644system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000576 # mshr miss rate for demand accesses 645system.cpu.icache.demand_mshr_miss_rate::total 0.000576 # mshr miss rate for demand accesses 646system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000576 # mshr miss rate for overall accesses 647system.cpu.icache.overall_mshr_miss_rate::total 0.000576 # mshr miss rate for overall accesses 648system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 17888.642314 # average ReadReq mshr miss latency 649system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17888.642314 # average ReadReq mshr miss latency 650system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 17888.642314 # average overall mshr miss latency 651system.cpu.icache.demand_avg_mshr_miss_latency::total 17888.642314 # average overall mshr miss latency 652system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 17888.642314 # average overall mshr miss latency 653system.cpu.icache.overall_avg_mshr_miss_latency::total 17888.642314 # average overall mshr miss latency
659system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
660system.cpu.l2cache.tags.replacements 0 # number of replacements 661system.cpu.l2cache.tags.tagsinuse 4199.701287 # Cycle average of tags in use 662system.cpu.l2cache.tags.total_refs 60529 # Total number of references to valid blocks. 663system.cpu.l2cache.tags.sampled_refs 5648 # Sample count of references to valid blocks. 664system.cpu.l2cache.tags.avg_refs 10.716891 # Average number of references to valid blocks. 665system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 666system.cpu.l2cache.tags.occ_blocks::writebacks 353.800339 # Average occupied blocks per requestor 667system.cpu.l2cache.tags.occ_blocks::cpu.inst 3167.579629 # Average occupied blocks per requestor 668system.cpu.l2cache.tags.occ_blocks::cpu.data 678.321319 # Average occupied blocks per requestor 669system.cpu.l2cache.tags.occ_percent::writebacks 0.010797 # Average percentage of cache occupancy 670system.cpu.l2cache.tags.occ_percent::cpu.inst 0.096667 # Average percentage of cache occupancy 671system.cpu.l2cache.tags.occ_percent::cpu.data 0.020701 # Average percentage of cache occupancy 672system.cpu.l2cache.tags.occ_percent::total 0.128165 # Average percentage of cache occupancy 673system.cpu.l2cache.tags.occ_task_id_blocks::1024 5648 # Occupied blocks per task id 674system.cpu.l2cache.tags.age_task_id_blocks_1024::0 56 # Occupied blocks per task id 675system.cpu.l2cache.tags.age_task_id_blocks_1024::1 37 # Occupied blocks per task id 676system.cpu.l2cache.tags.age_task_id_blocks_1024::2 42 # Occupied blocks per task id 677system.cpu.l2cache.tags.age_task_id_blocks_1024::3 1251 # Occupied blocks per task id 678system.cpu.l2cache.tags.age_task_id_blocks_1024::4 4262 # Occupied blocks per task id 679system.cpu.l2cache.tags.occ_task_id_percent::1024 0.172363 # Percentage of cache occupancy per task id 680system.cpu.l2cache.tags.tag_accesses 561366 # Number of tag accesses 681system.cpu.l2cache.tags.data_accesses 561366 # Number of data accesses 682system.cpu.l2cache.WritebackDirty_hits::writebacks 1010 # number of WritebackDirty hits 683system.cpu.l2cache.WritebackDirty_hits::total 1010 # number of WritebackDirty hits 684system.cpu.l2cache.WritebackClean_hits::writebacks 23251 # number of WritebackClean hits 685system.cpu.l2cache.WritebackClean_hits::total 23251 # number of WritebackClean hits 686system.cpu.l2cache.ReadExReq_hits::cpu.data 16 # number of ReadExReq hits 687system.cpu.l2cache.ReadExReq_hits::total 16 # number of ReadExReq hits 688system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 36680 # number of ReadCleanReq hits 689system.cpu.l2cache.ReadCleanReq_hits::total 36680 # number of ReadCleanReq hits 690system.cpu.l2cache.ReadSharedReq_hits::cpu.data 291 # number of ReadSharedReq hits 691system.cpu.l2cache.ReadSharedReq_hits::total 291 # number of ReadSharedReq hits 692system.cpu.l2cache.demand_hits::cpu.inst 36680 # number of demand (read+write) hits 693system.cpu.l2cache.demand_hits::cpu.data 307 # number of demand (read+write) hits 694system.cpu.l2cache.demand_hits::total 36987 # number of demand (read+write) hits 695system.cpu.l2cache.overall_hits::cpu.inst 36680 # number of overall hits 696system.cpu.l2cache.overall_hits::cpu.data 307 # number of overall hits 697system.cpu.l2cache.overall_hits::total 36987 # number of overall hits 698system.cpu.l2cache.ReadExReq_misses::cpu.data 2854 # number of ReadExReq misses 699system.cpu.l2cache.ReadExReq_misses::total 2854 # number of ReadExReq misses 700system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 3425 # number of ReadCleanReq misses 701system.cpu.l2cache.ReadCleanReq_misses::total 3425 # number of ReadCleanReq misses 702system.cpu.l2cache.ReadSharedReq_misses::cpu.data 1351 # number of ReadSharedReq misses 703system.cpu.l2cache.ReadSharedReq_misses::total 1351 # number of ReadSharedReq misses 704system.cpu.l2cache.demand_misses::cpu.inst 3425 # number of demand (read+write) misses 705system.cpu.l2cache.demand_misses::cpu.data 4205 # number of demand (read+write) misses 706system.cpu.l2cache.demand_misses::total 7630 # number of demand (read+write) misses 707system.cpu.l2cache.overall_misses::cpu.inst 3425 # number of overall misses 708system.cpu.l2cache.overall_misses::cpu.data 4205 # number of overall misses 709system.cpu.l2cache.overall_misses::total 7630 # number of overall misses 710system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 215334500 # number of ReadExReq miss cycles 711system.cpu.l2cache.ReadExReq_miss_latency::total 215334500 # number of ReadExReq miss cycles 712system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 257203500 # number of ReadCleanReq miss cycles 713system.cpu.l2cache.ReadCleanReq_miss_latency::total 257203500 # number of ReadCleanReq miss cycles 714system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 104684500 # number of ReadSharedReq miss cycles 715system.cpu.l2cache.ReadSharedReq_miss_latency::total 104684500 # number of ReadSharedReq miss cycles 716system.cpu.l2cache.demand_miss_latency::cpu.inst 257203500 # number of demand (read+write) miss cycles 717system.cpu.l2cache.demand_miss_latency::cpu.data 320019000 # number of demand (read+write) miss cycles 718system.cpu.l2cache.demand_miss_latency::total 577222500 # number of demand (read+write) miss cycles 719system.cpu.l2cache.overall_miss_latency::cpu.inst 257203500 # number of overall miss cycles 720system.cpu.l2cache.overall_miss_latency::cpu.data 320019000 # number of overall miss cycles 721system.cpu.l2cache.overall_miss_latency::total 577222500 # number of overall miss cycles 722system.cpu.l2cache.WritebackDirty_accesses::writebacks 1010 # number of WritebackDirty accesses(hits+misses) 723system.cpu.l2cache.WritebackDirty_accesses::total 1010 # number of WritebackDirty accesses(hits+misses) 724system.cpu.l2cache.WritebackClean_accesses::writebacks 23251 # number of WritebackClean accesses(hits+misses) 725system.cpu.l2cache.WritebackClean_accesses::total 23251 # number of WritebackClean accesses(hits+misses) 726system.cpu.l2cache.ReadExReq_accesses::cpu.data 2870 # number of ReadExReq accesses(hits+misses) 727system.cpu.l2cache.ReadExReq_accesses::total 2870 # number of ReadExReq accesses(hits+misses) 728system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 40105 # number of ReadCleanReq accesses(hits+misses) 729system.cpu.l2cache.ReadCleanReq_accesses::total 40105 # number of ReadCleanReq accesses(hits+misses) 730system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 1642 # number of ReadSharedReq accesses(hits+misses) 731system.cpu.l2cache.ReadSharedReq_accesses::total 1642 # number of ReadSharedReq accesses(hits+misses) 732system.cpu.l2cache.demand_accesses::cpu.inst 40105 # number of demand (read+write) accesses 733system.cpu.l2cache.demand_accesses::cpu.data 4512 # number of demand (read+write) accesses 734system.cpu.l2cache.demand_accesses::total 44617 # number of demand (read+write) accesses 735system.cpu.l2cache.overall_accesses::cpu.inst 40105 # number of overall (read+write) accesses 736system.cpu.l2cache.overall_accesses::cpu.data 4512 # number of overall (read+write) accesses 737system.cpu.l2cache.overall_accesses::total 44617 # number of overall (read+write) accesses 738system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.994425 # miss rate for ReadExReq accesses 739system.cpu.l2cache.ReadExReq_miss_rate::total 0.994425 # miss rate for ReadExReq accesses 740system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.085401 # miss rate for ReadCleanReq accesses 741system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.085401 # miss rate for ReadCleanReq accesses 742system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.822777 # miss rate for ReadSharedReq accesses 743system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.822777 # miss rate for ReadSharedReq accesses 744system.cpu.l2cache.demand_miss_rate::cpu.inst 0.085401 # miss rate for demand accesses 745system.cpu.l2cache.demand_miss_rate::cpu.data 0.931959 # miss rate for demand accesses 746system.cpu.l2cache.demand_miss_rate::total 0.171011 # miss rate for demand accesses 747system.cpu.l2cache.overall_miss_rate::cpu.inst 0.085401 # miss rate for overall accesses 748system.cpu.l2cache.overall_miss_rate::cpu.data 0.931959 # miss rate for overall accesses 749system.cpu.l2cache.overall_miss_rate::total 0.171011 # miss rate for overall accesses 750system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 75450.070077 # average ReadExReq miss latency 751system.cpu.l2cache.ReadExReq_avg_miss_latency::total 75450.070077 # average ReadExReq miss latency 752system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 75095.912409 # average ReadCleanReq miss latency 753system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 75095.912409 # average ReadCleanReq miss latency 754system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 77486.676536 # average ReadSharedReq miss latency 755system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 77486.676536 # average ReadSharedReq miss latency 756system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 75095.912409 # average overall miss latency 757system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76104.399524 # average overall miss latency 758system.cpu.l2cache.demand_avg_miss_latency::total 75651.703801 # average overall miss latency 759system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 75095.912409 # average overall miss latency 760system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76104.399524 # average overall miss latency 761system.cpu.l2cache.overall_avg_miss_latency::total 75651.703801 # average overall miss latency 762system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 763system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 764system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 765system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 766system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 767system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked	654system.cpu.l2cache.tags.replacements 0 # number of replacements 655system.cpu.l2cache.tags.tagsinuse 4199.701287 # Cycle average of tags in use 656system.cpu.l2cache.tags.total_refs 60529 # Total number of references to valid blocks. 657system.cpu.l2cache.tags.sampled_refs 5648 # Sample count of references to valid blocks. 658system.cpu.l2cache.tags.avg_refs 10.716891 # Average number of references to valid blocks. 659system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 660system.cpu.l2cache.tags.occ_blocks::writebacks 353.800339 # Average occupied blocks per requestor 661system.cpu.l2cache.tags.occ_blocks::cpu.inst 3167.579629 # Average occupied blocks per requestor 662system.cpu.l2cache.tags.occ_blocks::cpu.data 678.321319 # Average occupied blocks per requestor 663system.cpu.l2cache.tags.occ_percent::writebacks 0.010797 # Average percentage of cache occupancy 664system.cpu.l2cache.tags.occ_percent::cpu.inst 0.096667 # Average percentage of cache occupancy 665system.cpu.l2cache.tags.occ_percent::cpu.data 0.020701 # Average percentage of cache occupancy 666system.cpu.l2cache.tags.occ_percent::total 0.128165 # Average percentage of cache occupancy 667system.cpu.l2cache.tags.occ_task_id_blocks::1024 5648 # Occupied blocks per task id 668system.cpu.l2cache.tags.age_task_id_blocks_1024::0 56 # Occupied blocks per task id 669system.cpu.l2cache.tags.age_task_id_blocks_1024::1 37 # Occupied blocks per task id 670system.cpu.l2cache.tags.age_task_id_blocks_1024::2 42 # Occupied blocks per task id 671system.cpu.l2cache.tags.age_task_id_blocks_1024::3 1251 # Occupied blocks per task id 672system.cpu.l2cache.tags.age_task_id_blocks_1024::4 4262 # Occupied blocks per task id 673system.cpu.l2cache.tags.occ_task_id_percent::1024 0.172363 # Percentage of cache occupancy per task id 674system.cpu.l2cache.tags.tag_accesses 561366 # Number of tag accesses 675system.cpu.l2cache.tags.data_accesses 561366 # Number of data accesses 676system.cpu.l2cache.WritebackDirty_hits::writebacks 1010 # number of WritebackDirty hits 677system.cpu.l2cache.WritebackDirty_hits::total 1010 # number of WritebackDirty hits 678system.cpu.l2cache.WritebackClean_hits::writebacks 23251 # number of WritebackClean hits 679system.cpu.l2cache.WritebackClean_hits::total 23251 # number of WritebackClean hits 680system.cpu.l2cache.ReadExReq_hits::cpu.data 16 # number of ReadExReq hits 681system.cpu.l2cache.ReadExReq_hits::total 16 # number of ReadExReq hits 682system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 36680 # number of ReadCleanReq hits 683system.cpu.l2cache.ReadCleanReq_hits::total 36680 # number of ReadCleanReq hits 684system.cpu.l2cache.ReadSharedReq_hits::cpu.data 291 # number of ReadSharedReq hits 685system.cpu.l2cache.ReadSharedReq_hits::total 291 # number of ReadSharedReq hits 686system.cpu.l2cache.demand_hits::cpu.inst 36680 # number of demand (read+write) hits 687system.cpu.l2cache.demand_hits::cpu.data 307 # number of demand (read+write) hits 688system.cpu.l2cache.demand_hits::total 36987 # number of demand (read+write) hits 689system.cpu.l2cache.overall_hits::cpu.inst 36680 # number of overall hits 690system.cpu.l2cache.overall_hits::cpu.data 307 # number of overall hits 691system.cpu.l2cache.overall_hits::total 36987 # number of overall hits 692system.cpu.l2cache.ReadExReq_misses::cpu.data 2854 # number of ReadExReq misses 693system.cpu.l2cache.ReadExReq_misses::total 2854 # number of ReadExReq misses 694system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 3425 # number of ReadCleanReq misses 695system.cpu.l2cache.ReadCleanReq_misses::total 3425 # number of ReadCleanReq misses 696system.cpu.l2cache.ReadSharedReq_misses::cpu.data 1351 # number of ReadSharedReq misses 697system.cpu.l2cache.ReadSharedReq_misses::total 1351 # number of ReadSharedReq misses 698system.cpu.l2cache.demand_misses::cpu.inst 3425 # number of demand (read+write) misses 699system.cpu.l2cache.demand_misses::cpu.data 4205 # number of demand (read+write) misses 700system.cpu.l2cache.demand_misses::total 7630 # number of demand (read+write) misses 701system.cpu.l2cache.overall_misses::cpu.inst 3425 # number of overall misses 702system.cpu.l2cache.overall_misses::cpu.data 4205 # number of overall misses 703system.cpu.l2cache.overall_misses::total 7630 # number of overall misses 704system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 215334500 # number of ReadExReq miss cycles 705system.cpu.l2cache.ReadExReq_miss_latency::total 215334500 # number of ReadExReq miss cycles 706system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 257203500 # number of ReadCleanReq miss cycles 707system.cpu.l2cache.ReadCleanReq_miss_latency::total 257203500 # number of ReadCleanReq miss cycles 708system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 104684500 # number of ReadSharedReq miss cycles 709system.cpu.l2cache.ReadSharedReq_miss_latency::total 104684500 # number of ReadSharedReq miss cycles 710system.cpu.l2cache.demand_miss_latency::cpu.inst 257203500 # number of demand (read+write) miss cycles 711system.cpu.l2cache.demand_miss_latency::cpu.data 320019000 # number of demand (read+write) miss cycles 712system.cpu.l2cache.demand_miss_latency::total 577222500 # number of demand (read+write) miss cycles 713system.cpu.l2cache.overall_miss_latency::cpu.inst 257203500 # number of overall miss cycles 714system.cpu.l2cache.overall_miss_latency::cpu.data 320019000 # number of overall miss cycles 715system.cpu.l2cache.overall_miss_latency::total 577222500 # number of overall miss cycles 716system.cpu.l2cache.WritebackDirty_accesses::writebacks 1010 # number of WritebackDirty accesses(hits+misses) 717system.cpu.l2cache.WritebackDirty_accesses::total 1010 # number of WritebackDirty accesses(hits+misses) 718system.cpu.l2cache.WritebackClean_accesses::writebacks 23251 # number of WritebackClean accesses(hits+misses) 719system.cpu.l2cache.WritebackClean_accesses::total 23251 # number of WritebackClean accesses(hits+misses) 720system.cpu.l2cache.ReadExReq_accesses::cpu.data 2870 # number of ReadExReq accesses(hits+misses) 721system.cpu.l2cache.ReadExReq_accesses::total 2870 # number of ReadExReq accesses(hits+misses) 722system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 40105 # number of ReadCleanReq accesses(hits+misses) 723system.cpu.l2cache.ReadCleanReq_accesses::total 40105 # number of ReadCleanReq accesses(hits+misses) 724system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 1642 # number of ReadSharedReq accesses(hits+misses) 725system.cpu.l2cache.ReadSharedReq_accesses::total 1642 # number of ReadSharedReq accesses(hits+misses) 726system.cpu.l2cache.demand_accesses::cpu.inst 40105 # number of demand (read+write) accesses 727system.cpu.l2cache.demand_accesses::cpu.data 4512 # number of demand (read+write) accesses 728system.cpu.l2cache.demand_accesses::total 44617 # number of demand (read+write) accesses 729system.cpu.l2cache.overall_accesses::cpu.inst 40105 # number of overall (read+write) accesses 730system.cpu.l2cache.overall_accesses::cpu.data 4512 # number of overall (read+write) accesses 731system.cpu.l2cache.overall_accesses::total 44617 # number of overall (read+write) accesses 732system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.994425 # miss rate for ReadExReq accesses 733system.cpu.l2cache.ReadExReq_miss_rate::total 0.994425 # miss rate for ReadExReq accesses 734system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.085401 # miss rate for ReadCleanReq accesses 735system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.085401 # miss rate for ReadCleanReq accesses 736system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.822777 # miss rate for ReadSharedReq accesses 737system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.822777 # miss rate for ReadSharedReq accesses 738system.cpu.l2cache.demand_miss_rate::cpu.inst 0.085401 # miss rate for demand accesses 739system.cpu.l2cache.demand_miss_rate::cpu.data 0.931959 # miss rate for demand accesses 740system.cpu.l2cache.demand_miss_rate::total 0.171011 # miss rate for demand accesses 741system.cpu.l2cache.overall_miss_rate::cpu.inst 0.085401 # miss rate for overall accesses 742system.cpu.l2cache.overall_miss_rate::cpu.data 0.931959 # miss rate for overall accesses 743system.cpu.l2cache.overall_miss_rate::total 0.171011 # miss rate for overall accesses 744system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 75450.070077 # average ReadExReq miss latency 745system.cpu.l2cache.ReadExReq_avg_miss_latency::total 75450.070077 # average ReadExReq miss latency 746system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 75095.912409 # average ReadCleanReq miss latency 747system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 75095.912409 # average ReadCleanReq miss latency 748system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 77486.676536 # average ReadSharedReq miss latency 749system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 77486.676536 # average ReadSharedReq miss latency 750system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 75095.912409 # average overall miss latency 751system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76104.399524 # average overall miss latency 752system.cpu.l2cache.demand_avg_miss_latency::total 75651.703801 # average overall miss latency 753system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 75095.912409 # average overall miss latency 754system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76104.399524 # average overall miss latency 755system.cpu.l2cache.overall_avg_miss_latency::total 75651.703801 # average overall miss latency 756system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 757system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 758system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 759system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 760system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 761system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
768system.cpu.l2cache.fast_writes 0 # number of fast writes performed 769system.cpu.l2cache.cache_copies 0 # number of cache copies performed
770system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst 2 # number of ReadCleanReq MSHR hits 771system.cpu.l2cache.ReadCleanReq_mshr_hits::total 2 # number of ReadCleanReq MSHR hits 772system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 42 # number of ReadSharedReq MSHR hits 773system.cpu.l2cache.ReadSharedReq_mshr_hits::total 42 # number of ReadSharedReq MSHR hits 774system.cpu.l2cache.demand_mshr_hits::cpu.inst 2 # number of demand (read+write) MSHR hits 775system.cpu.l2cache.demand_mshr_hits::cpu.data 42 # number of demand (read+write) MSHR hits 776system.cpu.l2cache.demand_mshr_hits::total 44 # number of demand (read+write) MSHR hits 777system.cpu.l2cache.overall_mshr_hits::cpu.inst 2 # number of overall MSHR hits 778system.cpu.l2cache.overall_mshr_hits::cpu.data 42 # number of overall MSHR hits 779system.cpu.l2cache.overall_mshr_hits::total 44 # number of overall MSHR hits 780system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 2854 # number of ReadExReq MSHR misses 781system.cpu.l2cache.ReadExReq_mshr_misses::total 2854 # number of ReadExReq MSHR misses 782system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 3423 # number of ReadCleanReq MSHR misses 783system.cpu.l2cache.ReadCleanReq_mshr_misses::total 3423 # number of ReadCleanReq MSHR misses 784system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 1309 # number of ReadSharedReq MSHR misses 785system.cpu.l2cache.ReadSharedReq_mshr_misses::total 1309 # number of ReadSharedReq MSHR misses 786system.cpu.l2cache.demand_mshr_misses::cpu.inst 3423 # number of demand (read+write) MSHR misses 787system.cpu.l2cache.demand_mshr_misses::cpu.data 4163 # number of demand (read+write) MSHR misses 788system.cpu.l2cache.demand_mshr_misses::total 7586 # number of demand (read+write) MSHR misses 789system.cpu.l2cache.overall_mshr_misses::cpu.inst 3423 # number of overall MSHR misses 790system.cpu.l2cache.overall_mshr_misses::cpu.data 4163 # number of overall MSHR misses 791system.cpu.l2cache.overall_mshr_misses::total 7586 # number of overall MSHR misses 792system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 186794500 # number of ReadExReq MSHR miss cycles 793system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 186794500 # number of ReadExReq MSHR miss cycles 794system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 222839000 # number of ReadCleanReq MSHR miss cycles 795system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 222839000 # number of ReadCleanReq MSHR miss cycles 796system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 88850500 # number of ReadSharedReq MSHR miss cycles 797system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 88850500 # number of ReadSharedReq MSHR miss cycles 798system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 222839000 # number of demand (read+write) MSHR miss cycles 799system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 275645000 # number of demand (read+write) MSHR miss cycles 800system.cpu.l2cache.demand_mshr_miss_latency::total 498484000 # number of demand (read+write) MSHR miss cycles 801system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 222839000 # number of overall MSHR miss cycles 802system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 275645000 # number of overall MSHR miss cycles 803system.cpu.l2cache.overall_mshr_miss_latency::total 498484000 # number of overall MSHR miss cycles 804system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.994425 # mshr miss rate for ReadExReq accesses 805system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.994425 # mshr miss rate for ReadExReq accesses 806system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.085351 # mshr miss rate for ReadCleanReq accesses 807system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.085351 # mshr miss rate for ReadCleanReq accesses 808system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.797199 # mshr miss rate for ReadSharedReq accesses 809system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.797199 # mshr miss rate for ReadSharedReq accesses 810system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.085351 # mshr miss rate for demand accesses 811system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.922651 # mshr miss rate for demand accesses 812system.cpu.l2cache.demand_mshr_miss_rate::total 0.170025 # mshr miss rate for demand accesses 813system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.085351 # mshr miss rate for overall accesses 814system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.922651 # mshr miss rate for overall accesses 815system.cpu.l2cache.overall_mshr_miss_rate::total 0.170025 # mshr miss rate for overall accesses 816system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 65450.070077 # average ReadExReq mshr miss latency 817system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 65450.070077 # average ReadExReq mshr miss latency 818system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65100.496640 # average ReadCleanReq mshr miss latency 819system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65100.496640 # average ReadCleanReq mshr miss latency 820system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 67876.623377 # average ReadSharedReq mshr miss latency 821system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 67876.623377 # average ReadSharedReq mshr miss latency 822system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 65100.496640 # average overall mshr miss latency 823system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 66213.067499 # average overall mshr miss latency 824system.cpu.l2cache.demand_avg_mshr_miss_latency::total 65711.046665 # average overall mshr miss latency 825system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 65100.496640 # average overall mshr miss latency 826system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 66213.067499 # average overall mshr miss latency 827system.cpu.l2cache.overall_avg_mshr_miss_latency::total 65711.046665 # average overall mshr miss latency	762system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst 2 # number of ReadCleanReq MSHR hits 763system.cpu.l2cache.ReadCleanReq_mshr_hits::total 2 # number of ReadCleanReq MSHR hits 764system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 42 # number of ReadSharedReq MSHR hits 765system.cpu.l2cache.ReadSharedReq_mshr_hits::total 42 # number of ReadSharedReq MSHR hits 766system.cpu.l2cache.demand_mshr_hits::cpu.inst 2 # number of demand (read+write) MSHR hits 767system.cpu.l2cache.demand_mshr_hits::cpu.data 42 # number of demand (read+write) MSHR hits 768system.cpu.l2cache.demand_mshr_hits::total 44 # number of demand (read+write) MSHR hits 769system.cpu.l2cache.overall_mshr_hits::cpu.inst 2 # number of overall MSHR hits 770system.cpu.l2cache.overall_mshr_hits::cpu.data 42 # number of overall MSHR hits 771system.cpu.l2cache.overall_mshr_hits::total 44 # number of overall MSHR hits 772system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 2854 # number of ReadExReq MSHR misses 773system.cpu.l2cache.ReadExReq_mshr_misses::total 2854 # number of ReadExReq MSHR misses 774system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 3423 # number of ReadCleanReq MSHR misses 775system.cpu.l2cache.ReadCleanReq_mshr_misses::total 3423 # number of ReadCleanReq MSHR misses 776system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 1309 # number of ReadSharedReq MSHR misses 777system.cpu.l2cache.ReadSharedReq_mshr_misses::total 1309 # number of ReadSharedReq MSHR misses 778system.cpu.l2cache.demand_mshr_misses::cpu.inst 3423 # number of demand (read+write) MSHR misses 779system.cpu.l2cache.demand_mshr_misses::cpu.data 4163 # number of demand (read+write) MSHR misses 780system.cpu.l2cache.demand_mshr_misses::total 7586 # number of demand (read+write) MSHR misses 781system.cpu.l2cache.overall_mshr_misses::cpu.inst 3423 # number of overall MSHR misses 782system.cpu.l2cache.overall_mshr_misses::cpu.data 4163 # number of overall MSHR misses 783system.cpu.l2cache.overall_mshr_misses::total 7586 # number of overall MSHR misses 784system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 186794500 # number of ReadExReq MSHR miss cycles 785system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 186794500 # number of ReadExReq MSHR miss cycles 786system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 222839000 # number of ReadCleanReq MSHR miss cycles 787system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 222839000 # number of ReadCleanReq MSHR miss cycles 788system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 88850500 # number of ReadSharedReq MSHR miss cycles 789system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 88850500 # number of ReadSharedReq MSHR miss cycles 790system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 222839000 # number of demand (read+write) MSHR miss cycles 791system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 275645000 # number of demand (read+write) MSHR miss cycles 792system.cpu.l2cache.demand_mshr_miss_latency::total 498484000 # number of demand (read+write) MSHR miss cycles 793system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 222839000 # number of overall MSHR miss cycles 794system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 275645000 # number of overall MSHR miss cycles 795system.cpu.l2cache.overall_mshr_miss_latency::total 498484000 # number of overall MSHR miss cycles 796system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.994425 # mshr miss rate for ReadExReq accesses 797system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.994425 # mshr miss rate for ReadExReq accesses 798system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.085351 # mshr miss rate for ReadCleanReq accesses 799system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.085351 # mshr miss rate for ReadCleanReq accesses 800system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.797199 # mshr miss rate for ReadSharedReq accesses 801system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.797199 # mshr miss rate for ReadSharedReq accesses 802system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.085351 # mshr miss rate for demand accesses 803system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.922651 # mshr miss rate for demand accesses 804system.cpu.l2cache.demand_mshr_miss_rate::total 0.170025 # mshr miss rate for demand accesses 805system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.085351 # mshr miss rate for overall accesses 806system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.922651 # mshr miss rate for overall accesses 807system.cpu.l2cache.overall_mshr_miss_rate::total 0.170025 # mshr miss rate for overall accesses 808system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 65450.070077 # average ReadExReq mshr miss latency 809system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 65450.070077 # average ReadExReq mshr miss latency 810system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65100.496640 # average ReadCleanReq mshr miss latency 811system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65100.496640 # average ReadCleanReq mshr miss latency 812system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 67876.623377 # average ReadSharedReq mshr miss latency 813system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 67876.623377 # average ReadSharedReq mshr miss latency 814system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 65100.496640 # average overall mshr miss latency 815system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 66213.067499 # average overall mshr miss latency 816system.cpu.l2cache.demand_avg_mshr_miss_latency::total 65711.046665 # average overall mshr miss latency 817system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 65100.496640 # average overall mshr miss latency 818system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 66213.067499 # average overall mshr miss latency 819system.cpu.l2cache.overall_avg_mshr_miss_latency::total 65711.046665 # average overall mshr miss latency
828system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
829system.cpu.toL2Bus.snoop_filter.tot_requests 84140 # Total number of requests made to the snoop filter. 830system.cpu.toL2Bus.snoop_filter.hit_single_requests 39625 # Number of requests hitting in the snoop filter with a single holder of the requested data. 831system.cpu.toL2Bus.snoop_filter.hit_multi_requests 15034 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 832system.cpu.toL2Bus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. 833system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 834system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 835system.cpu.toL2Bus.trans_dist::ReadResp 41746 # Transaction distribution 836system.cpu.toL2Bus.trans_dist::WritebackDirty 1010 # Transaction distribution 837system.cpu.toL2Bus.trans_dist::WritebackClean 38168 # Transaction distribution 838system.cpu.toL2Bus.trans_dist::CleanEvict 345 # Transaction distribution 839system.cpu.toL2Bus.trans_dist::ReadExReq 2870 # Transaction distribution 840system.cpu.toL2Bus.trans_dist::ReadExResp 2870 # Transaction distribution 841system.cpu.toL2Bus.trans_dist::ReadCleanReq 40105 # Transaction distribution 842system.cpu.toL2Bus.trans_dist::ReadSharedReq 1642 # Transaction distribution 843system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 118377 # Packet count per connected master and slave (bytes) 844system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 10379 # Packet count per connected master and slave (bytes) 845system.cpu.toL2Bus.pkt_count::total 128756 # Packet count per connected master and slave (bytes) 846system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 5009408 # Cumulative packet size per connected master and slave (bytes) 847system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 353408 # Cumulative packet size per connected master and slave (bytes) 848system.cpu.toL2Bus.pkt_size::total 5362816 # Cumulative packet size per connected master and slave (bytes) 849system.cpu.toL2Bus.snoops 0 # Total snoops (count) 850system.cpu.toL2Bus.snoop_fanout::samples 44617 # Request fanout histogram 851system.cpu.toL2Bus.snoop_fanout::mean 0.339243 # Request fanout histogram 852system.cpu.toL2Bus.snoop_fanout::stdev 0.473458 # Request fanout histogram 853system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 854system.cpu.toL2Bus.snoop_fanout::0 29481 66.08% 66.08% # Request fanout histogram 855system.cpu.toL2Bus.snoop_fanout::1 15136 33.92% 100.00% # Request fanout histogram 856system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 857system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 858system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 859system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram 860system.cpu.toL2Bus.snoop_fanout::total 44617 # Request fanout histogram 861system.cpu.toL2Bus.reqLayer0.occupancy 81248000 # Layer occupancy (ticks) 862system.cpu.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) 863system.cpu.toL2Bus.respLayer0.occupancy 60156998 # Layer occupancy (ticks) 864system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 865system.cpu.toL2Bus.respLayer1.occupancy 6789457 # Layer occupancy (ticks) 866system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 867system.membus.trans_dist::ReadResp 4732 # Transaction distribution 868system.membus.trans_dist::ReadExReq 2854 # Transaction distribution 869system.membus.trans_dist::ReadExResp 2854 # Transaction distribution 870system.membus.trans_dist::ReadSharedReq 4732 # Transaction distribution 871system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 15172 # Packet count per connected master and slave (bytes) 872system.membus.pkt_count::total 15172 # Packet count per connected master and slave (bytes) 873system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 485504 # Cumulative packet size per connected master and slave (bytes) 874system.membus.pkt_size::total 485504 # Cumulative packet size per connected master and slave (bytes) 875system.membus.snoops 0 # Total snoops (count) 876system.membus.snoop_fanout::samples 7586 # Request fanout histogram 877system.membus.snoop_fanout::mean 0 # Request fanout histogram 878system.membus.snoop_fanout::stdev 0 # Request fanout histogram 879system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 880system.membus.snoop_fanout::0 7586 100.00% 100.00% # Request fanout histogram 881system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram 882system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 883system.membus.snoop_fanout::min_value 0 # Request fanout histogram 884system.membus.snoop_fanout::max_value 0 # Request fanout histogram 885system.membus.snoop_fanout::total 7586 # Request fanout histogram 886system.membus.reqLayer0.occupancy 8883500 # Layer occupancy (ticks) 887system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) 888system.membus.respLayer1.occupancy 40266000 # Layer occupancy (ticks) 889system.membus.respLayer1.utilization 0.0 # Layer utilization (%) 890 891---------- End Simulation Statistics ----------	820system.cpu.toL2Bus.snoop_filter.tot_requests 84140 # Total number of requests made to the snoop filter. 821system.cpu.toL2Bus.snoop_filter.hit_single_requests 39625 # Number of requests hitting in the snoop filter with a single holder of the requested data. 822system.cpu.toL2Bus.snoop_filter.hit_multi_requests 15034 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 823system.cpu.toL2Bus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. 824system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 825system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 826system.cpu.toL2Bus.trans_dist::ReadResp 41746 # Transaction distribution 827system.cpu.toL2Bus.trans_dist::WritebackDirty 1010 # Transaction distribution 828system.cpu.toL2Bus.trans_dist::WritebackClean 38168 # Transaction distribution 829system.cpu.toL2Bus.trans_dist::CleanEvict 345 # Transaction distribution 830system.cpu.toL2Bus.trans_dist::ReadExReq 2870 # Transaction distribution 831system.cpu.toL2Bus.trans_dist::ReadExResp 2870 # Transaction distribution 832system.cpu.toL2Bus.trans_dist::ReadCleanReq 40105 # Transaction distribution 833system.cpu.toL2Bus.trans_dist::ReadSharedReq 1642 # Transaction distribution 834system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 118377 # Packet count per connected master and slave (bytes) 835system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 10379 # Packet count per connected master and slave (bytes) 836system.cpu.toL2Bus.pkt_count::total 128756 # Packet count per connected master and slave (bytes) 837system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 5009408 # Cumulative packet size per connected master and slave (bytes) 838system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 353408 # Cumulative packet size per connected master and slave (bytes) 839system.cpu.toL2Bus.pkt_size::total 5362816 # Cumulative packet size per connected master and slave (bytes) 840system.cpu.toL2Bus.snoops 0 # Total snoops (count) 841system.cpu.toL2Bus.snoop_fanout::samples 44617 # Request fanout histogram 842system.cpu.toL2Bus.snoop_fanout::mean 0.339243 # Request fanout histogram 843system.cpu.toL2Bus.snoop_fanout::stdev 0.473458 # Request fanout histogram 844system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 845system.cpu.toL2Bus.snoop_fanout::0 29481 66.08% 66.08% # Request fanout histogram 846system.cpu.toL2Bus.snoop_fanout::1 15136 33.92% 100.00% # Request fanout histogram 847system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 848system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 849system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 850system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram 851system.cpu.toL2Bus.snoop_fanout::total 44617 # Request fanout histogram 852system.cpu.toL2Bus.reqLayer0.occupancy 81248000 # Layer occupancy (ticks) 853system.cpu.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) 854system.cpu.toL2Bus.respLayer0.occupancy 60156998 # Layer occupancy (ticks) 855system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 856system.cpu.toL2Bus.respLayer1.occupancy 6789457 # Layer occupancy (ticks) 857system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 858system.membus.trans_dist::ReadResp 4732 # Transaction distribution 859system.membus.trans_dist::ReadExReq 2854 # Transaction distribution 860system.membus.trans_dist::ReadExResp 2854 # Transaction distribution 861system.membus.trans_dist::ReadSharedReq 4732 # Transaction distribution 862system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 15172 # Packet count per connected master and slave (bytes) 863system.membus.pkt_count::total 15172 # Packet count per connected master and slave (bytes) 864system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 485504 # Cumulative packet size per connected master and slave (bytes) 865system.membus.pkt_size::total 485504 # Cumulative packet size per connected master and slave (bytes) 866system.membus.snoops 0 # Total snoops (count) 867system.membus.snoop_fanout::samples 7586 # Request fanout histogram 868system.membus.snoop_fanout::mean 0 # Request fanout histogram 869system.membus.snoop_fanout::stdev 0 # Request fanout histogram 870system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 871system.membus.snoop_fanout::0 7586 100.00% 100.00% # Request fanout histogram 872system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram 873system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 874system.membus.snoop_fanout::min_value 0 # Request fanout histogram 875system.membus.snoop_fanout::max_value 0 # Request fanout histogram 876system.membus.snoop_fanout::total 7586 # Request fanout histogram 877system.membus.reqLayer0.occupancy 8883500 # Layer occupancy (ticks) 878system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) 879system.membus.respLayer1.occupancy 40266000 # Layer occupancy (ticks) 880system.membus.respLayer1.utilization 0.0 # Layer utilization (%) 881 882---------- End Simulation Statistics ----------