stats.txt (11860:67dee11badea) stats.txt (11955:1170d039b31e)
1
2---------- Begin Simulation Statistics ----------
3sim_seconds 0.235850 # Number of seconds simulated
4sim_ticks 235850129000 # Number of ticks simulated
5final_tick 235850129000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
6sim_freq 1000000000000 # Frequency of simulated ticks
7host_inst_rate 254127 # Simulator instruction rate (inst/s)
8host_op_rate 275309 # Simulator op (including micro ops) rate (op/s)

--- 420 unchanged lines hidden (view full) ---

429system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
430system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
431system.cpu.itb.read_accesses 0 # DTB read accesses
432system.cpu.itb.write_accesses 0 # DTB write accesses
433system.cpu.itb.inst_accesses 0 # ITB inst accesses
434system.cpu.itb.hits 0 # DTB hits
435system.cpu.itb.misses 0 # DTB misses
436system.cpu.itb.accesses 0 # DTB accesses
1
2---------- Begin Simulation Statistics ----------
3sim_seconds 0.235850 # Number of seconds simulated
4sim_ticks 235850129000 # Number of ticks simulated
5final_tick 235850129000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
6sim_freq 1000000000000 # Frequency of simulated ticks
7host_inst_rate 254127 # Simulator instruction rate (inst/s)
8host_op_rate 275309 # Simulator op (including micro ops) rate (op/s)

--- 420 unchanged lines hidden (view full) ---

429system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
430system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
431system.cpu.itb.read_accesses 0 # DTB read accesses
432system.cpu.itb.write_accesses 0 # DTB write accesses
433system.cpu.itb.inst_accesses 0 # ITB inst accesses
434system.cpu.itb.hits 0 # DTB hits
435system.cpu.itb.misses 0 # DTB misses
436system.cpu.itb.accesses 0 # DTB accesses
437system.cpu.workload.num_syscalls 548 # Number of system calls
437system.cpu.workload.numSyscalls 548 # Number of system calls
438system.cpu.pwrStateResidencyTicks::ON 235850129000 # Cumulative time (in ticks) in various power states
439system.cpu.numCycles 471700259 # number of cpu cycles simulated
440system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
441system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
442system.cpu.fetch.icacheStallCycles 7689412 # Number of cycles fetch is stalled on an Icache miss
443system.cpu.fetch.Insts 726848478 # Number of instructions fetch has processed
444system.cpu.fetch.Branches 174426540 # Number of branches that fetch encountered
445system.cpu.fetch.predictedBranches 95646932 # Number of branches that fetch has predicted taken

--- 831 unchanged lines hidden ---
438system.cpu.pwrStateResidencyTicks::ON 235850129000 # Cumulative time (in ticks) in various power states
439system.cpu.numCycles 471700259 # number of cpu cycles simulated
440system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
441system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
442system.cpu.fetch.icacheStallCycles 7689412 # Number of cycles fetch is stalled on an Icache miss
443system.cpu.fetch.Insts 726848478 # Number of instructions fetch has processed
444system.cpu.fetch.Branches 174426540 # Number of branches that fetch encountered
445system.cpu.fetch.predictedBranches 95646932 # Number of branches that fetch has predicted taken

--- 831 unchanged lines hidden ---