3,5c3,5
< sim_seconds 0.065987 # Number of seconds simulated
< sim_ticks 65986743500 # Number of ticks simulated
< final_tick 65986743500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
---
> sim_seconds 0.065554 # Number of seconds simulated
> sim_ticks 65553895500 # Number of ticks simulated
> final_tick 65553895500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
7,11c7,11
< host_inst_rate 86207 # Simulator instruction rate (inst/s)
< host_op_rate 151797 # Simulator op (including micro ops) rate (op/s)
< host_tick_rate 36005878 # Simulator tick rate (ticks/s)
< host_mem_usage 411344 # Number of bytes of host memory used
< host_seconds 1832.67 # Real time elapsed on the host
---
> host_inst_rate 122580 # Simulator instruction rate (inst/s)
> host_op_rate 215844 # Simulator op (including micro ops) rate (op/s)
> host_tick_rate 50862026 # Simulator tick rate (ticks/s)
> host_mem_usage 417260 # Number of bytes of host memory used
> host_seconds 1288.86 # Real time elapsed on the host
16,21c16,21
< system.physmem.pwrStateResidencyTicks::UNDEFINED 65986743500 # Cumulative time (in ticks) in various power states
< system.physmem.bytes_read::cpu.inst 69440 # Number of bytes read from this memory
< system.physmem.bytes_read::cpu.data 1890368 # Number of bytes read from this memory
< system.physmem.bytes_read::total 1959808 # Number of bytes read from this memory
< system.physmem.bytes_inst_read::cpu.inst 69440 # Number of instructions bytes read from this memory
< system.physmem.bytes_inst_read::total 69440 # Number of instructions bytes read from this memory
---
> system.physmem.pwrStateResidencyTicks::UNDEFINED 65553895500 # Cumulative time (in ticks) in various power states
> system.physmem.bytes_read::cpu.inst 69632 # Number of bytes read from this memory
> system.physmem.bytes_read::cpu.data 1890944 # Number of bytes read from this memory
> system.physmem.bytes_read::total 1960576 # Number of bytes read from this memory
> system.physmem.bytes_inst_read::cpu.inst 69632 # Number of instructions bytes read from this memory
> system.physmem.bytes_inst_read::total 69632 # Number of instructions bytes read from this memory
24,26c24,26
< system.physmem.num_reads::cpu.inst 1085 # Number of read requests responded to by this memory
< system.physmem.num_reads::cpu.data 29537 # Number of read requests responded to by this memory
< system.physmem.num_reads::total 30622 # Number of read requests responded to by this memory
---
> system.physmem.num_reads::cpu.inst 1088 # Number of read requests responded to by this memory
> system.physmem.num_reads::cpu.data 29546 # Number of read requests responded to by this memory
> system.physmem.num_reads::total 30634 # Number of read requests responded to by this memory
29,40c29,40
< system.physmem.bw_read::cpu.inst 1052333 # Total read bandwidth from this memory (bytes/s)
< system.physmem.bw_read::cpu.data 28647693 # Total read bandwidth from this memory (bytes/s)
< system.physmem.bw_read::total 29700026 # Total read bandwidth from this memory (bytes/s)
< system.physmem.bw_inst_read::cpu.inst 1052333 # Instruction read bandwidth from this memory (bytes/s)
< system.physmem.bw_inst_read::total 1052333 # Instruction read bandwidth from this memory (bytes/s)
< system.physmem.bw_write::writebacks 271570 # Write bandwidth from this memory (bytes/s)
< system.physmem.bw_write::total 271570 # Write bandwidth from this memory (bytes/s)
< system.physmem.bw_total::writebacks 271570 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.bw_total::cpu.inst 1052333 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.bw_total::cpu.data 28647693 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.bw_total::total 29971596 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.readReqs 30622 # Number of read requests accepted
---
> system.physmem.bw_read::cpu.inst 1062210 # Total read bandwidth from this memory (bytes/s)
> system.physmem.bw_read::cpu.data 28845639 # Total read bandwidth from this memory (bytes/s)
> system.physmem.bw_read::total 29907849 # Total read bandwidth from this memory (bytes/s)
> system.physmem.bw_inst_read::cpu.inst 1062210 # Instruction read bandwidth from this memory (bytes/s)
> system.physmem.bw_inst_read::total 1062210 # Instruction read bandwidth from this memory (bytes/s)
> system.physmem.bw_write::writebacks 273363 # Write bandwidth from this memory (bytes/s)
> system.physmem.bw_write::total 273363 # Write bandwidth from this memory (bytes/s)
> system.physmem.bw_total::writebacks 273363 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.bw_total::cpu.inst 1062210 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.bw_total::cpu.data 28845639 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.bw_total::total 30181212 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.readReqs 30634 # Number of read requests accepted
42c42
< system.physmem.readBursts 30622 # Number of DRAM read bursts, including those serviced by the write queue
---
> system.physmem.readBursts 30634 # Number of DRAM read bursts, including those serviced by the write queue
44,47c44,47
< system.physmem.bytesReadDRAM 1952768 # Total number of bytes read from DRAM
< system.physmem.bytesReadWrQ 7040 # Total number of bytes read from write queue
< system.physmem.bytesWritten 16064 # Total number of bytes written to DRAM
< system.physmem.bytesReadSys 1959808 # Total read bytes from the system interface side
---
> system.physmem.bytesReadDRAM 1951616 # Total number of bytes read from DRAM
> system.physmem.bytesReadWrQ 8960 # Total number of bytes read from write queue
> system.physmem.bytesWritten 16000 # Total number of bytes written to DRAM
> system.physmem.bytesReadSys 1960576 # Total read bytes from the system interface side
49c49
< system.physmem.servicedByWrQ 110 # Number of DRAM read bursts serviced by the write queue
---
> system.physmem.servicedByWrQ 140 # Number of DRAM read bursts serviced by the write queue
52,60c52,60
< system.physmem.perBankRdBursts::0 1932 # Per bank write bursts
< system.physmem.perBankRdBursts::1 2084 # Per bank write bursts
< system.physmem.perBankRdBursts::2 2041 # Per bank write bursts
< system.physmem.perBankRdBursts::3 1935 # Per bank write bursts
< system.physmem.perBankRdBursts::4 2086 # Per bank write bursts
< system.physmem.perBankRdBursts::5 1909 # Per bank write bursts
< system.physmem.perBankRdBursts::6 1974 # Per bank write bursts
< system.physmem.perBankRdBursts::7 1865 # Per bank write bursts
< system.physmem.perBankRdBursts::8 1948 # Per bank write bursts
---
> system.physmem.perBankRdBursts::0 1938 # Per bank write bursts
> system.physmem.perBankRdBursts::1 2083 # Per bank write bursts
> system.physmem.perBankRdBursts::2 2040 # Per bank write bursts
> system.physmem.perBankRdBursts::3 1941 # Per bank write bursts
> system.physmem.perBankRdBursts::4 2041 # Per bank write bursts
> system.physmem.perBankRdBursts::5 1918 # Per bank write bursts
> system.physmem.perBankRdBursts::6 1976 # Per bank write bursts
> system.physmem.perBankRdBursts::7 1870 # Per bank write bursts
> system.physmem.perBankRdBursts::8 1951 # Per bank write bursts
62c62
< system.physmem.perBankRdBursts::10 1806 # Per bank write bursts
---
> system.physmem.perBankRdBursts::10 1805 # Per bank write bursts
66c66
< system.physmem.perBankRdBursts::14 1828 # Per bank write bursts
---
> system.physmem.perBankRdBursts::14 1827 # Per bank write bursts
70,73c70,73
< system.physmem.perBankWrBursts::2 30 # Per bank write bursts
< system.physmem.perBankWrBursts::3 12 # Per bank write bursts
< system.physmem.perBankWrBursts::4 60 # Per bank write bursts
< system.physmem.perBankWrBursts::5 8 # Per bank write bursts
---
> system.physmem.perBankWrBursts::2 31 # Per bank write bursts
> system.physmem.perBankWrBursts::3 25 # Per bank write bursts
> system.physmem.perBankWrBursts::4 39 # Per bank write bursts
> system.physmem.perBankWrBursts::5 13 # Per bank write bursts
75c75
< system.physmem.perBankWrBursts::7 0 # Per bank write bursts
---
> system.physmem.perBankWrBursts::7 1 # Per bank write bursts
86c86
< system.physmem.totGap 65986546500 # Total gap between requests
---
> system.physmem.totGap 65553697500 # Total gap between requests
93c93
< system.physmem.readPktSize::6 30622 # Read request sizes (log2)
---
> system.physmem.readPktSize::6 30634 # Read request sizes (log2)
101,103c101,103
< system.physmem.rdQLenPdf::0 29999 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::1 397 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::2 88 # What read queue length does an incoming req see
---
> system.physmem.rdQLenPdf::0 29978 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::1 404 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::2 85 # What read queue length does an incoming req see
105c105
< system.physmem.rdQLenPdf::4 5 # What read queue length does an incoming req see
---
> system.physmem.rdQLenPdf::4 4 # What read queue length does an incoming req see
150,151c150,151
< system.physmem.wrQLenPdf::17 14 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::18 14 # What write queue length does an incoming req see
---
> system.physmem.wrQLenPdf::17 15 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::18 15 # What write queue length does an incoming req see
154c154
< system.physmem.wrQLenPdf::21 16 # What write queue length does an incoming req see
---
> system.physmem.wrQLenPdf::21 15 # What write queue length does an incoming req see
161c161
< system.physmem.wrQLenPdf::28 16 # What write queue length does an incoming req see
---
> system.physmem.wrQLenPdf::28 15 # What write queue length does an incoming req see
197,210c197,210
< system.physmem.bytesPerActivate::samples 2831 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::mean 694.731190 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::gmean 483.360902 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::stdev 396.952113 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::0-127 443 15.65% 15.65% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::128-255 258 9.11% 24.76% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::256-383 108 3.81% 28.58% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::384-511 115 4.06% 32.64% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::512-639 113 3.99% 36.63% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::640-767 115 4.06% 40.69% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::768-895 137 4.84% 45.53% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::896-1023 80 2.83% 48.36% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::1024-1151 1462 51.64% 100.00% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::total 2831 # Bytes accessed per row activation
---
> system.physmem.bytesPerActivate::samples 2859 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::mean 687.860091 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::gmean 477.665686 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::stdev 399.129385 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::0-127 441 15.42% 15.42% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::128-255 263 9.20% 24.62% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::256-383 134 4.69% 29.31% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::384-511 136 4.76% 34.07% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::512-639 118 4.13% 38.20% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::640-767 116 4.06% 42.25% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::768-895 85 2.97% 45.23% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::896-1023 96 3.36% 48.58% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::1024-1151 1470 51.42% 100.00% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::total 2859 # Bytes accessed per row activation
212,214c212,214
< system.physmem.rdPerTurnAround::mean 2175.285714 # Reads before turning the bus around for writes
< system.physmem.rdPerTurnAround::gmean 28.380874 # Reads before turning the bus around for writes
< system.physmem.rdPerTurnAround::stdev 8064.070078 # Reads before turning the bus around for writes
---
> system.physmem.rdPerTurnAround::mean 2173.928571 # Reads before turning the bus around for writes
> system.physmem.rdPerTurnAround::gmean 21.222071 # Reads before turning the bus around for writes
> system.physmem.rdPerTurnAround::stdev 8074.812153 # Reads before turning the bus around for writes
219,221c219,221
< system.physmem.wrPerTurnAround::mean 17.928571 # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::gmean 17.918266 # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::stdev 0.615728 # Writes before turning the bus around for reads
---
> system.physmem.wrPerTurnAround::mean 17.857143 # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::gmean 17.849200 # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::stdev 0.534522 # Writes before turning the bus around for reads
223,224c223
< system.physmem.wrPerTurnAround::18 12 85.71% 92.86% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::19 1 7.14% 100.00% # Writes before turning the bus around for reads
---
> system.physmem.wrPerTurnAround::18 13 92.86% 100.00% # Writes before turning the bus around for reads
226,229c225,228
< system.physmem.totQLat 136557750 # Total ticks spent queuing
< system.physmem.totMemAccLat 708657750 # Total ticks spent from burst creation until serviced by the DRAM
< system.physmem.totBusLat 152560000 # Total ticks spent in databus transfers
< system.physmem.avgQLat 4475.54 # Average queueing delay per DRAM burst
---
> system.physmem.totQLat 136299000 # Total ticks spent queuing
> system.physmem.totMemAccLat 708061500 # Total ticks spent from burst creation until serviced by the DRAM
> system.physmem.totBusLat 152470000 # Total ticks spent in databus transfers
> system.physmem.avgQLat 4469.70 # Average queueing delay per DRAM burst
231,232c230,231
< system.physmem.avgMemAccLat 23225.54 # Average memory access latency per DRAM burst
< system.physmem.avgRdBW 29.59 # Average DRAM read bandwidth in MiByte/s
---
> system.physmem.avgMemAccLat 23219.70 # Average memory access latency per DRAM burst
> system.physmem.avgRdBW 29.77 # Average DRAM read bandwidth in MiByte/s
234c233
< system.physmem.avgRdBWSys 29.70 # Average system read bandwidth in MiByte/s
---
> system.physmem.avgRdBWSys 29.91 # Average system read bandwidth in MiByte/s
240,258c239,257
< system.physmem.avgRdQLen 1.05 # Average read queue length when enqueuing
< system.physmem.avgWrQLen 14.53 # Average write queue length when enqueuing
< system.physmem.readRowHits 27745 # Number of row buffer hits during reads
< system.physmem.writeRowHits 178 # Number of row buffer hits during writes
< system.physmem.readRowHitRate 90.93 # Row buffer hit rate for reads
< system.physmem.writeRowHitRate 63.57 # Row buffer hit rate for writes
< system.physmem.avgGap 2135348.73 # Average gap between requests
< system.physmem.pageHitRate 90.68 # Row buffer hit rate, read and write combined
< system.physmem_0.actEnergy 11551680 # Energy for activate commands per rank (pJ)
< system.physmem_0.preEnergy 6303000 # Energy for precharge commands per rank (pJ)
< system.physmem_0.readEnergy 123130800 # Energy for read commands per rank (pJ)
< system.physmem_0.writeEnergy 1574640 # Energy for write commands per rank (pJ)
< system.physmem_0.refreshEnergy 4309537440 # Energy for refresh commands per rank (pJ)
< system.physmem_0.actBackEnergy 3035388510 # Energy for active background per rank (pJ)
< system.physmem_0.preBackEnergy 36925944000 # Energy for precharge background per rank (pJ)
< system.physmem_0.totalEnergy 44413430070 # Total energy per rank (pJ)
< system.physmem_0.averagePower 673.125124 # Core power per rank (mW)
< system.physmem_0.memoryStateTime::IDLE 61414409250 # Time in different power states
< system.physmem_0.memoryStateTime::REF 2203240000 # Time in different power states
---
> system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing
> system.physmem.avgWrQLen 11.62 # Average write queue length when enqueuing
> system.physmem.readRowHits 27721 # Number of row buffer hits during reads
> system.physmem.writeRowHits 161 # Number of row buffer hits during writes
> system.physmem.readRowHitRate 90.91 # Row buffer hit rate for reads
> system.physmem.writeRowHitRate 57.50 # Row buffer hit rate for writes
> system.physmem.avgGap 2120518.13 # Average gap between requests
> system.physmem.pageHitRate 90.60 # Row buffer hit rate, read and write combined
> system.physmem_0.actEnergy 11740680 # Energy for activate commands per rank (pJ)
> system.physmem_0.preEnergy 6406125 # Energy for precharge commands per rank (pJ)
> system.physmem_0.readEnergy 123169800 # Energy for read commands per rank (pJ)
> system.physmem_0.writeEnergy 1568160 # Energy for write commands per rank (pJ)
> system.physmem_0.refreshEnergy 4281566640 # Energy for refresh commands per rank (pJ)
> system.physmem_0.actBackEnergy 3052855305 # Energy for active background per rank (pJ)
> system.physmem_0.preBackEnergy 36653676000 # Energy for precharge background per rank (pJ)
> system.physmem_0.totalEnergy 44130982710 # Total energy per rank (pJ)
> system.physmem_0.averagePower 673.213820 # Core power per rank (mW)
> system.physmem_0.memoryStateTime::IDLE 60959756000 # Time in different power states
> system.physmem_0.memoryStateTime::REF 2188940000 # Time in different power states
260c259
< system.physmem_0.memoryStateTime::ACT 2364289750 # Time in different power states
---
> system.physmem_0.memoryStateTime::ACT 2404016500 # Time in different power states
262,264c261,263
< system.physmem_1.actEnergy 9805320 # Energy for activate commands per rank (pJ)
< system.physmem_1.preEnergy 5350125 # Energy for precharge commands per rank (pJ)
< system.physmem_1.readEnergy 114441600 # Energy for read commands per rank (pJ)
---
> system.physmem_1.actEnergy 9873360 # Energy for activate commands per rank (pJ)
> system.physmem_1.preEnergy 5387250 # Energy for precharge commands per rank (pJ)
> system.physmem_1.readEnergy 114558600 # Energy for read commands per rank (pJ)
266,272c265,271
< system.physmem_1.refreshEnergy 4309537440 # Energy for refresh commands per rank (pJ)
< system.physmem_1.actBackEnergy 3171429270 # Energy for active background per rank (pJ)
< system.physmem_1.preBackEnergy 36806601750 # Energy for precharge background per rank (pJ)
< system.physmem_1.totalEnergy 44417217345 # Total energy per rank (pJ)
< system.physmem_1.averagePower 673.182663 # Core power per rank (mW)
< system.physmem_1.memoryStateTime::IDLE 61216839000 # Time in different power states
< system.physmem_1.memoryStateTime::REF 2203240000 # Time in different power states
---
> system.physmem_1.refreshEnergy 4281566640 # Energy for refresh commands per rank (pJ)
> system.physmem_1.actBackEnergy 3230070300 # Energy for active background per rank (pJ)
> system.physmem_1.preBackEnergy 36498224250 # Energy for precharge background per rank (pJ)
> system.physmem_1.totalEnergy 44139732240 # Total energy per rank (pJ)
> system.physmem_1.averagePower 673.347293 # Core power per rank (mW)
> system.physmem_1.memoryStateTime::IDLE 60700713000 # Time in different power states
> system.physmem_1.memoryStateTime::REF 2188940000 # Time in different power states
274c273
< system.physmem_1.memoryStateTime::ACT 2563655500 # Time in different power states
---
> system.physmem_1.memoryStateTime::ACT 2663059500 # Time in different power states
276,280c275,279
< system.pwrStateResidencyTicks::UNDEFINED 65986743500 # Cumulative time (in ticks) in various power states
< system.cpu.branchPred.lookups 40828848 # Number of BP lookups
< system.cpu.branchPred.condPredicted 40828848 # Number of conditional branches predicted
< system.cpu.branchPred.condIncorrect 1470674 # Number of conditional branches incorrect
< system.cpu.branchPred.BTBLookups 26813424 # Number of BTB lookups
---
> system.pwrStateResidencyTicks::UNDEFINED 65553895500 # Cumulative time (in ticks) in various power states
> system.cpu.branchPred.lookups 40360668 # Number of BP lookups
> system.cpu.branchPred.condPredicted 40360668 # Number of conditional branches predicted
> system.cpu.branchPred.condIncorrect 1392637 # Number of conditional branches incorrect
> system.cpu.branchPred.BTBLookups 26664097 # Number of BTB lookups
284,289c283,288
< system.cpu.branchPred.usedRAS 6079027 # Number of times the RAS was used to get a target.
< system.cpu.branchPred.RASInCorrect 92484 # Number of incorrect RAS predictions.
< system.cpu.branchPred.indirectLookups 26813424 # Number of indirect predictor lookups.
< system.cpu.branchPred.indirectHits 21202389 # Number of indirect target hits.
< system.cpu.branchPred.indirectMisses 5611035 # Number of indirect misses.
< system.cpu.branchPredindirectMispredicted 566146 # Number of mispredicted indirect branches.
---
> system.cpu.branchPred.usedRAS 5988252 # Number of times the RAS was used to get a target.
> system.cpu.branchPred.RASInCorrect 86625 # Number of incorrect RAS predictions.
> system.cpu.branchPred.indirectLookups 26664097 # Number of indirect predictor lookups.
> system.cpu.branchPred.indirectHits 21157452 # Number of indirect target hits.
> system.cpu.branchPred.indirectMisses 5506645 # Number of indirect misses.
> system.cpu.branchPredindirectMispredicted 511906 # Number of mispredicted indirect branches.
291c290
< system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 65986743500 # Cumulative time (in ticks) in various power states
---
> system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 65553895500 # Cumulative time (in ticks) in various power states
293,294c292,293
< system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 65986743500 # Cumulative time (in ticks) in various power states
< system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 65986743500 # Cumulative time (in ticks) in various power states
---
> system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 65553895500 # Cumulative time (in ticks) in various power states
> system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 65553895500 # Cumulative time (in ticks) in various power states
296,297c295,296
< system.cpu.pwrStateResidencyTicks::ON 65986743500 # Cumulative time (in ticks) in various power states
< system.cpu.numCycles 131973488 # number of cpu cycles simulated
---
> system.cpu.pwrStateResidencyTicks::ON 65553895500 # Cumulative time (in ticks) in various power states
> system.cpu.numCycles 131107792 # number of cpu cycles simulated
300,316c299,315
< system.cpu.fetch.icacheStallCycles 30825655 # Number of cycles fetch is stalled on an Icache miss
< system.cpu.fetch.Insts 222121094 # Number of instructions fetch has processed
< system.cpu.fetch.Branches 40828848 # Number of branches that fetch encountered
< system.cpu.fetch.predictedBranches 27281416 # Number of branches that fetch has predicted taken
< system.cpu.fetch.Cycles 99433771 # Number of cycles fetch has run and was not squashing or blocked
< system.cpu.fetch.SquashCycles 3060135 # Number of cycles fetch has spent squashing
< system.cpu.fetch.TlbCycles 329 # Number of cycles fetch has spent waiting for tlb
< system.cpu.fetch.MiscStallCycles 6280 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
< system.cpu.fetch.PendingTrapStallCycles 112427 # Number of stall cycles due to pending traps
< system.cpu.fetch.PendingQuiesceStallCycles 56 # Number of stall cycles due to pending quiesce instructions
< system.cpu.fetch.IcacheWaitRetryStallCycles 115 # Number of stall cycles due to full MSHR
< system.cpu.fetch.CacheLines 29997924 # Number of cache lines fetched
< system.cpu.fetch.IcacheSquashes 374431 # Number of outstanding Icache misses that were squashed
< system.cpu.fetch.ItlbSquashes 8 # Number of outstanding ITLB misses that were squashed
< system.cpu.fetch.rateDist::samples 131908700 # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::mean 2.964131 # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::stdev 3.412100 # Number of instructions fetched each cycle (Total)
---
> system.cpu.fetch.icacheStallCycles 30523578 # Number of cycles fetch is stalled on an Icache miss
> system.cpu.fetch.Insts 219647427 # Number of instructions fetch has processed
> system.cpu.fetch.Branches 40360668 # Number of branches that fetch encountered
> system.cpu.fetch.predictedBranches 27145704 # Number of branches that fetch has predicted taken
> system.cpu.fetch.Cycles 98945290 # Number of cycles fetch has run and was not squashing or blocked
> system.cpu.fetch.SquashCycles 2900833 # Number of cycles fetch has spent squashing
> system.cpu.fetch.TlbCycles 518 # Number of cycles fetch has spent waiting for tlb
> system.cpu.fetch.MiscStallCycles 6239 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
> system.cpu.fetch.PendingTrapStallCycles 114030 # Number of stall cycles due to pending traps
> system.cpu.fetch.PendingQuiesceStallCycles 50 # Number of stall cycles due to pending quiesce instructions
> system.cpu.fetch.IcacheWaitRetryStallCycles 156 # Number of stall cycles due to full MSHR
> system.cpu.fetch.CacheLines 29742559 # Number of cache lines fetched
> system.cpu.fetch.IcacheSquashes 352958 # Number of outstanding Icache misses that were squashed
> system.cpu.fetch.ItlbSquashes 20 # Number of outstanding ITLB misses that were squashed
> system.cpu.fetch.rateDist::samples 131040277 # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::mean 2.949675 # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::stdev 3.407509 # Number of instructions fetched each cycle (Total)
318,326c317,325
< system.cpu.fetch.rateDist::0 65727022 49.83% 49.83% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::1 4068693 3.08% 52.91% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::2 3626407 2.75% 55.66% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::3 6133247 4.65% 60.31% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::4 7782444 5.90% 66.21% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::5 5574161 4.23% 70.44% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::6 3387073 2.57% 73.00% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::7 2926863 2.22% 75.22% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::8 32682790 24.78% 100.00% # Number of instructions fetched each cycle (Total)
---
> system.cpu.fetch.rateDist::0 65532629 50.01% 50.01% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::1 4015050 3.06% 53.07% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::2 3611452 2.76% 55.83% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::3 6110552 4.66% 60.49% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::4 7743592 5.91% 66.40% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::5 5553299 4.24% 70.64% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::6 3377797 2.58% 73.22% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::7 2818268 2.15% 75.37% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::8 32277638 24.63% 100.00% # Number of instructions fetched each cycle (Total)
330,353c329,352
< system.cpu.fetch.rateDist::total 131908700 # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.branchRate 0.309372 # Number of branch fetches per cycle
< system.cpu.fetch.rate 1.683074 # Number of inst fetches per cycle
< system.cpu.decode.IdleCycles 15512553 # Number of cycles decode is idle
< system.cpu.decode.BlockedCycles 64273138 # Number of cycles decode is blocked
< system.cpu.decode.RunCycles 40712149 # Number of cycles decode is running
< system.cpu.decode.UnblockCycles 9880793 # Number of cycles decode is unblocking
< system.cpu.decode.SquashCycles 1530067 # Number of cycles decode is squashing
< system.cpu.decode.DecodedInsts 365468602 # Number of instructions handled by decode
< system.cpu.rename.SquashCycles 1530067 # Number of cycles rename is squashing
< system.cpu.rename.IdleCycles 21068463 # Number of cycles rename is idle
< system.cpu.rename.BlockCycles 11448631 # Number of cycles rename is blocking
< system.cpu.rename.serializeStallCycles 17559 # count of cycles rename stalled for serializing inst
< system.cpu.rename.RunCycles 44736331 # Number of cycles rename is running
< system.cpu.rename.UnblockCycles 53107649 # Number of cycles rename is unblocking
< system.cpu.rename.RenamedInsts 355543189 # Number of instructions processed by rename
< system.cpu.rename.ROBFullEvents 24245 # Number of times rename has blocked due to ROB full
< system.cpu.rename.IQFullEvents 799476 # Number of times rename has blocked due to IQ full
< system.cpu.rename.LQFullEvents 46595900 # Number of times rename has blocked due to LQ full
< system.cpu.rename.SQFullEvents 4792588 # Number of times rename has blocked due to SQ full
< system.cpu.rename.RenamedOperands 358065930 # Number of destination operands rename has renamed
< system.cpu.rename.RenameLookups 942303414 # Number of register rename lookups that rename has made
< system.cpu.rename.int_rename_lookups 580264608 # Number of integer rename lookups
< system.cpu.rename.fp_rename_lookups 22491 # Number of floating rename lookups
---
> system.cpu.fetch.rateDist::total 131040277 # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.branchRate 0.307843 # Number of branch fetches per cycle
> system.cpu.fetch.rate 1.675319 # Number of inst fetches per cycle
> system.cpu.decode.IdleCycles 15257836 # Number of cycles decode is idle
> system.cpu.decode.BlockedCycles 64260169 # Number of cycles decode is blocked
> system.cpu.decode.RunCycles 40205069 # Number of cycles decode is running
> system.cpu.decode.UnblockCycles 9866787 # Number of cycles decode is unblocking
> system.cpu.decode.SquashCycles 1450416 # Number of cycles decode is squashing
> system.cpu.decode.DecodedInsts 361840570 # Number of instructions handled by decode
> system.cpu.rename.SquashCycles 1450416 # Number of cycles rename is squashing
> system.cpu.rename.IdleCycles 20789312 # Number of cycles rename is idle
> system.cpu.rename.BlockCycles 11161609 # Number of cycles rename is blocking
> system.cpu.rename.serializeStallCycles 17754 # count of cycles rename stalled for serializing inst
> system.cpu.rename.RunCycles 44252475 # Number of cycles rename is running
> system.cpu.rename.UnblockCycles 53368711 # Number of cycles rename is unblocking
> system.cpu.rename.RenamedInsts 352352816 # Number of instructions processed by rename
> system.cpu.rename.ROBFullEvents 16475 # Number of times rename has blocked due to ROB full
> system.cpu.rename.IQFullEvents 802883 # Number of times rename has blocked due to IQ full
> system.cpu.rename.LQFullEvents 46797603 # Number of times rename has blocked due to LQ full
> system.cpu.rename.SQFullEvents 4838735 # Number of times rename has blocked due to SQ full
> system.cpu.rename.RenamedOperands 354809982 # Number of destination operands rename has renamed
> system.cpu.rename.RenameLookups 933969547 # Number of register rename lookups that rename has made
> system.cpu.rename.int_rename_lookups 575070468 # Number of integer rename lookups
> system.cpu.rename.fp_rename_lookups 25233 # Number of floating rename lookups
355,372c354,371
< system.cpu.rename.UndoneMaps 78853183 # Number of HB maps that are undone due to squashing
< system.cpu.rename.serializingInsts 501 # count of serializing insts renamed
< system.cpu.rename.tempSerializingInsts 500 # count of temporary serializing insts renamed
< system.cpu.rename.skidInsts 64461317 # count of insts added to the skid buffer
< system.cpu.memDep0.insertedLoads 113156478 # Number of loads inserted to the mem dependence unit.
< system.cpu.memDep0.insertedStores 38725561 # Number of stores inserted to the mem dependence unit.
< system.cpu.memDep0.conflictingLoads 51813945 # Number of conflicting loads.
< system.cpu.memDep0.conflictingStores 9109294 # Number of conflicting stores.
< system.cpu.iq.iqInstsAdded 346336448 # Number of instructions added to the IQ (excludes non-spec)
< system.cpu.iq.iqNonSpecInstsAdded 4423 # Number of non-speculative instructions added to the IQ
< system.cpu.iq.iqInstsIssued 319025181 # Number of instructions issued
< system.cpu.iq.iqSquashedInstsIssued 175223 # Number of squashed instructions issued
< system.cpu.iq.iqSquashedInstsExamined 68148407 # Number of squashed instructions iterated over during squash; mainly for profiling
< system.cpu.iq.iqSquashedOperandsExamined 106206343 # Number of squashed operands that are examined and possibly removed from graph
< system.cpu.iq.iqSquashedNonSpecRemoved 3978 # Number of squashed non-spec instructions that were removed
< system.cpu.iq.issued_per_cycle::samples 131908700 # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::mean 2.418530 # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::stdev 2.165753 # Number of insts issued each cycle
---
> system.cpu.rename.UndoneMaps 75597235 # Number of HB maps that are undone due to squashing
> system.cpu.rename.serializingInsts 487 # count of serializing insts renamed
> system.cpu.rename.tempSerializingInsts 488 # count of temporary serializing insts renamed
> system.cpu.rename.skidInsts 64661942 # count of insts added to the skid buffer
> system.cpu.memDep0.insertedLoads 112312024 # Number of loads inserted to the mem dependence unit.
> system.cpu.memDep0.insertedStores 38476139 # Number of stores inserted to the mem dependence unit.
> system.cpu.memDep0.conflictingLoads 51587404 # Number of conflicting loads.
> system.cpu.memDep0.conflictingStores 9144280 # Number of conflicting stores.
> system.cpu.iq.iqInstsAdded 343861767 # Number of instructions added to the IQ (excludes non-spec)
> system.cpu.iq.iqNonSpecInstsAdded 4715 # Number of non-speculative instructions added to the IQ
> system.cpu.iq.iqInstsIssued 317818488 # Number of instructions issued
> system.cpu.iq.iqSquashedInstsIssued 169830 # Number of squashed instructions issued
> system.cpu.iq.iqSquashedInstsExamined 65674018 # Number of squashed instructions iterated over during squash; mainly for profiling
> system.cpu.iq.iqSquashedOperandsExamined 101673382 # Number of squashed operands that are examined and possibly removed from graph
> system.cpu.iq.iqSquashedNonSpecRemoved 4270 # Number of squashed non-spec instructions that were removed
> system.cpu.iq.issued_per_cycle::samples 131040277 # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::mean 2.425350 # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::stdev 2.164581 # Number of insts issued each cycle
374,382c373,381
< system.cpu.iq.issued_per_cycle::0 35712645 27.07% 27.07% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::1 20185531 15.30% 42.38% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::2 17171104 13.02% 55.39% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::3 17670057 13.40% 68.79% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::4 15380757 11.66% 80.45% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::5 12917935 9.79% 90.24% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::6 6743014 5.11% 95.35% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::7 4104772 3.11% 98.47% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::8 2022885 1.53% 100.00% # Number of insts issued each cycle
---
> system.cpu.iq.issued_per_cycle::0 35194225 26.86% 26.86% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::1 20112862 15.35% 42.21% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::2 17093441 13.04% 55.25% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::3 17641161 13.46% 68.71% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::4 15328111 11.70% 80.41% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::5 12869587 9.82% 90.23% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::6 6689257 5.10% 95.34% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::7 4093724 3.12% 98.46% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::8 2017909 1.54% 100.00% # Number of insts issued each cycle
386c385
< system.cpu.iq.issued_per_cycle::total 131908700 # Number of insts issued each cycle
---
> system.cpu.iq.issued_per_cycle::total 131040277 # Number of insts issued each cycle
388,418c387,417
< system.cpu.iq.fu_full::IntAlu 364922 8.93% 8.93% # attempts to use FU when none available
< system.cpu.iq.fu_full::IntMult 0 0.00% 8.93% # attempts to use FU when none available
< system.cpu.iq.fu_full::IntDiv 0 0.00% 8.93% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatAdd 0 0.00% 8.93% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatCmp 0 0.00% 8.93% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatCvt 0 0.00% 8.93% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatMult 0 0.00% 8.93% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatDiv 0 0.00% 8.93% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatSqrt 0 0.00% 8.93% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdAdd 0 0.00% 8.93% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 8.93% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdAlu 0 0.00% 8.93% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdCmp 0 0.00% 8.93% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdCvt 0 0.00% 8.93% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdMisc 0 0.00% 8.93% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdMult 0 0.00% 8.93% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 8.93% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdShift 0 0.00% 8.93% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 8.93% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdSqrt 0 0.00% 8.93% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 8.93% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 8.93% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 8.93% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 8.93% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 8.93% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 8.93% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 8.93% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 8.93% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 8.93% # attempts to use FU when none available
< system.cpu.iq.fu_full::MemRead 3529438 86.37% 95.30% # attempts to use FU when none available
< system.cpu.iq.fu_full::MemWrite 191983 4.70% 100.00% # attempts to use FU when none available
---
> system.cpu.iq.fu_full::IntAlu 366862 8.95% 8.95% # attempts to use FU when none available
> system.cpu.iq.fu_full::IntMult 0 0.00% 8.95% # attempts to use FU when none available
> system.cpu.iq.fu_full::IntDiv 0 0.00% 8.95% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatAdd 0 0.00% 8.95% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatCmp 0 0.00% 8.95% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatCvt 0 0.00% 8.95% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatMult 0 0.00% 8.95% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatDiv 0 0.00% 8.95% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatSqrt 0 0.00% 8.95% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdAdd 0 0.00% 8.95% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 8.95% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdAlu 0 0.00% 8.95% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdCmp 0 0.00% 8.95% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdCvt 0 0.00% 8.95% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdMisc 0 0.00% 8.95% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdMult 0 0.00% 8.95% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 8.95% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdShift 0 0.00% 8.95% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 8.95% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdSqrt 0 0.00% 8.95% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 8.95% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 8.95% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 8.95% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 8.95% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 8.95% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 8.95% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 8.95% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 8.95% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 8.95% # attempts to use FU when none available
> system.cpu.iq.fu_full::MemRead 3538662 86.29% 95.24% # attempts to use FU when none available
> system.cpu.iq.fu_full::MemWrite 195200 4.76% 100.00% # attempts to use FU when none available
422,452c421,451
< system.cpu.iq.FU_type_0::IntAlu 182585704 57.23% 57.24% # Type of FU issued
< system.cpu.iq.FU_type_0::IntMult 11686 0.00% 57.25% # Type of FU issued
< system.cpu.iq.FU_type_0::IntDiv 478 0.00% 57.25% # Type of FU issued
< system.cpu.iq.FU_type_0::FloatAdd 321 0.00% 57.25% # Type of FU issued
< system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 57.25% # Type of FU issued
< system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 57.25% # Type of FU issued
< system.cpu.iq.FU_type_0::FloatMult 0 0.00% 57.25% # Type of FU issued
< system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 57.25% # Type of FU issued
< system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 57.25% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 57.25% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 57.25% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 57.25% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 57.25% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 57.25% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 57.25% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdMult 0 0.00% 57.25% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 57.25% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdShift 0 0.00% 57.25% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 57.25% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 57.25% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 57.25% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 57.25% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 57.25% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 57.25% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 57.25% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 57.25% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 57.25% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 57.25% # Type of FU issued
< system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 57.25% # Type of FU issued
< system.cpu.iq.FU_type_0::MemRead 101596397 31.85% 89.09% # Type of FU issued
< system.cpu.iq.FU_type_0::MemWrite 34797255 10.91% 100.00% # Type of FU issued
---
> system.cpu.iq.FU_type_0::IntAlu 181791277 57.20% 57.21% # Type of FU issued
> system.cpu.iq.FU_type_0::IntMult 11724 0.00% 57.21% # Type of FU issued
> system.cpu.iq.FU_type_0::IntDiv 408 0.00% 57.21% # Type of FU issued
> system.cpu.iq.FU_type_0::FloatAdd 305 0.00% 57.21% # Type of FU issued
> system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 57.21% # Type of FU issued
> system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 57.21% # Type of FU issued
> system.cpu.iq.FU_type_0::FloatMult 0 0.00% 57.21% # Type of FU issued
> system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 57.21% # Type of FU issued
> system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 57.21% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 57.21% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 57.21% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 57.21% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 57.21% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 57.21% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 57.21% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdMult 0 0.00% 57.21% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 57.21% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdShift 0 0.00% 57.21% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 57.21% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 57.21% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 57.21% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 57.21% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 57.21% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 57.21% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 57.21% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 57.21% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 57.21% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 57.21% # Type of FU issued
> system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 57.21% # Type of FU issued
> system.cpu.iq.FU_type_0::MemRead 101272470 31.86% 89.08% # Type of FU issued
> system.cpu.iq.FU_type_0::MemWrite 34708964 10.92% 100.00% # Type of FU issued
455,467c454,466
< system.cpu.iq.FU_type_0::total 319025181 # Type of FU issued
< system.cpu.iq.rate 2.417343 # Inst issue rate
< system.cpu.iq.fu_busy_cnt 4086343 # FU busy when requested
< system.cpu.iq.fu_busy_rate 0.012809 # FU busy rate (busy events/executed inst)
< system.cpu.iq.int_inst_queue_reads 774202119 # Number of integer instruction queue reads
< system.cpu.iq.int_inst_queue_writes 414517759 # Number of integer instruction queue writes
< system.cpu.iq.int_inst_queue_wakeup_accesses 314637932 # Number of integer instruction queue wakeup accesses
< system.cpu.iq.fp_inst_queue_reads 18509 # Number of floating instruction queue reads
< system.cpu.iq.fp_inst_queue_writes 33754 # Number of floating instruction queue writes
< system.cpu.iq.fp_inst_queue_wakeup_accesses 4413 # Number of floating instruction queue wakeup accesses
< system.cpu.iq.int_alu_accesses 323069884 # Number of integer alu accesses
< system.cpu.iq.fp_alu_accesses 8300 # Number of floating point alu accesses
< system.cpu.iew.lsq.thread0.forwLoads 57418928 # Number of loads that had data forwarded from stores
---
> system.cpu.iq.FU_type_0::total 317818488 # Type of FU issued
> system.cpu.iq.rate 2.424101 # Inst issue rate
> system.cpu.iq.fu_busy_cnt 4100724 # FU busy when requested
> system.cpu.iq.fu_busy_rate 0.012903 # FU busy rate (busy events/executed inst)
> system.cpu.iq.int_inst_queue_reads 770927721 # Number of integer instruction queue reads
> system.cpu.iq.int_inst_queue_writes 409562927 # Number of integer instruction queue writes
> system.cpu.iq.int_inst_queue_wakeup_accesses 313648272 # Number of integer instruction queue wakeup accesses
> system.cpu.iq.fp_inst_queue_reads 20086 # Number of floating instruction queue reads
> system.cpu.iq.fp_inst_queue_writes 38326 # Number of floating instruction queue writes
> system.cpu.iq.fp_inst_queue_wakeup_accesses 4607 # Number of floating instruction queue wakeup accesses
> system.cpu.iq.int_alu_accesses 321877132 # Number of integer alu accesses
> system.cpu.iq.fp_alu_accesses 8740 # Number of floating point alu accesses
> system.cpu.iew.lsq.thread0.forwLoads 57541030 # Number of loads that had data forwarded from stores
469,472c468,471
< system.cpu.iew.lsq.thread0.squashedLoads 22377093 # Number of loads squashed
< system.cpu.iew.lsq.thread0.ignoredResponses 67905 # Number of memory responses ignored because the instruction is squashed
< system.cpu.iew.lsq.thread0.memOrderViolation 65034 # Number of memory ordering violations
< system.cpu.iew.lsq.thread0.squashedStores 7285809 # Number of stores squashed
---
> system.cpu.iew.lsq.thread0.squashedLoads 21532639 # Number of loads squashed
> system.cpu.iew.lsq.thread0.ignoredResponses 67356 # Number of memory responses ignored because the instruction is squashed
> system.cpu.iew.lsq.thread0.memOrderViolation 63407 # Number of memory ordering violations
> system.cpu.iew.lsq.thread0.squashedStores 7036387 # Number of stores squashed
475,476c474,475
< system.cpu.iew.lsq.thread0.rescheduledLoads 4034 # Number of loads that were rescheduled
< system.cpu.iew.lsq.thread0.cacheBlocked 140997 # Number of times an access to memory failed due to the cache being blocked
---
> system.cpu.iew.lsq.thread0.rescheduledLoads 3908 # Number of loads that were rescheduled
> system.cpu.iew.lsq.thread0.cacheBlocked 141249 # Number of times an access to memory failed due to the cache being blocked
478,494c477,493
< system.cpu.iew.iewSquashCycles 1530067 # Number of cycles IEW is squashing
< system.cpu.iew.iewBlockCycles 8343953 # Number of cycles IEW is blocking
< system.cpu.iew.iewUnblockCycles 3020633 # Number of cycles IEW is unblocking
< system.cpu.iew.iewDispatchedInsts 346340871 # Number of instructions dispatched to IQ
< system.cpu.iew.iewDispSquashedInsts 136261 # Number of squashed instructions skipped by dispatch
< system.cpu.iew.iewDispLoadInsts 113156478 # Number of dispatched load instructions
< system.cpu.iew.iewDispStoreInsts 38725561 # Number of dispatched store instructions
< system.cpu.iew.iewDispNonSpecInsts 1825 # Number of dispatched non-speculative instructions
< system.cpu.iew.iewIQFullEvents 2944 # Number of times the IQ has become full, causing a stall
< system.cpu.iew.iewLSQFullEvents 3026950 # Number of times the LSQ has become full, causing a stall
< system.cpu.iew.memOrderViolationEvents 65034 # Number of memory order violations
< system.cpu.iew.predictedTakenIncorrect 548248 # Number of branches that were predicted taken incorrectly
< system.cpu.iew.predictedNotTakenIncorrect 1104057 # Number of branches that were predicted not taken incorrectly
< system.cpu.iew.branchMispredicts 1652305 # Number of branch mispredicts detected at execute
< system.cpu.iew.iewExecutedInsts 316487526 # Number of executed instructions
< system.cpu.iew.iewExecLoadInsts 100816589 # Number of load instructions executed
< system.cpu.iew.iewExecSquashedInsts 2537655 # Number of squashed instructions skipped in execute
---
> system.cpu.iew.iewSquashCycles 1450416 # Number of cycles IEW is squashing
> system.cpu.iew.iewBlockCycles 8045146 # Number of cycles IEW is blocking
> system.cpu.iew.iewUnblockCycles 3020269 # Number of cycles IEW is unblocking
> system.cpu.iew.iewDispatchedInsts 343866482 # Number of instructions dispatched to IQ
> system.cpu.iew.iewDispSquashedInsts 122594 # Number of squashed instructions skipped by dispatch
> system.cpu.iew.iewDispLoadInsts 112312024 # Number of dispatched load instructions
> system.cpu.iew.iewDispStoreInsts 38476139 # Number of dispatched store instructions
> system.cpu.iew.iewDispNonSpecInsts 1910 # Number of dispatched non-speculative instructions
> system.cpu.iew.iewIQFullEvents 3213 # Number of times the IQ has become full, causing a stall
> system.cpu.iew.iewLSQFullEvents 3025719 # Number of times the LSQ has become full, causing a stall
> system.cpu.iew.memOrderViolationEvents 63407 # Number of memory order violations
> system.cpu.iew.predictedTakenIncorrect 529775 # Number of branches that were predicted taken incorrectly
> system.cpu.iew.predictedNotTakenIncorrect 1033204 # Number of branches that were predicted not taken incorrectly
> system.cpu.iew.branchMispredicts 1562979 # Number of branch mispredicts detected at execute
> system.cpu.iew.iewExecutedInsts 315414153 # Number of executed instructions
> system.cpu.iew.iewExecLoadInsts 100518036 # Number of load instructions executed
> system.cpu.iew.iewExecSquashedInsts 2404335 # Number of squashed instructions skipped in execute
497,507c496,506
< system.cpu.iew.exec_refs 135188403 # number of memory reference insts executed
< system.cpu.iew.exec_branches 32185799 # Number of branches executed
< system.cpu.iew.exec_stores 34371814 # Number of stores executed
< system.cpu.iew.exec_rate 2.398114 # Inst execution rate
< system.cpu.iew.wb_sent 315304152 # cumulative count of insts sent to commit
< system.cpu.iew.wb_count 314642345 # cumulative count of insts written-back
< system.cpu.iew.wb_producers 238446717 # num instructions producing a value
< system.cpu.iew.wb_consumers 344411432 # num instructions consuming a value
< system.cpu.iew.wb_rate 2.384133 # insts written-back per cycle
< system.cpu.iew.wb_fanout 0.692331 # average fanout of values written-back
< system.cpu.commit.commitSquashedInsts 68273083 # The number of squashed insts skipped by commit
---
> system.cpu.iew.exec_refs 134824639 # number of memory reference insts executed
> system.cpu.iew.exec_branches 32104448 # Number of branches executed
> system.cpu.iew.exec_stores 34306603 # Number of stores executed
> system.cpu.iew.exec_rate 2.405762 # Inst execution rate
> system.cpu.iew.wb_sent 314286106 # cumulative count of insts sent to commit
> system.cpu.iew.wb_count 313652879 # cumulative count of insts written-back
> system.cpu.iew.wb_producers 237682188 # num instructions producing a value
> system.cpu.iew.wb_consumers 343423954 # num instructions consuming a value
> system.cpu.iew.wb_rate 2.392328 # insts written-back per cycle
> system.cpu.iew.wb_fanout 0.692096 # average fanout of values written-back
> system.cpu.commit.commitSquashedInsts 65797430 # The number of squashed insts skipped by commit
509,512c508,511
< system.cpu.commit.branchMispredicts 1477187 # The number of times a branch was mispredicted
< system.cpu.commit.committed_per_cycle::samples 122118176 # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::mean 2.278059 # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::stdev 3.046851 # Number of insts commited each cycle
---
> system.cpu.commit.branchMispredicts 1399141 # The number of times a branch was mispredicted
> system.cpu.commit.committed_per_cycle::samples 121633848 # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::mean 2.287130 # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::stdev 3.051606 # Number of insts commited each cycle
514,522c513,521
< system.cpu.commit.committed_per_cycle::0 56957157 46.64% 46.64% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::1 16546673 13.55% 60.19% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::2 11180219 9.16% 69.35% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::3 8765216 7.18% 76.52% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::4 2116572 1.73% 78.26% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::5 1764817 1.45% 79.70% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::6 934979 0.77% 80.47% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::7 730886 0.60% 81.07% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::8 23121657 18.93% 100.00% # Number of insts commited each cycle
---
> system.cpu.commit.committed_per_cycle::0 56556051 46.50% 46.50% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::1 16464352 13.54% 60.03% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::2 11233282 9.24% 69.27% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::3 8748892 7.19% 76.46% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::4 2045691 1.68% 78.14% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::5 1756798 1.44% 79.59% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::6 927336 0.76% 80.35% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::7 727466 0.60% 80.95% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::8 23173980 19.05% 100.00% # Number of insts commited each cycle
526c525
< system.cpu.commit.committed_per_cycle::total 122118176 # Number of insts commited each cycle
---
> system.cpu.commit.committed_per_cycle::total 121633848 # Number of insts commited each cycle
572,576c571,575
< system.cpu.commit.bw_lim_events 23121657 # number cycles where commit BW limit reached
< system.cpu.rob.rob_reads 445462066 # The number of ROB reads
< system.cpu.rob.rob_writes 702797421 # The number of ROB writes
< system.cpu.timesIdled 887 # Number of times that the entire CPU went into an idle state and unscheduled itself
< system.cpu.idleCycles 64788 # Total number of cycles that the CPU has spent unscheduled due to idling
---
> system.cpu.commit.bw_lim_events 23173980 # number cycles where commit BW limit reached
> system.cpu.rob.rob_reads 442449762 # The number of ROB reads
> system.cpu.rob.rob_writes 697455131 # The number of ROB writes
> system.cpu.timesIdled 919 # Number of times that the entire CPU went into an idle state and unscheduled itself
> system.cpu.idleCycles 67515 # Total number of cycles that the CPU has spent unscheduled due to idling
579,589c578,588
< system.cpu.cpi 0.835336 # CPI: Cycles Per Instruction
< system.cpu.cpi_total 0.835336 # CPI: Total CPI of All Threads
< system.cpu.ipc 1.197123 # IPC: Instructions Per Cycle
< system.cpu.ipc_total 1.197123 # IPC: Total IPC of All Threads
< system.cpu.int_regfile_reads 504041942 # number of integer regfile reads
< system.cpu.int_regfile_writes 248656420 # number of integer regfile writes
< system.cpu.fp_regfile_reads 4180 # number of floating regfile reads
< system.cpu.fp_regfile_writes 782 # number of floating regfile writes
< system.cpu.cc_regfile_reads 109261684 # number of cc regfile reads
< system.cpu.cc_regfile_writes 65602098 # number of cc regfile writes
< system.cpu.misc_regfile_reads 202573497 # number of misc regfile reads
---
> system.cpu.cpi 0.829856 # CPI: Cycles Per Instruction
> system.cpu.cpi_total 0.829856 # CPI: Total CPI of All Threads
> system.cpu.ipc 1.205028 # IPC: Instructions Per Cycle
> system.cpu.ipc_total 1.205028 # IPC: Total IPC of All Threads
> system.cpu.int_regfile_reads 502814986 # number of integer regfile reads
> system.cpu.int_regfile_writes 247784196 # number of integer regfile writes
> system.cpu.fp_regfile_reads 4396 # number of floating regfile reads
> system.cpu.fp_regfile_writes 732 # number of floating regfile writes
> system.cpu.cc_regfile_reads 109093589 # number of cc regfile reads
> system.cpu.cc_regfile_writes 65488596 # number of cc regfile writes
> system.cpu.misc_regfile_reads 201890594 # number of misc regfile reads
591,600c590,599
< system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 65986743500 # Cumulative time (in ticks) in various power states
< system.cpu.dcache.tags.replacements 2073508 # number of replacements
< system.cpu.dcache.tags.tagsinuse 4068.413497 # Cycle average of tags in use
< system.cpu.dcache.tags.total_refs 71894591 # Total number of references to valid blocks.
< system.cpu.dcache.tags.sampled_refs 2077604 # Sample count of references to valid blocks.
< system.cpu.dcache.tags.avg_refs 34.604569 # Average number of references to valid blocks.
< system.cpu.dcache.tags.warmup_cycle 21372047500 # Cycle when the warmup percentage was hit.
< system.cpu.dcache.tags.occ_blocks::cpu.data 4068.413497 # Average occupied blocks per requestor
< system.cpu.dcache.tags.occ_percent::cpu.data 0.993265 # Average percentage of cache occupancy
< system.cpu.dcache.tags.occ_percent::total 0.993265 # Average percentage of cache occupancy
---
> system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 65553895500 # Cumulative time (in ticks) in various power states
> system.cpu.dcache.tags.replacements 2073601 # number of replacements
> system.cpu.dcache.tags.tagsinuse 4068.108072 # Cycle average of tags in use
> system.cpu.dcache.tags.total_refs 71473739 # Total number of references to valid blocks.
> system.cpu.dcache.tags.sampled_refs 2077697 # Sample count of references to valid blocks.
> system.cpu.dcache.tags.avg_refs 34.400463 # Average number of references to valid blocks.
> system.cpu.dcache.tags.warmup_cycle 21041764500 # Cycle when the warmup percentage was hit.
> system.cpu.dcache.tags.occ_blocks::cpu.data 4068.108072 # Average occupied blocks per requestor
> system.cpu.dcache.tags.occ_percent::cpu.data 0.993190 # Average percentage of cache occupancy
> system.cpu.dcache.tags.occ_percent::total 0.993190 # Average percentage of cache occupancy
602,604c601,603
< system.cpu.dcache.tags.age_task_id_blocks_1024::0 542 # Occupied blocks per task id
< system.cpu.dcache.tags.age_task_id_blocks_1024::1 3404 # Occupied blocks per task id
< system.cpu.dcache.tags.age_task_id_blocks_1024::2 150 # Occupied blocks per task id
---
> system.cpu.dcache.tags.age_task_id_blocks_1024::0 507 # Occupied blocks per task id
> system.cpu.dcache.tags.age_task_id_blocks_1024::1 3433 # Occupied blocks per task id
> system.cpu.dcache.tags.age_task_id_blocks_1024::2 156 # Occupied blocks per task id
606,634c605,633
< system.cpu.dcache.tags.tag_accesses 151442194 # Number of tag accesses
< system.cpu.dcache.tags.data_accesses 151442194 # Number of data accesses
< system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 65986743500 # Cumulative time (in ticks) in various power states
< system.cpu.dcache.ReadReq_hits::cpu.data 40548572 # number of ReadReq hits
< system.cpu.dcache.ReadReq_hits::total 40548572 # number of ReadReq hits
< system.cpu.dcache.WriteReq_hits::cpu.data 31346019 # number of WriteReq hits
< system.cpu.dcache.WriteReq_hits::total 31346019 # number of WriteReq hits
< system.cpu.dcache.demand_hits::cpu.data 71894591 # number of demand (read+write) hits
< system.cpu.dcache.demand_hits::total 71894591 # number of demand (read+write) hits
< system.cpu.dcache.overall_hits::cpu.data 71894591 # number of overall hits
< system.cpu.dcache.overall_hits::total 71894591 # number of overall hits
< system.cpu.dcache.ReadReq_misses::cpu.data 2693971 # number of ReadReq misses
< system.cpu.dcache.ReadReq_misses::total 2693971 # number of ReadReq misses
< system.cpu.dcache.WriteReq_misses::cpu.data 93733 # number of WriteReq misses
< system.cpu.dcache.WriteReq_misses::total 93733 # number of WriteReq misses
< system.cpu.dcache.demand_misses::cpu.data 2787704 # number of demand (read+write) misses
< system.cpu.dcache.demand_misses::total 2787704 # number of demand (read+write) misses
< system.cpu.dcache.overall_misses::cpu.data 2787704 # number of overall misses
< system.cpu.dcache.overall_misses::total 2787704 # number of overall misses
< system.cpu.dcache.ReadReq_miss_latency::cpu.data 32332975500 # number of ReadReq miss cycles
< system.cpu.dcache.ReadReq_miss_latency::total 32332975500 # number of ReadReq miss cycles
< system.cpu.dcache.WriteReq_miss_latency::cpu.data 2952822993 # number of WriteReq miss cycles
< system.cpu.dcache.WriteReq_miss_latency::total 2952822993 # number of WriteReq miss cycles
< system.cpu.dcache.demand_miss_latency::cpu.data 35285798493 # number of demand (read+write) miss cycles
< system.cpu.dcache.demand_miss_latency::total 35285798493 # number of demand (read+write) miss cycles
< system.cpu.dcache.overall_miss_latency::cpu.data 35285798493 # number of overall miss cycles
< system.cpu.dcache.overall_miss_latency::total 35285798493 # number of overall miss cycles
< system.cpu.dcache.ReadReq_accesses::cpu.data 43242543 # number of ReadReq accesses(hits+misses)
< system.cpu.dcache.ReadReq_accesses::total 43242543 # number of ReadReq accesses(hits+misses)
---
> system.cpu.dcache.tags.tag_accesses 150601371 # Number of tag accesses
> system.cpu.dcache.tags.data_accesses 150601371 # Number of data accesses
> system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 65553895500 # Cumulative time (in ticks) in various power states
> system.cpu.dcache.ReadReq_hits::cpu.data 40127755 # number of ReadReq hits
> system.cpu.dcache.ReadReq_hits::total 40127755 # number of ReadReq hits
> system.cpu.dcache.WriteReq_hits::cpu.data 31345984 # number of WriteReq hits
> system.cpu.dcache.WriteReq_hits::total 31345984 # number of WriteReq hits
> system.cpu.dcache.demand_hits::cpu.data 71473739 # number of demand (read+write) hits
> system.cpu.dcache.demand_hits::total 71473739 # number of demand (read+write) hits
> system.cpu.dcache.overall_hits::cpu.data 71473739 # number of overall hits
> system.cpu.dcache.overall_hits::total 71473739 # number of overall hits
> system.cpu.dcache.ReadReq_misses::cpu.data 2694330 # number of ReadReq misses
> system.cpu.dcache.ReadReq_misses::total 2694330 # number of ReadReq misses
> system.cpu.dcache.WriteReq_misses::cpu.data 93768 # number of WriteReq misses
> system.cpu.dcache.WriteReq_misses::total 93768 # number of WriteReq misses
> system.cpu.dcache.demand_misses::cpu.data 2788098 # number of demand (read+write) misses
> system.cpu.dcache.demand_misses::total 2788098 # number of demand (read+write) misses
> system.cpu.dcache.overall_misses::cpu.data 2788098 # number of overall misses
> system.cpu.dcache.overall_misses::total 2788098 # number of overall misses
> system.cpu.dcache.ReadReq_miss_latency::cpu.data 32345718500 # number of ReadReq miss cycles
> system.cpu.dcache.ReadReq_miss_latency::total 32345718500 # number of ReadReq miss cycles
> system.cpu.dcache.WriteReq_miss_latency::cpu.data 2982305493 # number of WriteReq miss cycles
> system.cpu.dcache.WriteReq_miss_latency::total 2982305493 # number of WriteReq miss cycles
> system.cpu.dcache.demand_miss_latency::cpu.data 35328023993 # number of demand (read+write) miss cycles
> system.cpu.dcache.demand_miss_latency::total 35328023993 # number of demand (read+write) miss cycles
> system.cpu.dcache.overall_miss_latency::cpu.data 35328023993 # number of overall miss cycles
> system.cpu.dcache.overall_miss_latency::total 35328023993 # number of overall miss cycles
> system.cpu.dcache.ReadReq_accesses::cpu.data 42822085 # number of ReadReq accesses(hits+misses)
> system.cpu.dcache.ReadReq_accesses::total 42822085 # number of ReadReq accesses(hits+misses)
637,659c636,658
< system.cpu.dcache.demand_accesses::cpu.data 74682295 # number of demand (read+write) accesses
< system.cpu.dcache.demand_accesses::total 74682295 # number of demand (read+write) accesses
< system.cpu.dcache.overall_accesses::cpu.data 74682295 # number of overall (read+write) accesses
< system.cpu.dcache.overall_accesses::total 74682295 # number of overall (read+write) accesses
< system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.062299 # miss rate for ReadReq accesses
< system.cpu.dcache.ReadReq_miss_rate::total 0.062299 # miss rate for ReadReq accesses
< system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.002981 # miss rate for WriteReq accesses
< system.cpu.dcache.WriteReq_miss_rate::total 0.002981 # miss rate for WriteReq accesses
< system.cpu.dcache.demand_miss_rate::cpu.data 0.037328 # miss rate for demand accesses
< system.cpu.dcache.demand_miss_rate::total 0.037328 # miss rate for demand accesses
< system.cpu.dcache.overall_miss_rate::cpu.data 0.037328 # miss rate for overall accesses
< system.cpu.dcache.overall_miss_rate::total 0.037328 # miss rate for overall accesses
< system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12001.976079 # average ReadReq miss latency
< system.cpu.dcache.ReadReq_avg_miss_latency::total 12001.976079 # average ReadReq miss latency
< system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 31502.491044 # average WriteReq miss latency
< system.cpu.dcache.WriteReq_avg_miss_latency::total 31502.491044 # average WriteReq miss latency
< system.cpu.dcache.demand_avg_miss_latency::cpu.data 12657.656083 # average overall miss latency
< system.cpu.dcache.demand_avg_miss_latency::total 12657.656083 # average overall miss latency
< system.cpu.dcache.overall_avg_miss_latency::cpu.data 12657.656083 # average overall miss latency
< system.cpu.dcache.overall_avg_miss_latency::total 12657.656083 # average overall miss latency
< system.cpu.dcache.blocked_cycles::no_mshrs 219202 # number of cycles access was blocked
< system.cpu.dcache.blocked_cycles::no_targets 497 # number of cycles access was blocked
< system.cpu.dcache.blocked::no_mshrs 43207 # number of cycles access was blocked
---
> system.cpu.dcache.demand_accesses::cpu.data 74261837 # number of demand (read+write) accesses
> system.cpu.dcache.demand_accesses::total 74261837 # number of demand (read+write) accesses
> system.cpu.dcache.overall_accesses::cpu.data 74261837 # number of overall (read+write) accesses
> system.cpu.dcache.overall_accesses::total 74261837 # number of overall (read+write) accesses
> system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.062919 # miss rate for ReadReq accesses
> system.cpu.dcache.ReadReq_miss_rate::total 0.062919 # miss rate for ReadReq accesses
> system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.002982 # miss rate for WriteReq accesses
> system.cpu.dcache.WriteReq_miss_rate::total 0.002982 # miss rate for WriteReq accesses
> system.cpu.dcache.demand_miss_rate::cpu.data 0.037544 # miss rate for demand accesses
> system.cpu.dcache.demand_miss_rate::total 0.037544 # miss rate for demand accesses
> system.cpu.dcache.overall_miss_rate::cpu.data 0.037544 # miss rate for overall accesses
> system.cpu.dcache.overall_miss_rate::total 0.037544 # miss rate for overall accesses
> system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12005.106464 # average ReadReq miss latency
> system.cpu.dcache.ReadReq_avg_miss_latency::total 12005.106464 # average ReadReq miss latency
> system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 31805.152003 # average WriteReq miss latency
> system.cpu.dcache.WriteReq_avg_miss_latency::total 31805.152003 # average WriteReq miss latency
> system.cpu.dcache.demand_avg_miss_latency::cpu.data 12671.012279 # average overall miss latency
> system.cpu.dcache.demand_avg_miss_latency::total 12671.012279 # average overall miss latency
> system.cpu.dcache.overall_avg_miss_latency::cpu.data 12671.012279 # average overall miss latency
> system.cpu.dcache.overall_avg_miss_latency::total 12671.012279 # average overall miss latency
> system.cpu.dcache.blocked_cycles::no_mshrs 218790 # number of cycles access was blocked
> system.cpu.dcache.blocked_cycles::no_targets 393 # number of cycles access was blocked
> system.cpu.dcache.blocked::no_mshrs 43059 # number of cycles access was blocked
661,710c660,709
< system.cpu.dcache.avg_blocked_cycles::no_mshrs 5.073298 # average number of cycles each access was blocked
< system.cpu.dcache.avg_blocked_cycles::no_targets 124.250000 # average number of cycles each access was blocked
< system.cpu.dcache.writebacks::writebacks 2066969 # number of writebacks
< system.cpu.dcache.writebacks::total 2066969 # number of writebacks
< system.cpu.dcache.ReadReq_mshr_hits::cpu.data 698217 # number of ReadReq MSHR hits
< system.cpu.dcache.ReadReq_mshr_hits::total 698217 # number of ReadReq MSHR hits
< system.cpu.dcache.WriteReq_mshr_hits::cpu.data 11883 # number of WriteReq MSHR hits
< system.cpu.dcache.WriteReq_mshr_hits::total 11883 # number of WriteReq MSHR hits
< system.cpu.dcache.demand_mshr_hits::cpu.data 710100 # number of demand (read+write) MSHR hits
< system.cpu.dcache.demand_mshr_hits::total 710100 # number of demand (read+write) MSHR hits
< system.cpu.dcache.overall_mshr_hits::cpu.data 710100 # number of overall MSHR hits
< system.cpu.dcache.overall_mshr_hits::total 710100 # number of overall MSHR hits
< system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1995754 # number of ReadReq MSHR misses
< system.cpu.dcache.ReadReq_mshr_misses::total 1995754 # number of ReadReq MSHR misses
< system.cpu.dcache.WriteReq_mshr_misses::cpu.data 81850 # number of WriteReq MSHR misses
< system.cpu.dcache.WriteReq_mshr_misses::total 81850 # number of WriteReq MSHR misses
< system.cpu.dcache.demand_mshr_misses::cpu.data 2077604 # number of demand (read+write) MSHR misses
< system.cpu.dcache.demand_mshr_misses::total 2077604 # number of demand (read+write) MSHR misses
< system.cpu.dcache.overall_mshr_misses::cpu.data 2077604 # number of overall MSHR misses
< system.cpu.dcache.overall_mshr_misses::total 2077604 # number of overall MSHR misses
< system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 24221413500 # number of ReadReq MSHR miss cycles
< system.cpu.dcache.ReadReq_mshr_miss_latency::total 24221413500 # number of ReadReq MSHR miss cycles
< system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2795777993 # number of WriteReq MSHR miss cycles
< system.cpu.dcache.WriteReq_mshr_miss_latency::total 2795777993 # number of WriteReq MSHR miss cycles
< system.cpu.dcache.demand_mshr_miss_latency::cpu.data 27017191493 # number of demand (read+write) MSHR miss cycles
< system.cpu.dcache.demand_mshr_miss_latency::total 27017191493 # number of demand (read+write) MSHR miss cycles
< system.cpu.dcache.overall_mshr_miss_latency::cpu.data 27017191493 # number of overall MSHR miss cycles
< system.cpu.dcache.overall_mshr_miss_latency::total 27017191493 # number of overall MSHR miss cycles
< system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.046153 # mshr miss rate for ReadReq accesses
< system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.046153 # mshr miss rate for ReadReq accesses
< system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.002603 # mshr miss rate for WriteReq accesses
< system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.002603 # mshr miss rate for WriteReq accesses
< system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.027819 # mshr miss rate for demand accesses
< system.cpu.dcache.demand_mshr_miss_rate::total 0.027819 # mshr miss rate for demand accesses
< system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.027819 # mshr miss rate for overall accesses
< system.cpu.dcache.overall_mshr_miss_rate::total 0.027819 # mshr miss rate for overall accesses
< system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12136.472481 # average ReadReq mshr miss latency
< system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12136.472481 # average ReadReq mshr miss latency
< system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 34157.336506 # average WriteReq mshr miss latency
< system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34157.336506 # average WriteReq mshr miss latency
< system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13004.013995 # average overall mshr miss latency
< system.cpu.dcache.demand_avg_mshr_miss_latency::total 13004.013995 # average overall mshr miss latency
< system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13004.013995 # average overall mshr miss latency
< system.cpu.dcache.overall_avg_mshr_miss_latency::total 13004.013995 # average overall mshr miss latency
< system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 65986743500 # Cumulative time (in ticks) in various power states
< system.cpu.icache.tags.replacements 93 # number of replacements
< system.cpu.icache.tags.tagsinuse 870.928206 # Cycle average of tags in use
< system.cpu.icache.tags.total_refs 29996478 # Total number of references to valid blocks.
< system.cpu.icache.tags.sampled_refs 1113 # Sample count of references to valid blocks.
< system.cpu.icache.tags.avg_refs 26951.013477 # Average number of references to valid blocks.
---
> system.cpu.dcache.avg_blocked_cycles::no_mshrs 5.081168 # average number of cycles each access was blocked
> system.cpu.dcache.avg_blocked_cycles::no_targets 98.250000 # average number of cycles each access was blocked
> system.cpu.dcache.writebacks::writebacks 2067196 # number of writebacks
> system.cpu.dcache.writebacks::total 2067196 # number of writebacks
> system.cpu.dcache.ReadReq_mshr_hits::cpu.data 698496 # number of ReadReq MSHR hits
> system.cpu.dcache.ReadReq_mshr_hits::total 698496 # number of ReadReq MSHR hits
> system.cpu.dcache.WriteReq_mshr_hits::cpu.data 11905 # number of WriteReq MSHR hits
> system.cpu.dcache.WriteReq_mshr_hits::total 11905 # number of WriteReq MSHR hits
> system.cpu.dcache.demand_mshr_hits::cpu.data 710401 # number of demand (read+write) MSHR hits
> system.cpu.dcache.demand_mshr_hits::total 710401 # number of demand (read+write) MSHR hits
> system.cpu.dcache.overall_mshr_hits::cpu.data 710401 # number of overall MSHR hits
> system.cpu.dcache.overall_mshr_hits::total 710401 # number of overall MSHR hits
> system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1995834 # number of ReadReq MSHR misses
> system.cpu.dcache.ReadReq_mshr_misses::total 1995834 # number of ReadReq MSHR misses
> system.cpu.dcache.WriteReq_mshr_misses::cpu.data 81863 # number of WriteReq MSHR misses
> system.cpu.dcache.WriteReq_mshr_misses::total 81863 # number of WriteReq MSHR misses
> system.cpu.dcache.demand_mshr_misses::cpu.data 2077697 # number of demand (read+write) MSHR misses
> system.cpu.dcache.demand_mshr_misses::total 2077697 # number of demand (read+write) MSHR misses
> system.cpu.dcache.overall_mshr_misses::cpu.data 2077697 # number of overall MSHR misses
> system.cpu.dcache.overall_mshr_misses::total 2077697 # number of overall MSHR misses
> system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 24223051500 # number of ReadReq MSHR miss cycles
> system.cpu.dcache.ReadReq_mshr_miss_latency::total 24223051500 # number of ReadReq MSHR miss cycles
> system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2825101993 # number of WriteReq MSHR miss cycles
> system.cpu.dcache.WriteReq_mshr_miss_latency::total 2825101993 # number of WriteReq MSHR miss cycles
> system.cpu.dcache.demand_mshr_miss_latency::cpu.data 27048153493 # number of demand (read+write) MSHR miss cycles
> system.cpu.dcache.demand_mshr_miss_latency::total 27048153493 # number of demand (read+write) MSHR miss cycles
> system.cpu.dcache.overall_mshr_miss_latency::cpu.data 27048153493 # number of overall MSHR miss cycles
> system.cpu.dcache.overall_mshr_miss_latency::total 27048153493 # number of overall MSHR miss cycles
> system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.046608 # mshr miss rate for ReadReq accesses
> system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.046608 # mshr miss rate for ReadReq accesses
> system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.002604 # mshr miss rate for WriteReq accesses
> system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.002604 # mshr miss rate for WriteReq accesses
> system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.027978 # mshr miss rate for demand accesses
> system.cpu.dcache.demand_mshr_miss_rate::total 0.027978 # mshr miss rate for demand accesses
> system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.027978 # mshr miss rate for overall accesses
> system.cpu.dcache.overall_mshr_miss_rate::total 0.027978 # mshr miss rate for overall accesses
> system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12136.806718 # average ReadReq mshr miss latency
> system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12136.806718 # average ReadReq mshr miss latency
> system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 34510.120482 # average WriteReq mshr miss latency
> system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34510.120482 # average WriteReq mshr miss latency
> system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13018.333998 # average overall mshr miss latency
> system.cpu.dcache.demand_avg_mshr_miss_latency::total 13018.333998 # average overall mshr miss latency
> system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13018.333998 # average overall mshr miss latency
> system.cpu.dcache.overall_avg_mshr_miss_latency::total 13018.333998 # average overall mshr miss latency
> system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 65553895500 # Cumulative time (in ticks) in various power states
> system.cpu.icache.tags.replacements 91 # number of replacements
> system.cpu.icache.tags.tagsinuse 875.979350 # Cycle average of tags in use
> system.cpu.icache.tags.total_refs 29741086 # Total number of references to valid blocks.
> system.cpu.icache.tags.sampled_refs 1117 # Sample count of references to valid blocks.
> system.cpu.icache.tags.avg_refs 26625.860340 # Average number of references to valid blocks.
712,761c711,759
< system.cpu.icache.tags.occ_blocks::cpu.inst 870.928206 # Average occupied blocks per requestor
< system.cpu.icache.tags.occ_percent::cpu.inst 0.425258 # Average percentage of cache occupancy
< system.cpu.icache.tags.occ_percent::total 0.425258 # Average percentage of cache occupancy
< system.cpu.icache.tags.occ_task_id_blocks::1024 1020 # Occupied blocks per task id
< system.cpu.icache.tags.age_task_id_blocks_1024::0 51 # Occupied blocks per task id
< system.cpu.icache.tags.age_task_id_blocks_1024::1 1 # Occupied blocks per task id
< system.cpu.icache.tags.age_task_id_blocks_1024::2 28 # Occupied blocks per task id
< system.cpu.icache.tags.age_task_id_blocks_1024::3 34 # Occupied blocks per task id
< system.cpu.icache.tags.age_task_id_blocks_1024::4 906 # Occupied blocks per task id
< system.cpu.icache.tags.occ_task_id_percent::1024 0.498047 # Percentage of cache occupancy per task id
< system.cpu.icache.tags.tag_accesses 59996959 # Number of tag accesses
< system.cpu.icache.tags.data_accesses 59996959 # Number of data accesses
< system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 65986743500 # Cumulative time (in ticks) in various power states
< system.cpu.icache.ReadReq_hits::cpu.inst 29996478 # number of ReadReq hits
< system.cpu.icache.ReadReq_hits::total 29996478 # number of ReadReq hits
< system.cpu.icache.demand_hits::cpu.inst 29996478 # number of demand (read+write) hits
< system.cpu.icache.demand_hits::total 29996478 # number of demand (read+write) hits
< system.cpu.icache.overall_hits::cpu.inst 29996478 # number of overall hits
< system.cpu.icache.overall_hits::total 29996478 # number of overall hits
< system.cpu.icache.ReadReq_misses::cpu.inst 1445 # number of ReadReq misses
< system.cpu.icache.ReadReq_misses::total 1445 # number of ReadReq misses
< system.cpu.icache.demand_misses::cpu.inst 1445 # number of demand (read+write) misses
< system.cpu.icache.demand_misses::total 1445 # number of demand (read+write) misses
< system.cpu.icache.overall_misses::cpu.inst 1445 # number of overall misses
< system.cpu.icache.overall_misses::total 1445 # number of overall misses
< system.cpu.icache.ReadReq_miss_latency::cpu.inst 106088999 # number of ReadReq miss cycles
< system.cpu.icache.ReadReq_miss_latency::total 106088999 # number of ReadReq miss cycles
< system.cpu.icache.demand_miss_latency::cpu.inst 106088999 # number of demand (read+write) miss cycles
< system.cpu.icache.demand_miss_latency::total 106088999 # number of demand (read+write) miss cycles
< system.cpu.icache.overall_miss_latency::cpu.inst 106088999 # number of overall miss cycles
< system.cpu.icache.overall_miss_latency::total 106088999 # number of overall miss cycles
< system.cpu.icache.ReadReq_accesses::cpu.inst 29997923 # number of ReadReq accesses(hits+misses)
< system.cpu.icache.ReadReq_accesses::total 29997923 # number of ReadReq accesses(hits+misses)
< system.cpu.icache.demand_accesses::cpu.inst 29997923 # number of demand (read+write) accesses
< system.cpu.icache.demand_accesses::total 29997923 # number of demand (read+write) accesses
< system.cpu.icache.overall_accesses::cpu.inst 29997923 # number of overall (read+write) accesses
< system.cpu.icache.overall_accesses::total 29997923 # number of overall (read+write) accesses
< system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000048 # miss rate for ReadReq accesses
< system.cpu.icache.ReadReq_miss_rate::total 0.000048 # miss rate for ReadReq accesses
< system.cpu.icache.demand_miss_rate::cpu.inst 0.000048 # miss rate for demand accesses
< system.cpu.icache.demand_miss_rate::total 0.000048 # miss rate for demand accesses
< system.cpu.icache.overall_miss_rate::cpu.inst 0.000048 # miss rate for overall accesses
< system.cpu.icache.overall_miss_rate::total 0.000048 # miss rate for overall accesses
< system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 73417.992388 # average ReadReq miss latency
< system.cpu.icache.ReadReq_avg_miss_latency::total 73417.992388 # average ReadReq miss latency
< system.cpu.icache.demand_avg_miss_latency::cpu.inst 73417.992388 # average overall miss latency
< system.cpu.icache.demand_avg_miss_latency::total 73417.992388 # average overall miss latency
< system.cpu.icache.overall_avg_miss_latency::cpu.inst 73417.992388 # average overall miss latency
< system.cpu.icache.overall_avg_miss_latency::total 73417.992388 # average overall miss latency
< system.cpu.icache.blocked_cycles::no_mshrs 515 # number of cycles access was blocked
---
> system.cpu.icache.tags.occ_blocks::cpu.inst 875.979350 # Average occupied blocks per requestor
> system.cpu.icache.tags.occ_percent::cpu.inst 0.427724 # Average percentage of cache occupancy
> system.cpu.icache.tags.occ_percent::total 0.427724 # Average percentage of cache occupancy
> system.cpu.icache.tags.occ_task_id_blocks::1024 1026 # Occupied blocks per task id
> system.cpu.icache.tags.age_task_id_blocks_1024::0 48 # Occupied blocks per task id
> system.cpu.icache.tags.age_task_id_blocks_1024::2 29 # Occupied blocks per task id
> system.cpu.icache.tags.age_task_id_blocks_1024::3 35 # Occupied blocks per task id
> system.cpu.icache.tags.age_task_id_blocks_1024::4 914 # Occupied blocks per task id
> system.cpu.icache.tags.occ_task_id_percent::1024 0.500977 # Percentage of cache occupancy per task id
> system.cpu.icache.tags.tag_accesses 59486235 # Number of tag accesses
> system.cpu.icache.tags.data_accesses 59486235 # Number of data accesses
> system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 65553895500 # Cumulative time (in ticks) in various power states
> system.cpu.icache.ReadReq_hits::cpu.inst 29741086 # number of ReadReq hits
> system.cpu.icache.ReadReq_hits::total 29741086 # number of ReadReq hits
> system.cpu.icache.demand_hits::cpu.inst 29741086 # number of demand (read+write) hits
> system.cpu.icache.demand_hits::total 29741086 # number of demand (read+write) hits
> system.cpu.icache.overall_hits::cpu.inst 29741086 # number of overall hits
> system.cpu.icache.overall_hits::total 29741086 # number of overall hits
> system.cpu.icache.ReadReq_misses::cpu.inst 1473 # number of ReadReq misses
> system.cpu.icache.ReadReq_misses::total 1473 # number of ReadReq misses
> system.cpu.icache.demand_misses::cpu.inst 1473 # number of demand (read+write) misses
> system.cpu.icache.demand_misses::total 1473 # number of demand (read+write) misses
> system.cpu.icache.overall_misses::cpu.inst 1473 # number of overall misses
> system.cpu.icache.overall_misses::total 1473 # number of overall misses
> system.cpu.icache.ReadReq_miss_latency::cpu.inst 110309999 # number of ReadReq miss cycles
> system.cpu.icache.ReadReq_miss_latency::total 110309999 # number of ReadReq miss cycles
> system.cpu.icache.demand_miss_latency::cpu.inst 110309999 # number of demand (read+write) miss cycles
> system.cpu.icache.demand_miss_latency::total 110309999 # number of demand (read+write) miss cycles
> system.cpu.icache.overall_miss_latency::cpu.inst 110309999 # number of overall miss cycles
> system.cpu.icache.overall_miss_latency::total 110309999 # number of overall miss cycles
> system.cpu.icache.ReadReq_accesses::cpu.inst 29742559 # number of ReadReq accesses(hits+misses)
> system.cpu.icache.ReadReq_accesses::total 29742559 # number of ReadReq accesses(hits+misses)
> system.cpu.icache.demand_accesses::cpu.inst 29742559 # number of demand (read+write) accesses
> system.cpu.icache.demand_accesses::total 29742559 # number of demand (read+write) accesses
> system.cpu.icache.overall_accesses::cpu.inst 29742559 # number of overall (read+write) accesses
> system.cpu.icache.overall_accesses::total 29742559 # number of overall (read+write) accesses
> system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000050 # miss rate for ReadReq accesses
> system.cpu.icache.ReadReq_miss_rate::total 0.000050 # miss rate for ReadReq accesses
> system.cpu.icache.demand_miss_rate::cpu.inst 0.000050 # miss rate for demand accesses
> system.cpu.icache.demand_miss_rate::total 0.000050 # miss rate for demand accesses
> system.cpu.icache.overall_miss_rate::cpu.inst 0.000050 # miss rate for overall accesses
> system.cpu.icache.overall_miss_rate::total 0.000050 # miss rate for overall accesses
> system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 74887.983028 # average ReadReq miss latency
> system.cpu.icache.ReadReq_avg_miss_latency::total 74887.983028 # average ReadReq miss latency
> system.cpu.icache.demand_avg_miss_latency::cpu.inst 74887.983028 # average overall miss latency
> system.cpu.icache.demand_avg_miss_latency::total 74887.983028 # average overall miss latency
> system.cpu.icache.overall_avg_miss_latency::cpu.inst 74887.983028 # average overall miss latency
> system.cpu.icache.overall_avg_miss_latency::total 74887.983028 # average overall miss latency
> system.cpu.icache.blocked_cycles::no_mshrs 1013 # number of cycles access was blocked
763c761
< system.cpu.icache.blocked::no_mshrs 11 # number of cycles access was blocked
---
> system.cpu.icache.blocked::no_mshrs 13 # number of cycles access was blocked
765c763
< system.cpu.icache.avg_blocked_cycles::no_mshrs 46.818182 # average number of cycles each access was blocked
---
> system.cpu.icache.avg_blocked_cycles::no_mshrs 77.923077 # average number of cycles each access was blocked
767,804c765,802
< system.cpu.icache.writebacks::writebacks 93 # number of writebacks
< system.cpu.icache.writebacks::total 93 # number of writebacks
< system.cpu.icache.ReadReq_mshr_hits::cpu.inst 332 # number of ReadReq MSHR hits
< system.cpu.icache.ReadReq_mshr_hits::total 332 # number of ReadReq MSHR hits
< system.cpu.icache.demand_mshr_hits::cpu.inst 332 # number of demand (read+write) MSHR hits
< system.cpu.icache.demand_mshr_hits::total 332 # number of demand (read+write) MSHR hits
< system.cpu.icache.overall_mshr_hits::cpu.inst 332 # number of overall MSHR hits
< system.cpu.icache.overall_mshr_hits::total 332 # number of overall MSHR hits
< system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1113 # number of ReadReq MSHR misses
< system.cpu.icache.ReadReq_mshr_misses::total 1113 # number of ReadReq MSHR misses
< system.cpu.icache.demand_mshr_misses::cpu.inst 1113 # number of demand (read+write) MSHR misses
< system.cpu.icache.demand_mshr_misses::total 1113 # number of demand (read+write) MSHR misses
< system.cpu.icache.overall_mshr_misses::cpu.inst 1113 # number of overall MSHR misses
< system.cpu.icache.overall_mshr_misses::total 1113 # number of overall MSHR misses
< system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 84684499 # number of ReadReq MSHR miss cycles
< system.cpu.icache.ReadReq_mshr_miss_latency::total 84684499 # number of ReadReq MSHR miss cycles
< system.cpu.icache.demand_mshr_miss_latency::cpu.inst 84684499 # number of demand (read+write) MSHR miss cycles
< system.cpu.icache.demand_mshr_miss_latency::total 84684499 # number of demand (read+write) MSHR miss cycles
< system.cpu.icache.overall_mshr_miss_latency::cpu.inst 84684499 # number of overall MSHR miss cycles
< system.cpu.icache.overall_mshr_miss_latency::total 84684499 # number of overall MSHR miss cycles
< system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000037 # mshr miss rate for ReadReq accesses
< system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000037 # mshr miss rate for ReadReq accesses
< system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000037 # mshr miss rate for demand accesses
< system.cpu.icache.demand_mshr_miss_rate::total 0.000037 # mshr miss rate for demand accesses
< system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000037 # mshr miss rate for overall accesses
< system.cpu.icache.overall_mshr_miss_rate::total 0.000037 # mshr miss rate for overall accesses
< system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 76086.701707 # average ReadReq mshr miss latency
< system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76086.701707 # average ReadReq mshr miss latency
< system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 76086.701707 # average overall mshr miss latency
< system.cpu.icache.demand_avg_mshr_miss_latency::total 76086.701707 # average overall mshr miss latency
< system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 76086.701707 # average overall mshr miss latency
< system.cpu.icache.overall_avg_mshr_miss_latency::total 76086.701707 # average overall mshr miss latency
< system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 65986743500 # Cumulative time (in ticks) in various power states
< system.cpu.l2cache.tags.replacements 650 # number of replacements
< system.cpu.l2cache.tags.tagsinuse 20606.403574 # Cycle average of tags in use
< system.cpu.l2cache.tags.total_refs 4037654 # Total number of references to valid blocks.
< system.cpu.l2cache.tags.sampled_refs 30622 # Sample count of references to valid blocks.
< system.cpu.l2cache.tags.avg_refs 131.854680 # Average number of references to valid blocks.
---
> system.cpu.icache.writebacks::writebacks 91 # number of writebacks
> system.cpu.icache.writebacks::total 91 # number of writebacks
> system.cpu.icache.ReadReq_mshr_hits::cpu.inst 356 # number of ReadReq MSHR hits
> system.cpu.icache.ReadReq_mshr_hits::total 356 # number of ReadReq MSHR hits
> system.cpu.icache.demand_mshr_hits::cpu.inst 356 # number of demand (read+write) MSHR hits
> system.cpu.icache.demand_mshr_hits::total 356 # number of demand (read+write) MSHR hits
> system.cpu.icache.overall_mshr_hits::cpu.inst 356 # number of overall MSHR hits
> system.cpu.icache.overall_mshr_hits::total 356 # number of overall MSHR hits
> system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1117 # number of ReadReq MSHR misses
> system.cpu.icache.ReadReq_mshr_misses::total 1117 # number of ReadReq MSHR misses
> system.cpu.icache.demand_mshr_misses::cpu.inst 1117 # number of demand (read+write) MSHR misses
> system.cpu.icache.demand_mshr_misses::total 1117 # number of demand (read+write) MSHR misses
> system.cpu.icache.overall_mshr_misses::cpu.inst 1117 # number of overall MSHR misses
> system.cpu.icache.overall_mshr_misses::total 1117 # number of overall MSHR misses
> system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 86959999 # number of ReadReq MSHR miss cycles
> system.cpu.icache.ReadReq_mshr_miss_latency::total 86959999 # number of ReadReq MSHR miss cycles
> system.cpu.icache.demand_mshr_miss_latency::cpu.inst 86959999 # number of demand (read+write) MSHR miss cycles
> system.cpu.icache.demand_mshr_miss_latency::total 86959999 # number of demand (read+write) MSHR miss cycles
> system.cpu.icache.overall_mshr_miss_latency::cpu.inst 86959999 # number of overall MSHR miss cycles
> system.cpu.icache.overall_mshr_miss_latency::total 86959999 # number of overall MSHR miss cycles
> system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000038 # mshr miss rate for ReadReq accesses
> system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000038 # mshr miss rate for ReadReq accesses
> system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000038 # mshr miss rate for demand accesses
> system.cpu.icache.demand_mshr_miss_rate::total 0.000038 # mshr miss rate for demand accesses
> system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000038 # mshr miss rate for overall accesses
> system.cpu.icache.overall_mshr_miss_rate::total 0.000038 # mshr miss rate for overall accesses
> system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 77851.386750 # average ReadReq mshr miss latency
> system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77851.386750 # average ReadReq mshr miss latency
> system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 77851.386750 # average overall mshr miss latency
> system.cpu.icache.demand_avg_mshr_miss_latency::total 77851.386750 # average overall mshr miss latency
> system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 77851.386750 # average overall mshr miss latency
> system.cpu.icache.overall_avg_mshr_miss_latency::total 77851.386750 # average overall mshr miss latency
> system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 65553895500 # Cumulative time (in ticks) in various power states
> system.cpu.l2cache.tags.replacements 663 # number of replacements
> system.cpu.l2cache.tags.tagsinuse 21665.639104 # Cycle average of tags in use
> system.cpu.l2cache.tags.total_refs 4121840 # Total number of references to valid blocks.
> system.cpu.l2cache.tags.sampled_refs 30651 # Sample count of references to valid blocks.
> system.cpu.l2cache.tags.avg_refs 134.476526 # Average number of references to valid blocks.
806,902c804,900
< system.cpu.l2cache.tags.occ_blocks::writebacks 19620.454834 # Average occupied blocks per requestor
< system.cpu.l2cache.tags.occ_blocks::cpu.inst 710.830105 # Average occupied blocks per requestor
< system.cpu.l2cache.tags.occ_blocks::cpu.data 275.118635 # Average occupied blocks per requestor
< system.cpu.l2cache.tags.occ_percent::writebacks 0.598769 # Average percentage of cache occupancy
< system.cpu.l2cache.tags.occ_percent::cpu.inst 0.021693 # Average percentage of cache occupancy
< system.cpu.l2cache.tags.occ_percent::cpu.data 0.008396 # Average percentage of cache occupancy
< system.cpu.l2cache.tags.occ_percent::total 0.628858 # Average percentage of cache occupancy
< system.cpu.l2cache.tags.occ_task_id_blocks::1024 29972 # Occupied blocks per task id
< system.cpu.l2cache.tags.age_task_id_blocks_1024::0 63 # Occupied blocks per task id
< system.cpu.l2cache.tags.age_task_id_blocks_1024::1 58 # Occupied blocks per task id
< system.cpu.l2cache.tags.age_task_id_blocks_1024::2 833 # Occupied blocks per task id
< system.cpu.l2cache.tags.age_task_id_blocks_1024::3 1405 # Occupied blocks per task id
< system.cpu.l2cache.tags.age_task_id_blocks_1024::4 27613 # Occupied blocks per task id
< system.cpu.l2cache.tags.occ_task_id_percent::1024 0.914673 # Percentage of cache occupancy per task id
< system.cpu.l2cache.tags.tag_accesses 33330894 # Number of tag accesses
< system.cpu.l2cache.tags.data_accesses 33330894 # Number of data accesses
< system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 65986743500 # Cumulative time (in ticks) in various power states
< system.cpu.l2cache.WritebackDirty_hits::writebacks 2066969 # number of WritebackDirty hits
< system.cpu.l2cache.WritebackDirty_hits::total 2066969 # number of WritebackDirty hits
< system.cpu.l2cache.WritebackClean_hits::writebacks 93 # number of WritebackClean hits
< system.cpu.l2cache.WritebackClean_hits::total 93 # number of WritebackClean hits
< system.cpu.l2cache.ReadExReq_hits::cpu.data 52906 # number of ReadExReq hits
< system.cpu.l2cache.ReadExReq_hits::total 52906 # number of ReadExReq hits
< system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 28 # number of ReadCleanReq hits
< system.cpu.l2cache.ReadCleanReq_hits::total 28 # number of ReadCleanReq hits
< system.cpu.l2cache.ReadSharedReq_hits::cpu.data 1995161 # number of ReadSharedReq hits
< system.cpu.l2cache.ReadSharedReq_hits::total 1995161 # number of ReadSharedReq hits
< system.cpu.l2cache.demand_hits::cpu.inst 28 # number of demand (read+write) hits
< system.cpu.l2cache.demand_hits::cpu.data 2048067 # number of demand (read+write) hits
< system.cpu.l2cache.demand_hits::total 2048095 # number of demand (read+write) hits
< system.cpu.l2cache.overall_hits::cpu.inst 28 # number of overall hits
< system.cpu.l2cache.overall_hits::cpu.data 2048067 # number of overall hits
< system.cpu.l2cache.overall_hits::total 2048095 # number of overall hits
< system.cpu.l2cache.ReadExReq_misses::cpu.data 28982 # number of ReadExReq misses
< system.cpu.l2cache.ReadExReq_misses::total 28982 # number of ReadExReq misses
< system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 1085 # number of ReadCleanReq misses
< system.cpu.l2cache.ReadCleanReq_misses::total 1085 # number of ReadCleanReq misses
< system.cpu.l2cache.ReadSharedReq_misses::cpu.data 555 # number of ReadSharedReq misses
< system.cpu.l2cache.ReadSharedReq_misses::total 555 # number of ReadSharedReq misses
< system.cpu.l2cache.demand_misses::cpu.inst 1085 # number of demand (read+write) misses
< system.cpu.l2cache.demand_misses::cpu.data 29537 # number of demand (read+write) misses
< system.cpu.l2cache.demand_misses::total 30622 # number of demand (read+write) misses
< system.cpu.l2cache.overall_misses::cpu.inst 1085 # number of overall misses
< system.cpu.l2cache.overall_misses::cpu.data 29537 # number of overall misses
< system.cpu.l2cache.overall_misses::total 30622 # number of overall misses
< system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2117059500 # number of ReadExReq miss cycles
< system.cpu.l2cache.ReadExReq_miss_latency::total 2117059500 # number of ReadExReq miss cycles
< system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 82707500 # number of ReadCleanReq miss cycles
< system.cpu.l2cache.ReadCleanReq_miss_latency::total 82707500 # number of ReadCleanReq miss cycles
< system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 43407000 # number of ReadSharedReq miss cycles
< system.cpu.l2cache.ReadSharedReq_miss_latency::total 43407000 # number of ReadSharedReq miss cycles
< system.cpu.l2cache.demand_miss_latency::cpu.inst 82707500 # number of demand (read+write) miss cycles
< system.cpu.l2cache.demand_miss_latency::cpu.data 2160466500 # number of demand (read+write) miss cycles
< system.cpu.l2cache.demand_miss_latency::total 2243174000 # number of demand (read+write) miss cycles
< system.cpu.l2cache.overall_miss_latency::cpu.inst 82707500 # number of overall miss cycles
< system.cpu.l2cache.overall_miss_latency::cpu.data 2160466500 # number of overall miss cycles
< system.cpu.l2cache.overall_miss_latency::total 2243174000 # number of overall miss cycles
< system.cpu.l2cache.WritebackDirty_accesses::writebacks 2066969 # number of WritebackDirty accesses(hits+misses)
< system.cpu.l2cache.WritebackDirty_accesses::total 2066969 # number of WritebackDirty accesses(hits+misses)
< system.cpu.l2cache.WritebackClean_accesses::writebacks 93 # number of WritebackClean accesses(hits+misses)
< system.cpu.l2cache.WritebackClean_accesses::total 93 # number of WritebackClean accesses(hits+misses)
< system.cpu.l2cache.ReadExReq_accesses::cpu.data 81888 # number of ReadExReq accesses(hits+misses)
< system.cpu.l2cache.ReadExReq_accesses::total 81888 # number of ReadExReq accesses(hits+misses)
< system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 1113 # number of ReadCleanReq accesses(hits+misses)
< system.cpu.l2cache.ReadCleanReq_accesses::total 1113 # number of ReadCleanReq accesses(hits+misses)
< system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 1995716 # number of ReadSharedReq accesses(hits+misses)
< system.cpu.l2cache.ReadSharedReq_accesses::total 1995716 # number of ReadSharedReq accesses(hits+misses)
< system.cpu.l2cache.demand_accesses::cpu.inst 1113 # number of demand (read+write) accesses
< system.cpu.l2cache.demand_accesses::cpu.data 2077604 # number of demand (read+write) accesses
< system.cpu.l2cache.demand_accesses::total 2078717 # number of demand (read+write) accesses
< system.cpu.l2cache.overall_accesses::cpu.inst 1113 # number of overall (read+write) accesses
< system.cpu.l2cache.overall_accesses::cpu.data 2077604 # number of overall (read+write) accesses
< system.cpu.l2cache.overall_accesses::total 2078717 # number of overall (read+write) accesses
< system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.353922 # miss rate for ReadExReq accesses
< system.cpu.l2cache.ReadExReq_miss_rate::total 0.353922 # miss rate for ReadExReq accesses
< system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.974843 # miss rate for ReadCleanReq accesses
< system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.974843 # miss rate for ReadCleanReq accesses
< system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.000278 # miss rate for ReadSharedReq accesses
< system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.000278 # miss rate for ReadSharedReq accesses
< system.cpu.l2cache.demand_miss_rate::cpu.inst 0.974843 # miss rate for demand accesses
< system.cpu.l2cache.demand_miss_rate::cpu.data 0.014217 # miss rate for demand accesses
< system.cpu.l2cache.demand_miss_rate::total 0.014731 # miss rate for demand accesses
< system.cpu.l2cache.overall_miss_rate::cpu.inst 0.974843 # miss rate for overall accesses
< system.cpu.l2cache.overall_miss_rate::cpu.data 0.014217 # miss rate for overall accesses
< system.cpu.l2cache.overall_miss_rate::total 0.014731 # miss rate for overall accesses
< system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 73047.391484 # average ReadExReq miss latency
< system.cpu.l2cache.ReadExReq_avg_miss_latency::total 73047.391484 # average ReadExReq miss latency
< system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 76228.110599 # average ReadCleanReq miss latency
< system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 76228.110599 # average ReadCleanReq miss latency
< system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 78210.810811 # average ReadSharedReq miss latency
< system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 78210.810811 # average ReadSharedReq miss latency
< system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 76228.110599 # average overall miss latency
< system.cpu.l2cache.demand_avg_miss_latency::cpu.data 73144.412093 # average overall miss latency
< system.cpu.l2cache.demand_avg_miss_latency::total 73253.673829 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 76228.110599 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::cpu.data 73144.412093 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::total 73253.673829 # average overall miss latency
---
> system.cpu.l2cache.tags.occ_blocks::writebacks 2.943755 # Average occupied blocks per requestor
> system.cpu.l2cache.tags.occ_blocks::cpu.inst 711.855926 # Average occupied blocks per requestor
> system.cpu.l2cache.tags.occ_blocks::cpu.data 20950.839423 # Average occupied blocks per requestor
> system.cpu.l2cache.tags.occ_percent::writebacks 0.000090 # Average percentage of cache occupancy
> system.cpu.l2cache.tags.occ_percent::cpu.inst 0.021724 # Average percentage of cache occupancy
> system.cpu.l2cache.tags.occ_percent::cpu.data 0.639369 # Average percentage of cache occupancy
> system.cpu.l2cache.tags.occ_percent::total 0.661183 # Average percentage of cache occupancy
> system.cpu.l2cache.tags.occ_task_id_blocks::1024 29988 # Occupied blocks per task id
> system.cpu.l2cache.tags.age_task_id_blocks_1024::0 59 # Occupied blocks per task id
> system.cpu.l2cache.tags.age_task_id_blocks_1024::1 57 # Occupied blocks per task id
> system.cpu.l2cache.tags.age_task_id_blocks_1024::2 166 # Occupied blocks per task id
> system.cpu.l2cache.tags.age_task_id_blocks_1024::3 56 # Occupied blocks per task id
> system.cpu.l2cache.tags.age_task_id_blocks_1024::4 29650 # Occupied blocks per task id
> system.cpu.l2cache.tags.occ_task_id_percent::1024 0.915161 # Percentage of cache occupancy per task id
> system.cpu.l2cache.tags.tag_accesses 33250579 # Number of tag accesses
> system.cpu.l2cache.tags.data_accesses 33250579 # Number of data accesses
> system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 65553895500 # Cumulative time (in ticks) in various power states
> system.cpu.l2cache.WritebackDirty_hits::writebacks 2067196 # number of WritebackDirty hits
> system.cpu.l2cache.WritebackDirty_hits::total 2067196 # number of WritebackDirty hits
> system.cpu.l2cache.WritebackClean_hits::writebacks 91 # number of WritebackClean hits
> system.cpu.l2cache.WritebackClean_hits::total 91 # number of WritebackClean hits
> system.cpu.l2cache.ReadExReq_hits::cpu.data 52900 # number of ReadExReq hits
> system.cpu.l2cache.ReadExReq_hits::total 52900 # number of ReadExReq hits
> system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 29 # number of ReadCleanReq hits
> system.cpu.l2cache.ReadCleanReq_hits::total 29 # number of ReadCleanReq hits
> system.cpu.l2cache.ReadSharedReq_hits::cpu.data 1995251 # number of ReadSharedReq hits
> system.cpu.l2cache.ReadSharedReq_hits::total 1995251 # number of ReadSharedReq hits
> system.cpu.l2cache.demand_hits::cpu.inst 29 # number of demand (read+write) hits
> system.cpu.l2cache.demand_hits::cpu.data 2048151 # number of demand (read+write) hits
> system.cpu.l2cache.demand_hits::total 2048180 # number of demand (read+write) hits
> system.cpu.l2cache.overall_hits::cpu.inst 29 # number of overall hits
> system.cpu.l2cache.overall_hits::cpu.data 2048151 # number of overall hits
> system.cpu.l2cache.overall_hits::total 2048180 # number of overall hits
> system.cpu.l2cache.ReadExReq_misses::cpu.data 28989 # number of ReadExReq misses
> system.cpu.l2cache.ReadExReq_misses::total 28989 # number of ReadExReq misses
> system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 1088 # number of ReadCleanReq misses
> system.cpu.l2cache.ReadCleanReq_misses::total 1088 # number of ReadCleanReq misses
> system.cpu.l2cache.ReadSharedReq_misses::cpu.data 557 # number of ReadSharedReq misses
> system.cpu.l2cache.ReadSharedReq_misses::total 557 # number of ReadSharedReq misses
> system.cpu.l2cache.demand_misses::cpu.inst 1088 # number of demand (read+write) misses
> system.cpu.l2cache.demand_misses::cpu.data 29546 # number of demand (read+write) misses
> system.cpu.l2cache.demand_misses::total 30634 # number of demand (read+write) misses
> system.cpu.l2cache.overall_misses::cpu.inst 1088 # number of overall misses
> system.cpu.l2cache.overall_misses::cpu.data 29546 # number of overall misses
> system.cpu.l2cache.overall_misses::total 30634 # number of overall misses
> system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2146396500 # number of ReadExReq miss cycles
> system.cpu.l2cache.ReadExReq_miss_latency::total 2146396500 # number of ReadExReq miss cycles
> system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 84962000 # number of ReadCleanReq miss cycles
> system.cpu.l2cache.ReadCleanReq_miss_latency::total 84962000 # number of ReadCleanReq miss cycles
> system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 42143000 # number of ReadSharedReq miss cycles
> system.cpu.l2cache.ReadSharedReq_miss_latency::total 42143000 # number of ReadSharedReq miss cycles
> system.cpu.l2cache.demand_miss_latency::cpu.inst 84962000 # number of demand (read+write) miss cycles
> system.cpu.l2cache.demand_miss_latency::cpu.data 2188539500 # number of demand (read+write) miss cycles
> system.cpu.l2cache.demand_miss_latency::total 2273501500 # number of demand (read+write) miss cycles
> system.cpu.l2cache.overall_miss_latency::cpu.inst 84962000 # number of overall miss cycles
> system.cpu.l2cache.overall_miss_latency::cpu.data 2188539500 # number of overall miss cycles
> system.cpu.l2cache.overall_miss_latency::total 2273501500 # number of overall miss cycles
> system.cpu.l2cache.WritebackDirty_accesses::writebacks 2067196 # number of WritebackDirty accesses(hits+misses)
> system.cpu.l2cache.WritebackDirty_accesses::total 2067196 # number of WritebackDirty accesses(hits+misses)
> system.cpu.l2cache.WritebackClean_accesses::writebacks 91 # number of WritebackClean accesses(hits+misses)
> system.cpu.l2cache.WritebackClean_accesses::total 91 # number of WritebackClean accesses(hits+misses)
> system.cpu.l2cache.ReadExReq_accesses::cpu.data 81889 # number of ReadExReq accesses(hits+misses)
> system.cpu.l2cache.ReadExReq_accesses::total 81889 # number of ReadExReq accesses(hits+misses)
> system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 1117 # number of ReadCleanReq accesses(hits+misses)
> system.cpu.l2cache.ReadCleanReq_accesses::total 1117 # number of ReadCleanReq accesses(hits+misses)
> system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 1995808 # number of ReadSharedReq accesses(hits+misses)
> system.cpu.l2cache.ReadSharedReq_accesses::total 1995808 # number of ReadSharedReq accesses(hits+misses)
> system.cpu.l2cache.demand_accesses::cpu.inst 1117 # number of demand (read+write) accesses
> system.cpu.l2cache.demand_accesses::cpu.data 2077697 # number of demand (read+write) accesses
> system.cpu.l2cache.demand_accesses::total 2078814 # number of demand (read+write) accesses
> system.cpu.l2cache.overall_accesses::cpu.inst 1117 # number of overall (read+write) accesses
> system.cpu.l2cache.overall_accesses::cpu.data 2077697 # number of overall (read+write) accesses
> system.cpu.l2cache.overall_accesses::total 2078814 # number of overall (read+write) accesses
> system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.354004 # miss rate for ReadExReq accesses
> system.cpu.l2cache.ReadExReq_miss_rate::total 0.354004 # miss rate for ReadExReq accesses
> system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.974038 # miss rate for ReadCleanReq accesses
> system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.974038 # miss rate for ReadCleanReq accesses
> system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.000279 # miss rate for ReadSharedReq accesses
> system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.000279 # miss rate for ReadSharedReq accesses
> system.cpu.l2cache.demand_miss_rate::cpu.inst 0.974038 # miss rate for demand accesses
> system.cpu.l2cache.demand_miss_rate::cpu.data 0.014221 # miss rate for demand accesses
> system.cpu.l2cache.demand_miss_rate::total 0.014736 # miss rate for demand accesses
> system.cpu.l2cache.overall_miss_rate::cpu.inst 0.974038 # miss rate for overall accesses
> system.cpu.l2cache.overall_miss_rate::cpu.data 0.014221 # miss rate for overall accesses
> system.cpu.l2cache.overall_miss_rate::total 0.014736 # miss rate for overall accesses
> system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 74041.757218 # average ReadExReq miss latency
> system.cpu.l2cache.ReadExReq_avg_miss_latency::total 74041.757218 # average ReadExReq miss latency
> system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 78090.073529 # average ReadCleanReq miss latency
> system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 78090.073529 # average ReadCleanReq miss latency
> system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 75660.682226 # average ReadSharedReq miss latency
> system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 75660.682226 # average ReadSharedReq miss latency
> system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 78090.073529 # average overall miss latency
> system.cpu.l2cache.demand_avg_miss_latency::cpu.data 74072.277127 # average overall miss latency
> system.cpu.l2cache.demand_avg_miss_latency::total 74214.973559 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 78090.073529 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::cpu.data 74072.277127 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::total 74214.973559 # average overall miss latency
911,963c909,961
< system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 28982 # number of ReadExReq MSHR misses
< system.cpu.l2cache.ReadExReq_mshr_misses::total 28982 # number of ReadExReq MSHR misses
< system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 1085 # number of ReadCleanReq MSHR misses
< system.cpu.l2cache.ReadCleanReq_mshr_misses::total 1085 # number of ReadCleanReq MSHR misses
< system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 555 # number of ReadSharedReq MSHR misses
< system.cpu.l2cache.ReadSharedReq_mshr_misses::total 555 # number of ReadSharedReq MSHR misses
< system.cpu.l2cache.demand_mshr_misses::cpu.inst 1085 # number of demand (read+write) MSHR misses
< system.cpu.l2cache.demand_mshr_misses::cpu.data 29537 # number of demand (read+write) MSHR misses
< system.cpu.l2cache.demand_mshr_misses::total 30622 # number of demand (read+write) MSHR misses
< system.cpu.l2cache.overall_mshr_misses::cpu.inst 1085 # number of overall MSHR misses
< system.cpu.l2cache.overall_mshr_misses::cpu.data 29537 # number of overall MSHR misses
< system.cpu.l2cache.overall_mshr_misses::total 30622 # number of overall MSHR misses
< system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 1827239500 # number of ReadExReq MSHR miss cycles
< system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 1827239500 # number of ReadExReq MSHR miss cycles
< system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 71857500 # number of ReadCleanReq MSHR miss cycles
< system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 71857500 # number of ReadCleanReq MSHR miss cycles
< system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 37857000 # number of ReadSharedReq MSHR miss cycles
< system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 37857000 # number of ReadSharedReq MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 71857500 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 1865096500 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::total 1936954000 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 71857500 # number of overall MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 1865096500 # number of overall MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::total 1936954000 # number of overall MSHR miss cycles
< system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.353922 # mshr miss rate for ReadExReq accesses
< system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.353922 # mshr miss rate for ReadExReq accesses
< system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.974843 # mshr miss rate for ReadCleanReq accesses
< system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.974843 # mshr miss rate for ReadCleanReq accesses
< system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.000278 # mshr miss rate for ReadSharedReq accesses
< system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.000278 # mshr miss rate for ReadSharedReq accesses
< system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.974843 # mshr miss rate for demand accesses
< system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.014217 # mshr miss rate for demand accesses
< system.cpu.l2cache.demand_mshr_miss_rate::total 0.014731 # mshr miss rate for demand accesses
< system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.974843 # mshr miss rate for overall accesses
< system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.014217 # mshr miss rate for overall accesses
< system.cpu.l2cache.overall_mshr_miss_rate::total 0.014731 # mshr miss rate for overall accesses
< system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 63047.391484 # average ReadExReq mshr miss latency
< system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 63047.391484 # average ReadExReq mshr miss latency
< system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66228.110599 # average ReadCleanReq mshr miss latency
< system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 66228.110599 # average ReadCleanReq mshr miss latency
< system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 68210.810811 # average ReadSharedReq mshr miss latency
< system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 68210.810811 # average ReadSharedReq mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 66228.110599 # average overall mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 63144.412093 # average overall mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::total 63253.673829 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 66228.110599 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 63144.412093 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::total 63253.673829 # average overall mshr miss latency
< system.cpu.toL2Bus.snoop_filter.tot_requests 4152318 # Total number of requests made to the snoop filter.
< system.cpu.toL2Bus.snoop_filter.hit_single_requests 2073604 # Number of requests hitting in the snoop filter with a single holder of the requested data.
< system.cpu.toL2Bus.snoop_filter.hit_multi_requests 20 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
< system.cpu.toL2Bus.snoop_filter.tot_snoops 325 # Total number of snoops made to the snoop filter.
< system.cpu.toL2Bus.snoop_filter.hit_single_snoops 325 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
---
> system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 28989 # number of ReadExReq MSHR misses
> system.cpu.l2cache.ReadExReq_mshr_misses::total 28989 # number of ReadExReq MSHR misses
> system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 1088 # number of ReadCleanReq MSHR misses
> system.cpu.l2cache.ReadCleanReq_mshr_misses::total 1088 # number of ReadCleanReq MSHR misses
> system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 557 # number of ReadSharedReq MSHR misses
> system.cpu.l2cache.ReadSharedReq_mshr_misses::total 557 # number of ReadSharedReq MSHR misses
> system.cpu.l2cache.demand_mshr_misses::cpu.inst 1088 # number of demand (read+write) MSHR misses
> system.cpu.l2cache.demand_mshr_misses::cpu.data 29546 # number of demand (read+write) MSHR misses
> system.cpu.l2cache.demand_mshr_misses::total 30634 # number of demand (read+write) MSHR misses
> system.cpu.l2cache.overall_mshr_misses::cpu.inst 1088 # number of overall MSHR misses
> system.cpu.l2cache.overall_mshr_misses::cpu.data 29546 # number of overall MSHR misses
> system.cpu.l2cache.overall_mshr_misses::total 30634 # number of overall MSHR misses
> system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 1856506500 # number of ReadExReq MSHR miss cycles
> system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 1856506500 # number of ReadExReq MSHR miss cycles
> system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 74082000 # number of ReadCleanReq MSHR miss cycles
> system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 74082000 # number of ReadCleanReq MSHR miss cycles
> system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 36573000 # number of ReadSharedReq MSHR miss cycles
> system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 36573000 # number of ReadSharedReq MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 74082000 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 1893079500 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::total 1967161500 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 74082000 # number of overall MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 1893079500 # number of overall MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::total 1967161500 # number of overall MSHR miss cycles
> system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.354004 # mshr miss rate for ReadExReq accesses
> system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.354004 # mshr miss rate for ReadExReq accesses
> system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.974038 # mshr miss rate for ReadCleanReq accesses
> system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.974038 # mshr miss rate for ReadCleanReq accesses
> system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.000279 # mshr miss rate for ReadSharedReq accesses
> system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.000279 # mshr miss rate for ReadSharedReq accesses
> system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.974038 # mshr miss rate for demand accesses
> system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.014221 # mshr miss rate for demand accesses
> system.cpu.l2cache.demand_mshr_miss_rate::total 0.014736 # mshr miss rate for demand accesses
> system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.974038 # mshr miss rate for overall accesses
> system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.014221 # mshr miss rate for overall accesses
> system.cpu.l2cache.overall_mshr_miss_rate::total 0.014736 # mshr miss rate for overall accesses
> system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 64041.757218 # average ReadExReq mshr miss latency
> system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 64041.757218 # average ReadExReq mshr miss latency
> system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 68090.073529 # average ReadCleanReq mshr miss latency
> system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 68090.073529 # average ReadCleanReq mshr miss latency
> system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 65660.682226 # average ReadSharedReq mshr miss latency
> system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 65660.682226 # average ReadSharedReq mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 68090.073529 # average overall mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 64072.277127 # average overall mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::total 64214.973559 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 68090.073529 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 64072.277127 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::total 64214.973559 # average overall mshr miss latency
> system.cpu.toL2Bus.snoop_filter.tot_requests 4152506 # Total number of requests made to the snoop filter.
> system.cpu.toL2Bus.snoop_filter.hit_single_requests 2073696 # Number of requests hitting in the snoop filter with a single holder of the requested data.
> system.cpu.toL2Bus.snoop_filter.hit_multi_requests 15 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
> system.cpu.toL2Bus.snoop_filter.tot_snoops 331 # Total number of snoops made to the snoop filter.
> system.cpu.toL2Bus.snoop_filter.hit_single_snoops 331 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
965,980c963,978
< system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 65986743500 # Cumulative time (in ticks) in various power states
< system.cpu.toL2Bus.trans_dist::ReadResp 1996829 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::WritebackDirty 2067249 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::WritebackClean 93 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::CleanEvict 6909 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::ReadExReq 81888 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::ReadExResp 81888 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::ReadCleanReq 1113 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::ReadSharedReq 1995716 # Transaction distribution
< system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2319 # Packet count per connected master and slave (bytes)
< system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 6228716 # Packet count per connected master and slave (bytes)
< system.cpu.toL2Bus.pkt_count::total 6231035 # Packet count per connected master and slave (bytes)
< system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 77184 # Cumulative packet size per connected master and slave (bytes)
< system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 265252672 # Cumulative packet size per connected master and slave (bytes)
< system.cpu.toL2Bus.pkt_size::total 265329856 # Cumulative packet size per connected master and slave (bytes)
< system.cpu.toL2Bus.snoops 650 # Total snoops (count)
---
> system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 65553895500 # Cumulative time (in ticks) in various power states
> system.cpu.toL2Bus.trans_dist::ReadResp 1996925 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::WritebackDirty 2067476 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::WritebackClean 91 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::CleanEvict 6788 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::ReadExReq 81889 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::ReadExResp 81889 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::ReadCleanReq 1117 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::ReadSharedReq 1995808 # Transaction distribution
> system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2325 # Packet count per connected master and slave (bytes)
> system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 6228995 # Packet count per connected master and slave (bytes)
> system.cpu.toL2Bus.pkt_count::total 6231320 # Packet count per connected master and slave (bytes)
> system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 77312 # Cumulative packet size per connected master and slave (bytes)
> system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 265273152 # Cumulative packet size per connected master and slave (bytes)
> system.cpu.toL2Bus.pkt_size::total 265350464 # Cumulative packet size per connected master and slave (bytes)
> system.cpu.toL2Bus.snoops 663 # Total snoops (count)
982,984c980,982
< system.cpu.toL2Bus.snoop_fanout::samples 2079367 # Request fanout histogram
< system.cpu.toL2Bus.snoop_fanout::mean 0.000167 # Request fanout histogram
< system.cpu.toL2Bus.snoop_fanout::stdev 0.012936 # Request fanout histogram
---
> system.cpu.toL2Bus.snoop_fanout::samples 2079477 # Request fanout histogram
> system.cpu.toL2Bus.snoop_fanout::mean 0.000168 # Request fanout histogram
> system.cpu.toL2Bus.snoop_fanout::stdev 0.012972 # Request fanout histogram
986,987c984,985
< system.cpu.toL2Bus.snoop_fanout::0 2079019 99.98% 99.98% # Request fanout histogram
< system.cpu.toL2Bus.snoop_fanout::1 348 0.02% 100.00% # Request fanout histogram
---
> system.cpu.toL2Bus.snoop_fanout::0 2079127 99.98% 99.98% # Request fanout histogram
> system.cpu.toL2Bus.snoop_fanout::1 350 0.02% 100.00% # Request fanout histogram
992,993c990,991
< system.cpu.toL2Bus.snoop_fanout::total 2079367 # Request fanout histogram
< system.cpu.toL2Bus.reqLayer0.occupancy 4143221000 # Layer occupancy (ticks)
---
> system.cpu.toL2Bus.snoop_fanout::total 2079477 # Request fanout histogram
> system.cpu.toL2Bus.reqLayer0.occupancy 4143540000 # Layer occupancy (ticks)
995c993
< system.cpu.toL2Bus.respLayer0.occupancy 1670997 # Layer occupancy (ticks)
---
> system.cpu.toL2Bus.respLayer0.occupancy 1675999 # Layer occupancy (ticks)
997,1000c995,1004
< system.cpu.toL2Bus.respLayer1.occupancy 3116406000 # Layer occupancy (ticks)
< system.cpu.toL2Bus.respLayer1.utilization 4.7 # Layer utilization (%)
< system.membus.pwrStateResidencyTicks::UNDEFINED 65986743500 # Cumulative time (in ticks) in various power states
< system.membus.trans_dist::ReadResp 1640 # Transaction distribution
---
> system.cpu.toL2Bus.respLayer1.occupancy 3116545500 # Layer occupancy (ticks)
> system.cpu.toL2Bus.respLayer1.utilization 4.8 # Layer utilization (%)
> system.membus.snoop_filter.tot_requests 30966 # Total number of requests made to the snoop filter.
> system.membus.snoop_filter.hit_single_requests 332 # Number of requests hitting in the snoop filter with a single holder of the requested data.
> system.membus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
> system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
> system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
> system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
> system.membus.pwrStateResidencyTicks::UNDEFINED 65553895500 # Cumulative time (in ticks) in various power states
> system.membus.trans_dist::ReadResp 1645 # Transaction distribution
1002,1011c1006,1015
< system.membus.trans_dist::CleanEvict 45 # Transaction distribution
< system.membus.trans_dist::ReadExReq 28982 # Transaction distribution
< system.membus.trans_dist::ReadExResp 28982 # Transaction distribution
< system.membus.trans_dist::ReadSharedReq 1640 # Transaction distribution
< system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 61569 # Packet count per connected master and slave (bytes)
< system.membus.pkt_count_system.cpu.l2cache.mem_side::total 61569 # Packet count per connected master and slave (bytes)
< system.membus.pkt_count::total 61569 # Packet count per connected master and slave (bytes)
< system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 1977728 # Cumulative packet size per connected master and slave (bytes)
< system.membus.pkt_size_system.cpu.l2cache.mem_side::total 1977728 # Cumulative packet size per connected master and slave (bytes)
< system.membus.pkt_size::total 1977728 # Cumulative packet size per connected master and slave (bytes)
---
> system.membus.trans_dist::CleanEvict 52 # Transaction distribution
> system.membus.trans_dist::ReadExReq 28989 # Transaction distribution
> system.membus.trans_dist::ReadExResp 28989 # Transaction distribution
> system.membus.trans_dist::ReadSharedReq 1645 # Transaction distribution
> system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 61600 # Packet count per connected master and slave (bytes)
> system.membus.pkt_count_system.cpu.l2cache.mem_side::total 61600 # Packet count per connected master and slave (bytes)
> system.membus.pkt_count::total 61600 # Packet count per connected master and slave (bytes)
> system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 1978496 # Cumulative packet size per connected master and slave (bytes)
> system.membus.pkt_size_system.cpu.l2cache.mem_side::total 1978496 # Cumulative packet size per connected master and slave (bytes)
> system.membus.pkt_size::total 1978496 # Cumulative packet size per connected master and slave (bytes)
1014c1018
< system.membus.snoop_fanout::samples 30947 # Request fanout histogram
---
> system.membus.snoop_fanout::samples 30634 # Request fanout histogram
1018c1022
< system.membus.snoop_fanout::0 30947 100.00% 100.00% # Request fanout histogram
---
> system.membus.snoop_fanout::0 30634 100.00% 100.00% # Request fanout histogram
1023,1024c1027,1028
< system.membus.snoop_fanout::total 30947 # Request fanout histogram
< system.membus.reqLayer0.occupancy 43483000 # Layer occupancy (ticks)
---
> system.membus.snoop_fanout::total 30634 # Request fanout histogram
> system.membus.reqLayer0.occupancy 43502500 # Layer occupancy (ticks)
1026c1030
< system.membus.respLayer1.occupancy 161384500 # Layer occupancy (ticks)
---
> system.membus.respLayer1.occupancy 161439750 # Layer occupancy (ticks)