| 1Redirecting stdout to build/SPARC/tests/opt/long/fs/80.solaris-boot/sparc/solaris/t1000-simple-atomic/simout
2Redirecting stderr to build/SPARC/tests/opt/long/fs/80.solaris-boot/sparc/solaris/t1000-simple-atomic/simerr
|
1gem5 Simulator System. http://gem5.org
2gem5 is copyrighted software; use the --copyright option for details.
3
| 3gem5 Simulator System. http://gem5.org
4gem5 is copyrighted software; use the --copyright option for details.
5
|
4gem5 compiled Jan 17 2016 20:30:24
5gem5 started Jan 17 2016 20:30:38
6gem5 executing on zizzer, pid 47389
7command line: build/SPARC/gem5.opt -d build/SPARC/tests/opt/long/fs/80.solaris-boot/sparc/solaris/t1000-simple-atomic -re /z/stever/hg/gem5/tests/run.py build/SPARC/tests/opt/long/fs/80.solaris-boot/sparc/solaris/t1000-simple-atomic
| 6gem5 compiled Apr 4 2017 00:40:32
7gem5 started Apr 4 2017 00:40:43
8gem5 executing on gabeblack-desktop.mtv.corp.google.com, pid 88259
9command line: /usr/local/google/home/gabeblack/gem5/gem5-public/build/SPARC/gem5.opt -d build/SPARC/tests/opt/long/fs/80.solaris-boot/sparc/solaris/t1000-simple-atomic -re /usr/local/google/home/gabeblack/gem5/gem5-public/tests/testing/../run.py long/fs/80.solaris-boot/sparc/solaris/t1000-simple-atomic
|
8
9Global frequency set at 2000000000 ticks per second
10info: No kernel set for full system simulation. Assuming you know what you're doing
11 0: system.t1000.htod: Real-time clock set to Thu Jan 1 00:00:00 2009
12
13 0: system.t1000.htod: Real-time clock set to 1230768000
14info: Entering event queue @ 0. Starting simulation...
15info: Ignoring write to SPARC ERROR regsiter
16info: Ignoring write to SPARC ERROR regsiter
17Exiting @ tick 4467555024 because m5_exit instruction encountered
| 10
11Global frequency set at 2000000000 ticks per second
12info: No kernel set for full system simulation. Assuming you know what you're doing
13 0: system.t1000.htod: Real-time clock set to Thu Jan 1 00:00:00 2009
14
15 0: system.t1000.htod: Real-time clock set to 1230768000
16info: Entering event queue @ 0. Starting simulation...
17info: Ignoring write to SPARC ERROR regsiter
18info: Ignoring write to SPARC ERROR regsiter
19Exiting @ tick 4467555024 because m5_exit instruction encountered
|