3,5c3,5
< sim_seconds 5.136797 # Number of seconds simulated
< sim_ticks 5136797077000 # Number of ticks simulated
< final_tick 5136797077000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
---
> sim_seconds 5.136818 # Number of seconds simulated
> sim_ticks 5136817990000 # Number of ticks simulated
> final_tick 5136817990000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
7,15c7,15
< host_inst_rate 59794 # Simulator instruction rate (inst/s)
< host_op_rate 118197 # Simulator op (including micro ops) rate (op/s)
< host_tick_rate 752889080 # Simulator tick rate (ticks/s)
< host_mem_usage 765888 # Number of bytes of host memory used
< host_seconds 6822.78 # Real time elapsed on the host
< sim_insts 407963976 # Number of instructions simulated
< sim_ops 806432115 # Number of ops (including micro ops) simulated
< system.physmem.bytes_read::pc.south_bridge.ide 2490112 # Number of bytes read from this memory
< system.physmem.bytes_read::cpu.dtb.walker 3136 # Number of bytes read from this memory
---
> host_inst_rate 178524 # Simulator instruction rate (inst/s)
> host_op_rate 352888 # Simulator op (including micro ops) rate (op/s)
> host_tick_rate 2247974016 # Simulator tick rate (ticks/s)
> host_mem_usage 798352 # Number of bytes of host memory used
> host_seconds 2285.09 # Real time elapsed on the host
> sim_insts 407944006 # Number of instructions simulated
> sim_ops 806380994 # Number of ops (including micro ops) simulated
> system.physmem.bytes_read::pc.south_bridge.ide 2472512 # Number of bytes read from this memory
> system.physmem.bytes_read::cpu.dtb.walker 3008 # Number of bytes read from this memory
17,25c17,25
< system.physmem.bytes_read::cpu.inst 1077440 # Number of bytes read from this memory
< system.physmem.bytes_read::cpu.data 10840448 # Number of bytes read from this memory
< system.physmem.bytes_read::total 14411520 # Number of bytes read from this memory
< system.physmem.bytes_inst_read::cpu.inst 1077440 # Number of instructions bytes read from this memory
< system.physmem.bytes_inst_read::total 1077440 # Number of instructions bytes read from this memory
< system.physmem.bytes_written::writebacks 9595008 # Number of bytes written to this memory
< system.physmem.bytes_written::total 9595008 # Number of bytes written to this memory
< system.physmem.num_reads::pc.south_bridge.ide 38908 # Number of read requests responded to by this memory
< system.physmem.num_reads::cpu.dtb.walker 49 # Number of read requests responded to by this memory
---
> system.physmem.bytes_read::cpu.inst 1073088 # Number of bytes read from this memory
> system.physmem.bytes_read::cpu.data 10819392 # Number of bytes read from this memory
> system.physmem.bytes_read::total 14368384 # Number of bytes read from this memory
> system.physmem.bytes_inst_read::cpu.inst 1073088 # Number of instructions bytes read from this memory
> system.physmem.bytes_inst_read::total 1073088 # Number of instructions bytes read from this memory
> system.physmem.bytes_written::writebacks 9566592 # Number of bytes written to this memory
> system.physmem.bytes_written::total 9566592 # Number of bytes written to this memory
> system.physmem.num_reads::pc.south_bridge.ide 38633 # Number of read requests responded to by this memory
> system.physmem.num_reads::cpu.dtb.walker 47 # Number of read requests responded to by this memory
27,33c27,33
< system.physmem.num_reads::cpu.inst 16835 # Number of read requests responded to by this memory
< system.physmem.num_reads::cpu.data 169382 # Number of read requests responded to by this memory
< system.physmem.num_reads::total 225180 # Number of read requests responded to by this memory
< system.physmem.num_writes::writebacks 149922 # Number of write requests responded to by this memory
< system.physmem.num_writes::total 149922 # Number of write requests responded to by this memory
< system.physmem.bw_read::pc.south_bridge.ide 484760 # Total read bandwidth from this memory (bytes/s)
< system.physmem.bw_read::cpu.dtb.walker 610 # Total read bandwidth from this memory (bytes/s)
---
> system.physmem.num_reads::cpu.inst 16767 # Number of read requests responded to by this memory
> system.physmem.num_reads::cpu.data 169053 # Number of read requests responded to by this memory
> system.physmem.num_reads::total 224506 # Number of read requests responded to by this memory
> system.physmem.num_writes::writebacks 149478 # Number of write requests responded to by this memory
> system.physmem.num_writes::total 149478 # Number of write requests responded to by this memory
> system.physmem.bw_read::pc.south_bridge.ide 481331 # Total read bandwidth from this memory (bytes/s)
> system.physmem.bw_read::cpu.dtb.walker 586 # Total read bandwidth from this memory (bytes/s)
35,44c35,44
< system.physmem.bw_read::cpu.inst 209749 # Total read bandwidth from this memory (bytes/s)
< system.physmem.bw_read::cpu.data 2110352 # Total read bandwidth from this memory (bytes/s)
< system.physmem.bw_read::total 2805546 # Total read bandwidth from this memory (bytes/s)
< system.physmem.bw_inst_read::cpu.inst 209749 # Instruction read bandwidth from this memory (bytes/s)
< system.physmem.bw_inst_read::total 209749 # Instruction read bandwidth from this memory (bytes/s)
< system.physmem.bw_write::writebacks 1867897 # Write bandwidth from this memory (bytes/s)
< system.physmem.bw_write::total 1867897 # Write bandwidth from this memory (bytes/s)
< system.physmem.bw_total::writebacks 1867897 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.bw_total::pc.south_bridge.ide 484760 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.bw_total::cpu.dtb.walker 610 # Total bandwidth to/from this memory (bytes/s)
---
> system.physmem.bw_read::cpu.inst 208901 # Total read bandwidth from this memory (bytes/s)
> system.physmem.bw_read::cpu.data 2106244 # Total read bandwidth from this memory (bytes/s)
> system.physmem.bw_read::total 2797137 # Total read bandwidth from this memory (bytes/s)
> system.physmem.bw_inst_read::cpu.inst 208901 # Instruction read bandwidth from this memory (bytes/s)
> system.physmem.bw_inst_read::total 208901 # Instruction read bandwidth from this memory (bytes/s)
> system.physmem.bw_write::writebacks 1862358 # Write bandwidth from this memory (bytes/s)
> system.physmem.bw_write::total 1862358 # Write bandwidth from this memory (bytes/s)
> system.physmem.bw_total::writebacks 1862358 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.bw_total::pc.south_bridge.ide 481331 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.bw_total::cpu.dtb.walker 586 # Total bandwidth to/from this memory (bytes/s)
46,89c46,89
< system.physmem.bw_total::cpu.inst 209749 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.bw_total::cpu.data 2110352 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.bw_total::total 4673443 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.readReqs 225180 # Total number of read requests seen
< system.physmem.writeReqs 149922 # Total number of write requests seen
< system.physmem.cpureqs 389082 # Reqs generatd by CPU via cache - shady
< system.physmem.bytesRead 14411520 # Total number of bytes read from memory
< system.physmem.bytesWritten 9595008 # Total number of bytes written to memory
< system.physmem.bytesConsumedRd 14411520 # bytesRead derated as per pkt->getSize()
< system.physmem.bytesConsumedWr 9595008 # bytesWritten derated as per pkt->getSize()
< system.physmem.servicedByWrQ 75 # Number of read reqs serviced by write Q
< system.physmem.neitherReadNorWrite 4150 # Reqs where no action is needed
< system.physmem.perBankRdReqs::0 13684 # Track reads on a per bank basis
< system.physmem.perBankRdReqs::1 14849 # Track reads on a per bank basis
< system.physmem.perBankRdReqs::2 12992 # Track reads on a per bank basis
< system.physmem.perBankRdReqs::3 15044 # Track reads on a per bank basis
< system.physmem.perBankRdReqs::4 13538 # Track reads on a per bank basis
< system.physmem.perBankRdReqs::5 14702 # Track reads on a per bank basis
< system.physmem.perBankRdReqs::6 13271 # Track reads on a per bank basis
< system.physmem.perBankRdReqs::7 14556 # Track reads on a per bank basis
< system.physmem.perBankRdReqs::8 13423 # Track reads on a per bank basis
< system.physmem.perBankRdReqs::9 14638 # Track reads on a per bank basis
< system.physmem.perBankRdReqs::10 13867 # Track reads on a per bank basis
< system.physmem.perBankRdReqs::11 14842 # Track reads on a per bank basis
< system.physmem.perBankRdReqs::12 13112 # Track reads on a per bank basis
< system.physmem.perBankRdReqs::13 14582 # Track reads on a per bank basis
< system.physmem.perBankRdReqs::14 12817 # Track reads on a per bank basis
< system.physmem.perBankRdReqs::15 15188 # Track reads on a per bank basis
< system.physmem.perBankWrReqs::0 8767 # Track writes on a per bank basis
< system.physmem.perBankWrReqs::1 10396 # Track writes on a per bank basis
< system.physmem.perBankWrReqs::2 8323 # Track writes on a per bank basis
< system.physmem.perBankWrReqs::3 10488 # Track writes on a per bank basis
< system.physmem.perBankWrReqs::4 8797 # Track writes on a per bank basis
< system.physmem.perBankWrReqs::5 10117 # Track writes on a per bank basis
< system.physmem.perBankWrReqs::6 8482 # Track writes on a per bank basis
< system.physmem.perBankWrReqs::7 9956 # Track writes on a per bank basis
< system.physmem.perBankWrReqs::8 8780 # Track writes on a per bank basis
< system.physmem.perBankWrReqs::9 9930 # Track writes on a per bank basis
< system.physmem.perBankWrReqs::10 9138 # Track writes on a per bank basis
< system.physmem.perBankWrReqs::11 10179 # Track writes on a per bank basis
< system.physmem.perBankWrReqs::12 8298 # Track writes on a per bank basis
< system.physmem.perBankWrReqs::13 9881 # Track writes on a per bank basis
< system.physmem.perBankWrReqs::14 8122 # Track writes on a per bank basis
< system.physmem.perBankWrReqs::15 10268 # Track writes on a per bank basis
---
> system.physmem.bw_total::cpu.inst 208901 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.bw_total::cpu.data 2106244 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.bw_total::total 4659495 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.readReqs 224506 # Total number of read requests seen
> system.physmem.writeReqs 149478 # Total number of write requests seen
> system.physmem.cpureqs 388421 # Reqs generatd by CPU via cache - shady
> system.physmem.bytesRead 14368384 # Total number of bytes read from memory
> system.physmem.bytesWritten 9566592 # Total number of bytes written to memory
> system.physmem.bytesConsumedRd 14368384 # bytesRead derated as per pkt->getSize()
> system.physmem.bytesConsumedWr 9566592 # bytesWritten derated as per pkt->getSize()
> system.physmem.servicedByWrQ 103 # Number of read reqs serviced by write Q
> system.physmem.neitherReadNorWrite 4169 # Reqs where no action is needed
> system.physmem.perBankRdReqs::0 13472 # Track reads on a per bank basis
> system.physmem.perBankRdReqs::1 14748 # Track reads on a per bank basis
> system.physmem.perBankRdReqs::2 12720 # Track reads on a per bank basis
> system.physmem.perBankRdReqs::3 14632 # Track reads on a per bank basis
> system.physmem.perBankRdReqs::4 13467 # Track reads on a per bank basis
> system.physmem.perBankRdReqs::5 14703 # Track reads on a per bank basis
> system.physmem.perBankRdReqs::6 13182 # Track reads on a per bank basis
> system.physmem.perBankRdReqs::7 14524 # Track reads on a per bank basis
> system.physmem.perBankRdReqs::8 13510 # Track reads on a per bank basis
> system.physmem.perBankRdReqs::9 15204 # Track reads on a per bank basis
> system.physmem.perBankRdReqs::10 14041 # Track reads on a per bank basis
> system.physmem.perBankRdReqs::11 14883 # Track reads on a per bank basis
> system.physmem.perBankRdReqs::12 13300 # Track reads on a per bank basis
> system.physmem.perBankRdReqs::13 14411 # Track reads on a per bank basis
> system.physmem.perBankRdReqs::14 12663 # Track reads on a per bank basis
> system.physmem.perBankRdReqs::15 14943 # Track reads on a per bank basis
> system.physmem.perBankWrReqs::0 8673 # Track writes on a per bank basis
> system.physmem.perBankWrReqs::1 10212 # Track writes on a per bank basis
> system.physmem.perBankWrReqs::2 8057 # Track writes on a per bank basis
> system.physmem.perBankWrReqs::3 10082 # Track writes on a per bank basis
> system.physmem.perBankWrReqs::4 8656 # Track writes on a per bank basis
> system.physmem.perBankWrReqs::5 10024 # Track writes on a per bank basis
> system.physmem.perBankWrReqs::6 8415 # Track writes on a per bank basis
> system.physmem.perBankWrReqs::7 9887 # Track writes on a per bank basis
> system.physmem.perBankWrReqs::8 8846 # Track writes on a per bank basis
> system.physmem.perBankWrReqs::9 10505 # Track writes on a per bank basis
> system.physmem.perBankWrReqs::10 9296 # Track writes on a per bank basis
> system.physmem.perBankWrReqs::11 10166 # Track writes on a per bank basis
> system.physmem.perBankWrReqs::12 8640 # Track writes on a per bank basis
> system.physmem.perBankWrReqs::13 9822 # Track writes on a per bank basis
> system.physmem.perBankWrReqs::14 8034 # Track writes on a per bank basis
> system.physmem.perBankWrReqs::15 10163 # Track writes on a per bank basis
91,92c91,92
< system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry
< system.physmem.totGap 5136797025000 # Total gap between requests
---
> system.physmem.numWrRetry 164 # Number of times wr buffer was full causing retry
> system.physmem.totGap 5136817938000 # Total gap between requests
99c99
< system.physmem.readPktSize::6 225180 # Categorize read packet sizes
---
> system.physmem.readPktSize::6 224506 # Categorize read packet sizes
108c108
< system.physmem.writePktSize::6 149922 # categorize write packet sizes
---
> system.physmem.writePktSize::6 149642 # categorize write packet sizes
117c117
< system.physmem.neitherpktsize::6 4150 # categorize neither packet sizes
---
> system.physmem.neitherpktsize::6 4169 # categorize neither packet sizes
120,143c120,143
< system.physmem.rdQLenPdf::0 176541 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::1 21572 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::2 8228 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::3 2861 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::4 2837 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::5 2184 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::6 1343 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::7 1492 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::8 1352 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::9 1282 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::10 1193 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::11 1108 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::12 1080 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::13 864 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::14 445 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::15 257 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::16 173 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::17 111 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::18 87 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::19 72 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::20 18 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::21 2 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::22 2 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::23 1 # What read queue length does an incoming req see
---
> system.physmem.rdQLenPdf::0 176041 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::1 21421 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::2 8452 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::3 2850 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::4 2802 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::5 2098 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::6 1307 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::7 1461 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::8 1335 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::9 1298 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::10 1186 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::11 1137 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::12 1093 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::13 856 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::14 418 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::15 228 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::16 159 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::17 108 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::18 76 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::19 57 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::20 16 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::21 4 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
153,184c153,184
< system.physmem.wrQLenPdf::0 5678 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::1 6373 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::2 6463 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::3 6497 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::4 6506 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::5 6513 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::6 6514 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::7 6514 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::8 6516 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::9 6518 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::10 6518 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::11 6518 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::12 6518 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::13 6518 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::14 6518 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::15 6518 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::16 6518 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::17 6518 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::18 6518 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::19 6518 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::20 6518 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::21 6518 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::22 6518 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::23 841 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::24 146 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::25 56 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::26 22 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::27 13 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::28 6 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::29 5 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::30 5 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::31 2 # What write queue length does an incoming req see
---
> system.physmem.wrQLenPdf::0 5671 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::1 6355 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::2 6462 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::3 6480 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::4 6488 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::5 6495 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::6 6496 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::7 6497 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::8 6498 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::9 6499 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::10 6499 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::11 6499 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::12 6499 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::13 6499 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::14 6499 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::15 6499 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::16 6499 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::17 6499 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::18 6499 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::19 6499 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::20 6499 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::21 6499 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::22 6499 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::23 829 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::24 144 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::25 37 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::26 19 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::27 11 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::28 4 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::29 3 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::30 2 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::31 1 # What write queue length does an incoming req see
186,191c186,191
< system.physmem.totQLat 3390959114 # Total cycles spent in queuing delays
< system.physmem.totMemAccLat 7646017114 # Sum of mem lat for all requests
< system.physmem.totBusLat 900420000 # Total cycles spent in databus access
< system.physmem.totBankLat 3354638000 # Total cycles spent in bank access
< system.physmem.avgQLat 15063.90 # Average queueing delay per request
< system.physmem.avgBankLat 14902.55 # Average bank access latency per request
---
> system.physmem.totQLat 3338682949 # Total cycles spent in queuing delays
> system.physmem.totMemAccLat 7589868949 # Sum of mem lat for all requests
> system.physmem.totBusLat 897612000 # Total cycles spent in databus access
> system.physmem.totBankLat 3353574000 # Total cycles spent in bank access
> system.physmem.avgQLat 14878.07 # Average queueing delay per request
> system.physmem.avgBankLat 14944.43 # Average bank access latency per request
193,197c193,197
< system.physmem.avgMemAccLat 33966.45 # Average memory access latency
< system.physmem.avgRdBW 2.81 # Average achieved read bandwidth in MB/s
< system.physmem.avgWrBW 1.87 # Average achieved write bandwidth in MB/s
< system.physmem.avgConsumedRdBW 2.81 # Average consumed read bandwidth in MB/s
< system.physmem.avgConsumedWrBW 1.87 # Average consumed write bandwidth in MB/s
---
> system.physmem.avgMemAccLat 33822.49 # Average memory access latency
> system.physmem.avgRdBW 2.80 # Average achieved read bandwidth in MB/s
> system.physmem.avgWrBW 1.86 # Average achieved write bandwidth in MB/s
> system.physmem.avgConsumedRdBW 2.80 # Average consumed read bandwidth in MB/s
> system.physmem.avgConsumedWrBW 1.86 # Average consumed write bandwidth in MB/s
201,208c201,208
< system.physmem.avgWrQLen 11.93 # Average write queue length over time
< system.physmem.readRowHits 198524 # Number of row buffer hits during reads
< system.physmem.writeRowHits 88099 # Number of row buffer hits during writes
< system.physmem.readRowHitRate 88.19 # Row buffer hit rate for reads
< system.physmem.writeRowHitRate 58.76 # Row buffer hit rate for writes
< system.physmem.avgGap 13694400.52 # Average gap between requests
< system.iocache.replacements 47577 # number of replacements
< system.iocache.tagsinuse 0.116411 # Cycle average of tags in use
---
> system.physmem.avgWrQLen 11.19 # Average write queue length over time
> system.physmem.readRowHits 197567 # Number of row buffer hits during reads
> system.physmem.writeRowHits 87961 # Number of row buffer hits during writes
> system.physmem.readRowHitRate 88.04 # Row buffer hit rate for reads
> system.physmem.writeRowHitRate 58.85 # Row buffer hit rate for writes
> system.physmem.avgGap 13735394.93 # Average gap between requests
> system.iocache.replacements 47579 # number of replacements
> system.iocache.tagsinuse 0.116428 # Cycle average of tags in use
210c210
< system.iocache.sampled_refs 47593 # Sample count of references to valid blocks.
---
> system.iocache.sampled_refs 47595 # Sample count of references to valid blocks.
212,217c212,217
< system.iocache.warmup_cycle 4991829125000 # Cycle when the warmup percentage was hit.
< system.iocache.occ_blocks::pc.south_bridge.ide 0.116411 # Average occupied blocks per requestor
< system.iocache.occ_percent::pc.south_bridge.ide 0.007276 # Average percentage of cache occupancy
< system.iocache.occ_percent::total 0.007276 # Average percentage of cache occupancy
< system.iocache.ReadReq_misses::pc.south_bridge.ide 912 # number of ReadReq misses
< system.iocache.ReadReq_misses::total 912 # number of ReadReq misses
---
> system.iocache.warmup_cycle 4991841370000 # Cycle when the warmup percentage was hit.
> system.iocache.occ_blocks::pc.south_bridge.ide 0.116428 # Average occupied blocks per requestor
> system.iocache.occ_percent::pc.south_bridge.ide 0.007277 # Average percentage of cache occupancy
> system.iocache.occ_percent::total 0.007277 # Average percentage of cache occupancy
> system.iocache.ReadReq_misses::pc.south_bridge.ide 914 # number of ReadReq misses
> system.iocache.ReadReq_misses::total 914 # number of ReadReq misses
220,233c220,233
< system.iocache.demand_misses::pc.south_bridge.ide 47632 # number of demand (read+write) misses
< system.iocache.demand_misses::total 47632 # number of demand (read+write) misses
< system.iocache.overall_misses::pc.south_bridge.ide 47632 # number of overall misses
< system.iocache.overall_misses::total 47632 # number of overall misses
< system.iocache.ReadReq_miss_latency::pc.south_bridge.ide 146446932 # number of ReadReq miss cycles
< system.iocache.ReadReq_miss_latency::total 146446932 # number of ReadReq miss cycles
< system.iocache.WriteReq_miss_latency::pc.south_bridge.ide 9011912160 # number of WriteReq miss cycles
< system.iocache.WriteReq_miss_latency::total 9011912160 # number of WriteReq miss cycles
< system.iocache.demand_miss_latency::pc.south_bridge.ide 9158359092 # number of demand (read+write) miss cycles
< system.iocache.demand_miss_latency::total 9158359092 # number of demand (read+write) miss cycles
< system.iocache.overall_miss_latency::pc.south_bridge.ide 9158359092 # number of overall miss cycles
< system.iocache.overall_miss_latency::total 9158359092 # number of overall miss cycles
< system.iocache.ReadReq_accesses::pc.south_bridge.ide 912 # number of ReadReq accesses(hits+misses)
< system.iocache.ReadReq_accesses::total 912 # number of ReadReq accesses(hits+misses)
---
> system.iocache.demand_misses::pc.south_bridge.ide 47634 # number of demand (read+write) misses
> system.iocache.demand_misses::total 47634 # number of demand (read+write) misses
> system.iocache.overall_misses::pc.south_bridge.ide 47634 # number of overall misses
> system.iocache.overall_misses::total 47634 # number of overall misses
> system.iocache.ReadReq_miss_latency::pc.south_bridge.ide 143641932 # number of ReadReq miss cycles
> system.iocache.ReadReq_miss_latency::total 143641932 # number of ReadReq miss cycles
> system.iocache.WriteReq_miss_latency::pc.south_bridge.ide 8950549160 # number of WriteReq miss cycles
> system.iocache.WriteReq_miss_latency::total 8950549160 # number of WriteReq miss cycles
> system.iocache.demand_miss_latency::pc.south_bridge.ide 9094191092 # number of demand (read+write) miss cycles
> system.iocache.demand_miss_latency::total 9094191092 # number of demand (read+write) miss cycles
> system.iocache.overall_miss_latency::pc.south_bridge.ide 9094191092 # number of overall miss cycles
> system.iocache.overall_miss_latency::total 9094191092 # number of overall miss cycles
> system.iocache.ReadReq_accesses::pc.south_bridge.ide 914 # number of ReadReq accesses(hits+misses)
> system.iocache.ReadReq_accesses::total 914 # number of ReadReq accesses(hits+misses)
236,239c236,239
< system.iocache.demand_accesses::pc.south_bridge.ide 47632 # number of demand (read+write) accesses
< system.iocache.demand_accesses::total 47632 # number of demand (read+write) accesses
< system.iocache.overall_accesses::pc.south_bridge.ide 47632 # number of overall (read+write) accesses
< system.iocache.overall_accesses::total 47632 # number of overall (read+write) accesses
---
> system.iocache.demand_accesses::pc.south_bridge.ide 47634 # number of demand (read+write) accesses
> system.iocache.demand_accesses::total 47634 # number of demand (read+write) accesses
> system.iocache.overall_accesses::pc.south_bridge.ide 47634 # number of overall (read+write) accesses
> system.iocache.overall_accesses::total 47634 # number of overall (read+write) accesses
248,256c248,256
< system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 160577.776316 # average ReadReq miss latency
< system.iocache.ReadReq_avg_miss_latency::total 160577.776316 # average ReadReq miss latency
< system.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 192891.955479 # average WriteReq miss latency
< system.iocache.WriteReq_avg_miss_latency::total 192891.955479 # average WriteReq miss latency
< system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 192273.242610 # average overall miss latency
< system.iocache.demand_avg_miss_latency::total 192273.242610 # average overall miss latency
< system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 192273.242610 # average overall miss latency
< system.iocache.overall_avg_miss_latency::total 192273.242610 # average overall miss latency
< system.iocache.blocked_cycles::no_mshrs 57584 # number of cycles access was blocked
---
> system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 157157.474836 # average ReadReq miss latency
> system.iocache.ReadReq_avg_miss_latency::total 157157.474836 # average ReadReq miss latency
> system.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 191578.535103 # average WriteReq miss latency
> system.iocache.WriteReq_avg_miss_latency::total 191578.535103 # average WriteReq miss latency
> system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 190918.064660 # average overall miss latency
> system.iocache.demand_avg_miss_latency::total 190918.064660 # average overall miss latency
> system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 190918.064660 # average overall miss latency
> system.iocache.overall_avg_miss_latency::total 190918.064660 # average overall miss latency
> system.iocache.blocked_cycles::no_mshrs 54662 # number of cycles access was blocked
258c258
< system.iocache.blocked::no_mshrs 7533 # number of cycles access was blocked
---
> system.iocache.blocked::no_mshrs 7510 # number of cycles access was blocked
260c260
< system.iocache.avg_blocked_cycles::no_mshrs 7.644232 # average number of cycles each access was blocked
---
> system.iocache.avg_blocked_cycles::no_mshrs 7.278562 # average number of cycles each access was blocked
266,267c266,267
< system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide 912 # number of ReadReq MSHR misses
< system.iocache.ReadReq_mshr_misses::total 912 # number of ReadReq MSHR misses
---
> system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide 914 # number of ReadReq MSHR misses
> system.iocache.ReadReq_mshr_misses::total 914 # number of ReadReq MSHR misses
270,281c270,281
< system.iocache.demand_mshr_misses::pc.south_bridge.ide 47632 # number of demand (read+write) MSHR misses
< system.iocache.demand_mshr_misses::total 47632 # number of demand (read+write) MSHR misses
< system.iocache.overall_mshr_misses::pc.south_bridge.ide 47632 # number of overall MSHR misses
< system.iocache.overall_mshr_misses::total 47632 # number of overall MSHR misses
< system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide 98991992 # number of ReadReq MSHR miss cycles
< system.iocache.ReadReq_mshr_miss_latency::total 98991992 # number of ReadReq MSHR miss cycles
< system.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide 6580127962 # number of WriteReq MSHR miss cycles
< system.iocache.WriteReq_mshr_miss_latency::total 6580127962 # number of WriteReq MSHR miss cycles
< system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide 6679119954 # number of demand (read+write) MSHR miss cycles
< system.iocache.demand_mshr_miss_latency::total 6679119954 # number of demand (read+write) MSHR miss cycles
< system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide 6679119954 # number of overall MSHR miss cycles
< system.iocache.overall_mshr_miss_latency::total 6679119954 # number of overall MSHR miss cycles
---
> system.iocache.demand_mshr_misses::pc.south_bridge.ide 47634 # number of demand (read+write) MSHR misses
> system.iocache.demand_mshr_misses::total 47634 # number of demand (read+write) MSHR misses
> system.iocache.overall_mshr_misses::pc.south_bridge.ide 47634 # number of overall MSHR misses
> system.iocache.overall_mshr_misses::total 47634 # number of overall MSHR misses
> system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide 96083990 # number of ReadReq MSHR miss cycles
> system.iocache.ReadReq_mshr_miss_latency::total 96083990 # number of ReadReq MSHR miss cycles
> system.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide 6518807893 # number of WriteReq MSHR miss cycles
> system.iocache.WriteReq_mshr_miss_latency::total 6518807893 # number of WriteReq MSHR miss cycles
> system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide 6614891883 # number of demand (read+write) MSHR miss cycles
> system.iocache.demand_mshr_miss_latency::total 6614891883 # number of demand (read+write) MSHR miss cycles
> system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide 6614891883 # number of overall MSHR miss cycles
> system.iocache.overall_mshr_miss_latency::total 6614891883 # number of overall MSHR miss cycles
290,297c290,297
< system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 108543.850877 # average ReadReq mshr miss latency
< system.iocache.ReadReq_avg_mshr_miss_latency::total 108543.850877 # average ReadReq mshr miss latency
< system.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 140841.780009 # average WriteReq mshr miss latency
< system.iocache.WriteReq_avg_mshr_miss_latency::total 140841.780009 # average WriteReq mshr miss latency
< system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 140223.378275 # average overall mshr miss latency
< system.iocache.demand_avg_mshr_miss_latency::total 140223.378275 # average overall mshr miss latency
< system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 140223.378275 # average overall mshr miss latency
< system.iocache.overall_avg_mshr_miss_latency::total 140223.378275 # average overall mshr miss latency
---
> system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 105124.715536 # average ReadReq mshr miss latency
> system.iocache.ReadReq_avg_mshr_miss_latency::total 105124.715536 # average ReadReq mshr miss latency
> system.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 139529.278532 # average WriteReq mshr miss latency
> system.iocache.WriteReq_avg_mshr_miss_latency::total 139529.278532 # average WriteReq mshr miss latency
> system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 138869.124638 # average overall mshr miss latency
> system.iocache.demand_avg_mshr_miss_latency::total 138869.124638 # average overall mshr miss latency
> system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 138869.124638 # average overall mshr miss latency
> system.iocache.overall_avg_mshr_miss_latency::total 138869.124638 # average overall mshr miss latency
301c301
< system.pc.south_bridge.ide.disks0.dma_read_txs 32 # Number of DMA read transactions (not PRD).
---
> system.pc.south_bridge.ide.disks0.dma_read_txs 31 # Number of DMA read transactions (not PRD).
311c311
< system.cpu.numCycles 447871414 # number of cpu cycles simulated
---
> system.cpu.numCycles 447901761 # number of cpu cycles simulated
314,318c314,318
< system.cpu.BPredUnit.lookups 86248524 # Number of BP lookups
< system.cpu.BPredUnit.condPredicted 86248524 # Number of conditional branches predicted
< system.cpu.BPredUnit.condIncorrect 1109719 # Number of conditional branches incorrect
< system.cpu.BPredUnit.BTBLookups 81324372 # Number of BTB lookups
< system.cpu.BPredUnit.BTBHits 79248318 # Number of BTB hits
---
> system.cpu.BPredUnit.lookups 86252881 # Number of BP lookups
> system.cpu.BPredUnit.condPredicted 86252881 # Number of conditional branches predicted
> system.cpu.BPredUnit.condIncorrect 1115345 # Number of conditional branches incorrect
> system.cpu.BPredUnit.BTBLookups 81384938 # Number of BTB lookups
> system.cpu.BPredUnit.BTBHits 79240101 # Number of BTB hits
322,338c322,338
< system.cpu.fetch.icacheStallCycles 27555812 # Number of cycles fetch is stalled on an Icache miss
< system.cpu.fetch.Insts 426098303 # Number of instructions fetch has processed
< system.cpu.fetch.Branches 86248524 # Number of branches that fetch encountered
< system.cpu.fetch.predictedBranches 79248318 # Number of branches that fetch has predicted taken
< system.cpu.fetch.Cycles 163629889 # Number of cycles fetch has run and was not squashing or blocked
< system.cpu.fetch.SquashCycles 4731856 # Number of cycles fetch has spent squashing
< system.cpu.fetch.TlbCycles 116400 # Number of cycles fetch has spent waiting for tlb
< system.cpu.fetch.BlockedCycles 62921622 # Number of cycles fetch has spent blocked
< system.cpu.fetch.MiscStallCycles 35870 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
< system.cpu.fetch.PendingTrapStallCycles 52533 # Number of stall cycles due to pending traps
< system.cpu.fetch.IcacheWaitRetryStallCycles 368 # Number of stall cycles due to full MSHR
< system.cpu.fetch.CacheLines 9034264 # Number of cache lines fetched
< system.cpu.fetch.IcacheSquashes 488269 # Number of outstanding Icache misses that were squashed
< system.cpu.fetch.ItlbSquashes 3183 # Number of outstanding ITLB misses that were squashed
< system.cpu.fetch.rateDist::samples 257896503 # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::mean 3.261731 # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::stdev 3.418044 # Number of instructions fetched each cycle (Total)
---
> system.cpu.fetch.icacheStallCycles 27570299 # Number of cycles fetch is stalled on an Icache miss
> system.cpu.fetch.Insts 426189548 # Number of instructions fetch has processed
> system.cpu.fetch.Branches 86252881 # Number of branches that fetch encountered
> system.cpu.fetch.predictedBranches 79240101 # Number of branches that fetch has predicted taken
> system.cpu.fetch.Cycles 163642808 # Number of cycles fetch has run and was not squashing or blocked
> system.cpu.fetch.SquashCycles 4755358 # Number of cycles fetch has spent squashing
> system.cpu.fetch.TlbCycles 112288 # Number of cycles fetch has spent waiting for tlb
> system.cpu.fetch.BlockedCycles 62866127 # Number of cycles fetch has spent blocked
> system.cpu.fetch.MiscStallCycles 37152 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
> system.cpu.fetch.PendingTrapStallCycles 52962 # Number of stall cycles due to pending traps
> system.cpu.fetch.IcacheWaitRetryStallCycles 398 # Number of stall cycles due to full MSHR
> system.cpu.fetch.CacheLines 9042653 # Number of cache lines fetched
> system.cpu.fetch.IcacheSquashes 488997 # Number of outstanding Icache misses that were squashed
> system.cpu.fetch.ItlbSquashes 3194 # Number of outstanding ITLB misses that were squashed
> system.cpu.fetch.rateDist::samples 257883656 # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::mean 3.262433 # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::stdev 3.418145 # Number of instructions fetched each cycle (Total)
340,348c340,348
< system.cpu.fetch.rateDist::0 94692515 36.72% 36.72% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::1 1566812 0.61% 37.32% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::2 71928839 27.89% 65.22% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::3 936780 0.36% 65.58% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::4 1600320 0.62% 66.20% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::5 2427387 0.94% 67.14% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::6 1078261 0.42% 67.56% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::7 1378215 0.53% 68.09% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::8 82287374 31.91% 100.00% # Number of instructions fetched each cycle (Total)
---
> system.cpu.fetch.rateDist::0 94667319 36.71% 36.71% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::1 1563412 0.61% 37.32% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::2 71921029 27.89% 65.20% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::3 936098 0.36% 65.57% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::4 1601572 0.62% 66.19% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::5 2435088 0.94% 67.13% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::6 1080780 0.42% 67.55% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::7 1378788 0.53% 68.09% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::8 82299570 31.91% 100.00% # Number of instructions fetched each cycle (Total)
352,395c352,395
< system.cpu.fetch.rateDist::total 257896503 # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.branchRate 0.192574 # Number of branch fetches per cycle
< system.cpu.fetch.rate 0.951385 # Number of inst fetches per cycle
< system.cpu.decode.IdleCycles 31239529 # Number of cycles decode is idle
< system.cpu.decode.BlockedCycles 60388203 # Number of cycles decode is blocked
< system.cpu.decode.RunCycles 159435692 # Number of cycles decode is running
< system.cpu.decode.UnblockCycles 3249070 # Number of cycles decode is unblocking
< system.cpu.decode.SquashCycles 3584009 # Number of cycles decode is squashing
< system.cpu.decode.DecodedInsts 838053376 # Number of instructions handled by decode
< system.cpu.decode.SquashedInsts 983 # Number of squashed instructions handled by decode
< system.cpu.rename.SquashCycles 3584009 # Number of cycles rename is squashing
< system.cpu.rename.IdleCycles 33976924 # Number of cycles rename is idle
< system.cpu.rename.BlockCycles 37367105 # Number of cycles rename is blocking
< system.cpu.rename.serializeStallCycles 10941861 # count of cycles rename stalled for serializing inst
< system.cpu.rename.RunCycles 159620502 # Number of cycles rename is running
< system.cpu.rename.UnblockCycles 12406102 # Number of cycles rename is unblocking
< system.cpu.rename.RenamedInsts 834408692 # Number of instructions processed by rename
< system.cpu.rename.ROBFullEvents 19434 # Number of times rename has blocked due to ROB full
< system.cpu.rename.IQFullEvents 5810292 # Number of times rename has blocked due to IQ full
< system.cpu.rename.LSQFullEvents 4754441 # Number of times rename has blocked due to LSQ full
< system.cpu.rename.FullRegisterEvents 7847 # Number of times there has been no free registers
< system.cpu.rename.RenamedOperands 995994396 # Number of destination operands rename has renamed
< system.cpu.rename.RenameLookups 1811420133 # Number of register rename lookups that rename has made
< system.cpu.rename.int_rename_lookups 1811419405 # Number of integer rename lookups
< system.cpu.rename.fp_rename_lookups 728 # Number of floating rename lookups
< system.cpu.rename.CommittedMaps 964426992 # Number of HB maps that are committed
< system.cpu.rename.UndoneMaps 31567397 # Number of HB maps that are undone due to squashing
< system.cpu.rename.serializingInsts 458567 # count of serializing insts renamed
< system.cpu.rename.tempSerializingInsts 466421 # count of temporary serializing insts renamed
< system.cpu.rename.skidInsts 28739056 # count of insts added to the skid buffer
< system.cpu.memDep0.insertedLoads 17094362 # Number of loads inserted to the mem dependence unit.
< system.cpu.memDep0.insertedStores 10134243 # Number of stores inserted to the mem dependence unit.
< system.cpu.memDep0.conflictingLoads 1234841 # Number of conflicting loads.
< system.cpu.memDep0.conflictingStores 965780 # Number of conflicting stores.
< system.cpu.iq.iqInstsAdded 828292865 # Number of instructions added to the IQ (excludes non-spec)
< system.cpu.iq.iqNonSpecInstsAdded 1249354 # Number of non-speculative instructions added to the IQ
< system.cpu.iq.iqInstsIssued 823298492 # Number of instructions issued
< system.cpu.iq.iqSquashedInstsIssued 149694 # Number of squashed instructions issued
< system.cpu.iq.iqSquashedInstsExamined 22192286 # Number of squashed instructions iterated over during squash; mainly for profiling
< system.cpu.iq.iqSquashedOperandsExamined 33736795 # Number of squashed operands that are examined and possibly removed from graph
< system.cpu.iq.iqSquashedNonSpecRemoved 196434 # Number of squashed non-spec instructions that were removed
< system.cpu.iq.issued_per_cycle::samples 257896503 # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::mean 3.192360 # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::stdev 2.384089 # Number of insts issued each cycle
---
> system.cpu.fetch.rateDist::total 257883656 # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.branchRate 0.192571 # Number of branch fetches per cycle
> system.cpu.fetch.rate 0.951525 # Number of inst fetches per cycle
> system.cpu.decode.IdleCycles 31254353 # Number of cycles decode is idle
> system.cpu.decode.BlockedCycles 60335803 # Number of cycles decode is blocked
> system.cpu.decode.RunCycles 159451505 # Number of cycles decode is running
> system.cpu.decode.UnblockCycles 3240373 # Number of cycles decode is unblocking
> system.cpu.decode.SquashCycles 3601622 # Number of cycles decode is squashing
> system.cpu.decode.DecodedInsts 838158125 # Number of instructions handled by decode
> system.cpu.decode.SquashedInsts 957 # Number of squashed instructions handled by decode
> system.cpu.rename.SquashCycles 3601622 # Number of cycles rename is squashing
> system.cpu.rename.IdleCycles 34003643 # Number of cycles rename is idle
> system.cpu.rename.BlockCycles 37352024 # Number of cycles rename is blocking
> system.cpu.rename.serializeStallCycles 10890553 # count of cycles rename stalled for serializing inst
> system.cpu.rename.RunCycles 159616474 # Number of cycles rename is running
> system.cpu.rename.UnblockCycles 12419340 # Number of cycles rename is unblocking
> system.cpu.rename.RenamedInsts 834485567 # Number of instructions processed by rename
> system.cpu.rename.ROBFullEvents 19816 # Number of times rename has blocked due to ROB full
> system.cpu.rename.IQFullEvents 5811427 # Number of times rename has blocked due to IQ full
> system.cpu.rename.LSQFullEvents 4758263 # Number of times rename has blocked due to LSQ full
> system.cpu.rename.FullRegisterEvents 7797 # Number of times there has been no free registers
> system.cpu.rename.RenamedOperands 996045264 # Number of destination operands rename has renamed
> system.cpu.rename.RenameLookups 1811616758 # Number of register rename lookups that rename has made
> system.cpu.rename.int_rename_lookups 1811616222 # Number of integer rename lookups
> system.cpu.rename.fp_rename_lookups 536 # Number of floating rename lookups
> system.cpu.rename.CommittedMaps 964358369 # Number of HB maps that are committed
> system.cpu.rename.UndoneMaps 31686888 # Number of HB maps that are undone due to squashing
> system.cpu.rename.serializingInsts 460019 # count of serializing insts renamed
> system.cpu.rename.tempSerializingInsts 467360 # count of temporary serializing insts renamed
> system.cpu.rename.skidInsts 28800044 # count of insts added to the skid buffer
> system.cpu.memDep0.insertedLoads 17105540 # Number of loads inserted to the mem dependence unit.
> system.cpu.memDep0.insertedStores 10151316 # Number of stores inserted to the mem dependence unit.
> system.cpu.memDep0.conflictingLoads 1164746 # Number of conflicting loads.
> system.cpu.memDep0.conflictingStores 891886 # Number of conflicting stores.
> system.cpu.iq.iqInstsAdded 828333374 # Number of instructions added to the IQ (excludes non-spec)
> system.cpu.iq.iqNonSpecInstsAdded 1249979 # Number of non-speculative instructions added to the IQ
> system.cpu.iq.iqInstsIssued 823307593 # Number of instructions issued
> system.cpu.iq.iqSquashedInstsIssued 149787 # Number of squashed instructions issued
> system.cpu.iq.iqSquashedInstsExamined 22280168 # Number of squashed instructions iterated over during squash; mainly for profiling
> system.cpu.iq.iqSquashedOperandsExamined 33846252 # Number of squashed operands that are examined and possibly removed from graph
> system.cpu.iq.iqSquashedNonSpecRemoved 197115 # Number of squashed non-spec instructions that were removed
> system.cpu.iq.issued_per_cycle::samples 257883656 # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::mean 3.192554 # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::stdev 2.383898 # Number of insts issued each cycle
397,405c397,405
< system.cpu.iq.issued_per_cycle::0 71417814 27.69% 27.69% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::1 15473003 6.00% 33.69% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::2 10302554 3.99% 37.69% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::3 7467952 2.90% 40.58% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::4 75909427 29.43% 70.02% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::5 3864522 1.50% 71.52% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::6 72522780 28.12% 99.64% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::7 788081 0.31% 99.94% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::8 150370 0.06% 100.00% # Number of insts issued each cycle
---
> system.cpu.iq.issued_per_cycle::0 71395205 27.69% 27.69% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::1 15462696 6.00% 33.68% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::2 10317630 4.00% 37.68% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::3 7483312 2.90% 40.58% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::4 75909298 29.44% 70.02% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::5 3861835 1.50% 71.52% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::6 72513968 28.12% 99.64% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::7 788170 0.31% 99.94% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::8 151542 0.06% 100.00% # Number of insts issued each cycle
409c409
< system.cpu.iq.issued_per_cycle::total 257896503 # Number of insts issued each cycle
---
> system.cpu.iq.issued_per_cycle::total 257883656 # Number of insts issued each cycle
411,441c411,441
< system.cpu.iq.fu_full::IntAlu 363959 34.09% 34.09% # attempts to use FU when none available
< system.cpu.iq.fu_full::IntMult 0 0.00% 34.09% # attempts to use FU when none available
< system.cpu.iq.fu_full::IntDiv 0 0.00% 34.09% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatAdd 0 0.00% 34.09% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatCmp 0 0.00% 34.09% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatCvt 0 0.00% 34.09% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatMult 0 0.00% 34.09% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatDiv 0 0.00% 34.09% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatSqrt 0 0.00% 34.09% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdAdd 0 0.00% 34.09% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 34.09% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdAlu 0 0.00% 34.09% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdCmp 0 0.00% 34.09% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdCvt 0 0.00% 34.09% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdMisc 0 0.00% 34.09% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdMult 0 0.00% 34.09% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 34.09% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdShift 0 0.00% 34.09% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 34.09% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdSqrt 0 0.00% 34.09% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 34.09% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 34.09% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 34.09% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 34.09% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 34.09% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 34.09% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 34.09% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 34.09% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 34.09% # attempts to use FU when none available
< system.cpu.iq.fu_full::MemRead 552647 51.76% 85.85% # attempts to use FU when none available
< system.cpu.iq.fu_full::MemWrite 151055 14.15% 100.00% # attempts to use FU when none available
---
> system.cpu.iq.fu_full::IntAlu 365240 34.17% 34.17% # attempts to use FU when none available
> system.cpu.iq.fu_full::IntMult 0 0.00% 34.17% # attempts to use FU when none available
> system.cpu.iq.fu_full::IntDiv 0 0.00% 34.17% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatAdd 0 0.00% 34.17% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatCmp 0 0.00% 34.17% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatCvt 0 0.00% 34.17% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatMult 0 0.00% 34.17% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatDiv 0 0.00% 34.17% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatSqrt 0 0.00% 34.17% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdAdd 0 0.00% 34.17% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 34.17% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdAlu 0 0.00% 34.17% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdCmp 0 0.00% 34.17% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdCvt 0 0.00% 34.17% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdMisc 0 0.00% 34.17% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdMult 0 0.00% 34.17% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 34.17% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdShift 0 0.00% 34.17% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 34.17% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdSqrt 0 0.00% 34.17% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 34.17% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 34.17% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 34.17% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 34.17% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 34.17% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 34.17% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 34.17% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 34.17% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 34.17% # attempts to use FU when none available
> system.cpu.iq.fu_full::MemRead 553441 51.78% 85.95% # attempts to use FU when none available
> system.cpu.iq.fu_full::MemWrite 150145 14.05% 100.00% # attempts to use FU when none available
444,445c444,445
< system.cpu.iq.FU_type_0::No_OpClass 310624 0.04% 0.04% # Type of FU issued
< system.cpu.iq.FU_type_0::IntAlu 795733525 96.65% 96.69% # Type of FU issued
---
> system.cpu.iq.FU_type_0::No_OpClass 311438 0.04% 0.04% # Type of FU issued
> system.cpu.iq.FU_type_0::IntAlu 795721586 96.65% 96.69% # Type of FU issued
474,475c474,475
< system.cpu.iq.FU_type_0::MemRead 17867181 2.17% 98.86% # Type of FU issued
< system.cpu.iq.FU_type_0::MemWrite 9387162 1.14% 100.00% # Type of FU issued
---
> system.cpu.iq.FU_type_0::MemRead 17876340 2.17% 98.86% # Type of FU issued
> system.cpu.iq.FU_type_0::MemWrite 9398229 1.14% 100.00% # Type of FU issued
478,490c478,490
< system.cpu.iq.FU_type_0::total 823298492 # Type of FU issued
< system.cpu.iq.rate 1.838247 # Inst issue rate
< system.cpu.iq.fu_busy_cnt 1067661 # FU busy when requested
< system.cpu.iq.fu_busy_rate 0.001297 # FU busy rate (busy events/executed inst)
< system.cpu.iq.int_inst_queue_reads 1905840686 # Number of integer instruction queue reads
< system.cpu.iq.int_inst_queue_writes 851744345 # Number of integer instruction queue writes
< system.cpu.iq.int_inst_queue_wakeup_accesses 818819585 # Number of integer instruction queue wakeup accesses
< system.cpu.iq.fp_inst_queue_reads 303 # Number of floating instruction queue reads
< system.cpu.iq.fp_inst_queue_writes 346 # Number of floating instruction queue writes
< system.cpu.iq.fp_inst_queue_wakeup_accesses 74 # Number of floating instruction queue wakeup accesses
< system.cpu.iq.int_alu_accesses 824055392 # Number of integer alu accesses
< system.cpu.iq.fp_alu_accesses 137 # Number of floating point alu accesses
< system.cpu.iew.lsq.thread0.forwLoads 1644579 # Number of loads that had data forwarded from stores
---
> system.cpu.iq.FU_type_0::total 823307593 # Type of FU issued
> system.cpu.iq.rate 1.838143 # Inst issue rate
> system.cpu.iq.fu_busy_cnt 1068826 # FU busy when requested
> system.cpu.iq.fu_busy_rate 0.001298 # FU busy rate (busy events/executed inst)
> system.cpu.iq.int_inst_queue_reads 1905849140 # Number of integer instruction queue reads
> system.cpu.iq.int_inst_queue_writes 851873423 # Number of integer instruction queue writes
> system.cpu.iq.int_inst_queue_wakeup_accesses 818806890 # Number of integer instruction queue wakeup accesses
> system.cpu.iq.fp_inst_queue_reads 220 # Number of floating instruction queue reads
> system.cpu.iq.fp_inst_queue_writes 250 # Number of floating instruction queue writes
> system.cpu.iq.fp_inst_queue_wakeup_accesses 54 # Number of floating instruction queue wakeup accesses
> system.cpu.iq.int_alu_accesses 824064883 # Number of integer alu accesses
> system.cpu.iq.fp_alu_accesses 98 # Number of floating point alu accesses
> system.cpu.iew.lsq.thread0.forwLoads 1642369 # Number of loads that had data forwarded from stores
492,495c492,495
< system.cpu.iew.lsq.thread0.squashedLoads 3112367 # Number of loads squashed
< system.cpu.iew.lsq.thread0.ignoredResponses 23963 # Number of memory responses ignored because the instruction is squashed
< system.cpu.iew.lsq.thread0.memOrderViolation 11499 # Number of memory ordering violations
< system.cpu.iew.lsq.thread0.squashedStores 1716857 # Number of stores squashed
---
> system.cpu.iew.lsq.thread0.squashedLoads 3123872 # Number of loads squashed
> system.cpu.iew.lsq.thread0.ignoredResponses 22910 # Number of memory responses ignored because the instruction is squashed
> system.cpu.iew.lsq.thread0.memOrderViolation 11412 # Number of memory ordering violations
> system.cpu.iew.lsq.thread0.squashedStores 1729878 # Number of stores squashed
498,499c498,499
< system.cpu.iew.lsq.thread0.rescheduledLoads 1932401 # Number of loads that were rescheduled
< system.cpu.iew.lsq.thread0.cacheBlocked 11954 # Number of times an access to memory failed due to the cache being blocked
---
> system.cpu.iew.lsq.thread0.rescheduledLoads 1932382 # Number of loads that were rescheduled
> system.cpu.iew.lsq.thread0.cacheBlocked 12176 # Number of times an access to memory failed due to the cache being blocked
501,517c501,517
< system.cpu.iew.iewSquashCycles 3584009 # Number of cycles IEW is squashing
< system.cpu.iew.iewBlockCycles 26166561 # Number of cycles IEW is blocking
< system.cpu.iew.iewUnblockCycles 2112396 # Number of cycles IEW is unblocking
< system.cpu.iew.iewDispatchedInsts 829542219 # Number of instructions dispatched to IQ
< system.cpu.iew.iewDispSquashedInsts 307602 # Number of squashed instructions skipped by dispatch
< system.cpu.iew.iewDispLoadInsts 17094362 # Number of dispatched load instructions
< system.cpu.iew.iewDispStoreInsts 10134243 # Number of dispatched store instructions
< system.cpu.iew.iewDispNonSpecInsts 718774 # Number of dispatched non-speculative instructions
< system.cpu.iew.iewIQFullEvents 1614614 # Number of times the IQ has become full, causing a stall
< system.cpu.iew.iewLSQFullEvents 11947 # Number of times the LSQ has become full, causing a stall
< system.cpu.iew.memOrderViolationEvents 11499 # Number of memory order violations
< system.cpu.iew.predictedTakenIncorrect 653687 # Number of branches that were predicted taken incorrectly
< system.cpu.iew.predictedNotTakenIncorrect 591965 # Number of branches that were predicted not taken incorrectly
< system.cpu.iew.branchMispredicts 1245652 # Number of branch mispredicts detected at execute
< system.cpu.iew.iewExecutedInsts 821416518 # Number of executed instructions
< system.cpu.iew.iewExecLoadInsts 17449825 # Number of load instructions executed
< system.cpu.iew.iewExecSquashedInsts 1881973 # Number of squashed instructions skipped in execute
---
> system.cpu.iew.iewSquashCycles 3601622 # Number of cycles IEW is squashing
> system.cpu.iew.iewBlockCycles 26144135 # Number of cycles IEW is blocking
> system.cpu.iew.iewUnblockCycles 2117005 # Number of cycles IEW is unblocking
> system.cpu.iew.iewDispatchedInsts 829583353 # Number of instructions dispatched to IQ
> system.cpu.iew.iewDispSquashedInsts 307079 # Number of squashed instructions skipped by dispatch
> system.cpu.iew.iewDispLoadInsts 17105540 # Number of dispatched load instructions
> system.cpu.iew.iewDispStoreInsts 10151316 # Number of dispatched store instructions
> system.cpu.iew.iewDispNonSpecInsts 719112 # Number of dispatched non-speculative instructions
> system.cpu.iew.iewIQFullEvents 1614713 # Number of times the IQ has become full, causing a stall
> system.cpu.iew.iewLSQFullEvents 12810 # Number of times the LSQ has become full, causing a stall
> system.cpu.iew.memOrderViolationEvents 11412 # Number of memory order violations
> system.cpu.iew.predictedTakenIncorrect 656230 # Number of branches that were predicted taken incorrectly
> system.cpu.iew.predictedNotTakenIncorrect 596856 # Number of branches that were predicted not taken incorrectly
> system.cpu.iew.branchMispredicts 1253086 # Number of branch mispredicts detected at execute
> system.cpu.iew.iewExecutedInsts 821409782 # Number of executed instructions
> system.cpu.iew.iewExecLoadInsts 17457108 # Number of load instructions executed
> system.cpu.iew.iewExecSquashedInsts 1897810 # Number of squashed instructions skipped in execute
520,527c520,527
< system.cpu.iew.exec_refs 26604955 # number of memory reference insts executed
< system.cpu.iew.exec_branches 83223788 # Number of branches executed
< system.cpu.iew.exec_stores 9155130 # Number of stores executed
< system.cpu.iew.exec_rate 1.834045 # Inst execution rate
< system.cpu.iew.wb_sent 820955265 # cumulative count of insts sent to commit
< system.cpu.iew.wb_count 818819659 # cumulative count of insts written-back
< system.cpu.iew.wb_producers 639977790 # num instructions producing a value
< system.cpu.iew.wb_consumers 1045837145 # num instructions consuming a value
---
> system.cpu.iew.exec_refs 26622226 # number of memory reference insts executed
> system.cpu.iew.exec_branches 83220659 # Number of branches executed
> system.cpu.iew.exec_stores 9165118 # Number of stores executed
> system.cpu.iew.exec_rate 1.833906 # Inst execution rate
> system.cpu.iew.wb_sent 820945177 # cumulative count of insts sent to commit
> system.cpu.iew.wb_count 818806944 # cumulative count of insts written-back
> system.cpu.iew.wb_producers 639956313 # num instructions producing a value
> system.cpu.iew.wb_consumers 1045834424 # num instructions consuming a value
529,530c529,530
< system.cpu.iew.wb_rate 1.828247 # insts written-back per cycle
< system.cpu.iew.wb_fanout 0.611929 # average fanout of values written-back
---
> system.cpu.iew.wb_rate 1.828095 # insts written-back per cycle
> system.cpu.iew.wb_fanout 0.611910 # average fanout of values written-back
532,537c532,537
< system.cpu.commit.commitSquashedInsts 23003299 # The number of squashed insts skipped by commit
< system.cpu.commit.commitNonSpecStalls 1052918 # The number of times commit has been forced to stall to communicate backwards
< system.cpu.commit.branchMispredicts 1114308 # The number of times a branch was mispredicted
< system.cpu.commit.committed_per_cycle::samples 254312494 # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::mean 3.171028 # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::stdev 2.854625 # Number of insts commited each cycle
---
> system.cpu.commit.commitSquashedInsts 23092364 # The number of squashed insts skipped by commit
> system.cpu.commit.commitNonSpecStalls 1052862 # The number of times commit has been forced to stall to communicate backwards
> system.cpu.commit.branchMispredicts 1120067 # The number of times a branch was mispredicted
> system.cpu.commit.committed_per_cycle::samples 254282034 # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::mean 3.171207 # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::stdev 2.854640 # Number of insts commited each cycle
539,547c539,547
< system.cpu.commit.committed_per_cycle::0 82565112 32.47% 32.47% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::1 11801317 4.64% 37.11% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::2 3875007 1.52% 38.63% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::3 74957575 29.47% 68.10% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::4 2434316 0.96% 69.06% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::5 1480794 0.58% 69.64% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::6 899910 0.35% 70.00% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::7 70920339 27.89% 97.89% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::8 5378124 2.11% 100.00% # Number of insts commited each cycle
---
> system.cpu.commit.committed_per_cycle::0 82542979 32.46% 32.46% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::1 11813450 4.65% 37.11% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::2 3859102 1.52% 38.62% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::3 74953678 29.48% 68.10% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::4 2443754 0.96% 69.06% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::5 1483333 0.58% 69.65% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::6 886403 0.35% 69.99% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::7 70916473 27.89% 97.88% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::8 5382862 2.12% 100.00% # Number of insts commited each cycle
551,553c551,553
< system.cpu.commit.committed_per_cycle::total 254312494 # Number of insts commited each cycle
< system.cpu.commit.committedInsts 407963976 # Number of instructions committed
< system.cpu.commit.committedOps 806432115 # Number of ops (including micro ops) committed
---
> system.cpu.commit.committed_per_cycle::total 254282034 # Number of insts commited each cycle
> system.cpu.commit.committedInsts 407944006 # Number of instructions committed
> system.cpu.commit.committedOps 806380994 # Number of ops (including micro ops) committed
555,558c555,558
< system.cpu.commit.refs 22399378 # Number of memory references committed
< system.cpu.commit.loads 13981992 # Number of loads committed
< system.cpu.commit.membars 473513 # Number of memory barriers committed
< system.cpu.commit.branches 82199908 # Number of branches committed
---
> system.cpu.commit.refs 22403103 # Number of memory references committed
> system.cpu.commit.loads 13981665 # Number of loads committed
> system.cpu.commit.membars 473467 # Number of memory barriers committed
> system.cpu.commit.branches 82194070 # Number of branches committed
560c560
< system.cpu.commit.int_insts 735371295 # Number of committed integer instructions.
---
> system.cpu.commit.int_insts 735324556 # Number of committed integer instructions.
562c562
< system.cpu.commit.bw_lim_events 5378124 # number cycles where commit BW limit reached
---
> system.cpu.commit.bw_lim_events 5382862 # number cycles where commit BW limit reached
564,626c564,626
< system.cpu.rob.rob_reads 1078291467 # The number of ROB reads
< system.cpu.rob.rob_writes 1662473587 # The number of ROB writes
< system.cpu.timesIdled 1221266 # Number of times that the entire CPU went into an idle state and unscheduled itself
< system.cpu.idleCycles 189974911 # Total number of cycles that the CPU has spent unscheduled due to idling
< system.cpu.quiesceCycles 9825720160 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
< system.cpu.committedInsts 407963976 # Number of Instructions Simulated
< system.cpu.committedOps 806432115 # Number of Ops (including micro ops) Simulated
< system.cpu.committedInsts_total 407963976 # Number of Instructions Simulated
< system.cpu.cpi 1.097821 # CPI: Cycles Per Instruction
< system.cpu.cpi_total 1.097821 # CPI: Total CPI of All Threads
< system.cpu.ipc 0.910895 # IPC: Instructions Per Cycle
< system.cpu.ipc_total 0.910895 # IPC: Total IPC of All Threads
< system.cpu.int_regfile_reads 1507038080 # number of integer regfile reads
< system.cpu.int_regfile_writes 977032757 # number of integer regfile writes
< system.cpu.fp_regfile_reads 74 # number of floating regfile reads
< system.cpu.misc_regfile_reads 264726295 # number of misc regfile reads
< system.cpu.misc_regfile_writes 402502 # number of misc regfile writes
< system.cpu.icache.replacements 1052817 # number of replacements
< system.cpu.icache.tagsinuse 510.984184 # Cycle average of tags in use
< system.cpu.icache.total_refs 7916649 # Total number of references to valid blocks.
< system.cpu.icache.sampled_refs 1053329 # Sample count of references to valid blocks.
< system.cpu.icache.avg_refs 7.515837 # Average number of references to valid blocks.
< system.cpu.icache.warmup_cycle 55992087000 # Cycle when the warmup percentage was hit.
< system.cpu.icache.occ_blocks::cpu.inst 510.984184 # Average occupied blocks per requestor
< system.cpu.icache.occ_percent::cpu.inst 0.998016 # Average percentage of cache occupancy
< system.cpu.icache.occ_percent::total 0.998016 # Average percentage of cache occupancy
< system.cpu.icache.ReadReq_hits::cpu.inst 7916649 # number of ReadReq hits
< system.cpu.icache.ReadReq_hits::total 7916649 # number of ReadReq hits
< system.cpu.icache.demand_hits::cpu.inst 7916649 # number of demand (read+write) hits
< system.cpu.icache.demand_hits::total 7916649 # number of demand (read+write) hits
< system.cpu.icache.overall_hits::cpu.inst 7916649 # number of overall hits
< system.cpu.icache.overall_hits::total 7916649 # number of overall hits
< system.cpu.icache.ReadReq_misses::cpu.inst 1117614 # number of ReadReq misses
< system.cpu.icache.ReadReq_misses::total 1117614 # number of ReadReq misses
< system.cpu.icache.demand_misses::cpu.inst 1117614 # number of demand (read+write) misses
< system.cpu.icache.demand_misses::total 1117614 # number of demand (read+write) misses
< system.cpu.icache.overall_misses::cpu.inst 1117614 # number of overall misses
< system.cpu.icache.overall_misses::total 1117614 # number of overall misses
< system.cpu.icache.ReadReq_miss_latency::cpu.inst 15123913488 # number of ReadReq miss cycles
< system.cpu.icache.ReadReq_miss_latency::total 15123913488 # number of ReadReq miss cycles
< system.cpu.icache.demand_miss_latency::cpu.inst 15123913488 # number of demand (read+write) miss cycles
< system.cpu.icache.demand_miss_latency::total 15123913488 # number of demand (read+write) miss cycles
< system.cpu.icache.overall_miss_latency::cpu.inst 15123913488 # number of overall miss cycles
< system.cpu.icache.overall_miss_latency::total 15123913488 # number of overall miss cycles
< system.cpu.icache.ReadReq_accesses::cpu.inst 9034263 # number of ReadReq accesses(hits+misses)
< system.cpu.icache.ReadReq_accesses::total 9034263 # number of ReadReq accesses(hits+misses)
< system.cpu.icache.demand_accesses::cpu.inst 9034263 # number of demand (read+write) accesses
< system.cpu.icache.demand_accesses::total 9034263 # number of demand (read+write) accesses
< system.cpu.icache.overall_accesses::cpu.inst 9034263 # number of overall (read+write) accesses
< system.cpu.icache.overall_accesses::total 9034263 # number of overall (read+write) accesses
< system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.123708 # miss rate for ReadReq accesses
< system.cpu.icache.ReadReq_miss_rate::total 0.123708 # miss rate for ReadReq accesses
< system.cpu.icache.demand_miss_rate::cpu.inst 0.123708 # miss rate for demand accesses
< system.cpu.icache.demand_miss_rate::total 0.123708 # miss rate for demand accesses
< system.cpu.icache.overall_miss_rate::cpu.inst 0.123708 # miss rate for overall accesses
< system.cpu.icache.overall_miss_rate::total 0.123708 # miss rate for overall accesses
< system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13532.322866 # average ReadReq miss latency
< system.cpu.icache.ReadReq_avg_miss_latency::total 13532.322866 # average ReadReq miss latency
< system.cpu.icache.demand_avg_miss_latency::cpu.inst 13532.322866 # average overall miss latency
< system.cpu.icache.demand_avg_miss_latency::total 13532.322866 # average overall miss latency
< system.cpu.icache.overall_avg_miss_latency::cpu.inst 13532.322866 # average overall miss latency
< system.cpu.icache.overall_avg_miss_latency::total 13532.322866 # average overall miss latency
< system.cpu.icache.blocked_cycles::no_mshrs 6872 # number of cycles access was blocked
---
> system.cpu.rob.rob_reads 1078294199 # The number of ROB reads
> system.cpu.rob.rob_writes 1662567045 # The number of ROB writes
> system.cpu.timesIdled 1221565 # Number of times that the entire CPU went into an idle state and unscheduled itself
> system.cpu.idleCycles 190018105 # Total number of cycles that the CPU has spent unscheduled due to idling
> system.cpu.quiesceCycles 9825731637 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
> system.cpu.committedInsts 407944006 # Number of Instructions Simulated
> system.cpu.committedOps 806380994 # Number of Ops (including micro ops) Simulated
> system.cpu.committedInsts_total 407944006 # Number of Instructions Simulated
> system.cpu.cpi 1.097949 # CPI: Cycles Per Instruction
> system.cpu.cpi_total 1.097949 # CPI: Total CPI of All Threads
> system.cpu.ipc 0.910789 # IPC: Instructions Per Cycle
> system.cpu.ipc_total 0.910789 # IPC: Total IPC of All Threads
> system.cpu.int_regfile_reads 1507043995 # number of integer regfile reads
> system.cpu.int_regfile_writes 976998949 # number of integer regfile writes
> system.cpu.fp_regfile_reads 54 # number of floating regfile reads
> system.cpu.misc_regfile_reads 264734619 # number of misc regfile reads
> system.cpu.misc_regfile_writes 402509 # number of misc regfile writes
> system.cpu.icache.replacements 1054256 # number of replacements
> system.cpu.icache.tagsinuse 510.988943 # Cycle average of tags in use
> system.cpu.icache.total_refs 7923866 # Total number of references to valid blocks.
> system.cpu.icache.sampled_refs 1054768 # Sample count of references to valid blocks.
> system.cpu.icache.avg_refs 7.512425 # Average number of references to valid blocks.
> system.cpu.icache.warmup_cycle 56004276000 # Cycle when the warmup percentage was hit.
> system.cpu.icache.occ_blocks::cpu.inst 510.988943 # Average occupied blocks per requestor
> system.cpu.icache.occ_percent::cpu.inst 0.998025 # Average percentage of cache occupancy
> system.cpu.icache.occ_percent::total 0.998025 # Average percentage of cache occupancy
> system.cpu.icache.ReadReq_hits::cpu.inst 7923866 # number of ReadReq hits
> system.cpu.icache.ReadReq_hits::total 7923866 # number of ReadReq hits
> system.cpu.icache.demand_hits::cpu.inst 7923866 # number of demand (read+write) hits
> system.cpu.icache.demand_hits::total 7923866 # number of demand (read+write) hits
> system.cpu.icache.overall_hits::cpu.inst 7923866 # number of overall hits
> system.cpu.icache.overall_hits::total 7923866 # number of overall hits
> system.cpu.icache.ReadReq_misses::cpu.inst 1118784 # number of ReadReq misses
> system.cpu.icache.ReadReq_misses::total 1118784 # number of ReadReq misses
> system.cpu.icache.demand_misses::cpu.inst 1118784 # number of demand (read+write) misses
> system.cpu.icache.demand_misses::total 1118784 # number of demand (read+write) misses
> system.cpu.icache.overall_misses::cpu.inst 1118784 # number of overall misses
> system.cpu.icache.overall_misses::total 1118784 # number of overall misses
> system.cpu.icache.ReadReq_miss_latency::cpu.inst 15167301487 # number of ReadReq miss cycles
> system.cpu.icache.ReadReq_miss_latency::total 15167301487 # number of ReadReq miss cycles
> system.cpu.icache.demand_miss_latency::cpu.inst 15167301487 # number of demand (read+write) miss cycles
> system.cpu.icache.demand_miss_latency::total 15167301487 # number of demand (read+write) miss cycles
> system.cpu.icache.overall_miss_latency::cpu.inst 15167301487 # number of overall miss cycles
> system.cpu.icache.overall_miss_latency::total 15167301487 # number of overall miss cycles
> system.cpu.icache.ReadReq_accesses::cpu.inst 9042650 # number of ReadReq accesses(hits+misses)
> system.cpu.icache.ReadReq_accesses::total 9042650 # number of ReadReq accesses(hits+misses)
> system.cpu.icache.demand_accesses::cpu.inst 9042650 # number of demand (read+write) accesses
> system.cpu.icache.demand_accesses::total 9042650 # number of demand (read+write) accesses
> system.cpu.icache.overall_accesses::cpu.inst 9042650 # number of overall (read+write) accesses
> system.cpu.icache.overall_accesses::total 9042650 # number of overall (read+write) accesses
> system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.123723 # miss rate for ReadReq accesses
> system.cpu.icache.ReadReq_miss_rate::total 0.123723 # miss rate for ReadReq accesses
> system.cpu.icache.demand_miss_rate::cpu.inst 0.123723 # miss rate for demand accesses
> system.cpu.icache.demand_miss_rate::total 0.123723 # miss rate for demand accesses
> system.cpu.icache.overall_miss_rate::cpu.inst 0.123723 # miss rate for overall accesses
> system.cpu.icache.overall_miss_rate::total 0.123723 # miss rate for overall accesses
> system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13556.952447 # average ReadReq miss latency
> system.cpu.icache.ReadReq_avg_miss_latency::total 13556.952447 # average ReadReq miss latency
> system.cpu.icache.demand_avg_miss_latency::cpu.inst 13556.952447 # average overall miss latency
> system.cpu.icache.demand_avg_miss_latency::total 13556.952447 # average overall miss latency
> system.cpu.icache.overall_avg_miss_latency::cpu.inst 13556.952447 # average overall miss latency
> system.cpu.icache.overall_avg_miss_latency::total 13556.952447 # average overall miss latency
> system.cpu.icache.blocked_cycles::no_mshrs 9830 # number of cycles access was blocked
628c628
< system.cpu.icache.blocked::no_mshrs 267 # number of cycles access was blocked
---
> system.cpu.icache.blocked::no_mshrs 292 # number of cycles access was blocked
630c630
< system.cpu.icache.avg_blocked_cycles::no_mshrs 25.737828 # average number of cycles each access was blocked
---
> system.cpu.icache.avg_blocked_cycles::no_mshrs 33.664384 # average number of cycles each access was blocked
634,663c634,663
< system.cpu.icache.ReadReq_mshr_hits::cpu.inst 61803 # number of ReadReq MSHR hits
< system.cpu.icache.ReadReq_mshr_hits::total 61803 # number of ReadReq MSHR hits
< system.cpu.icache.demand_mshr_hits::cpu.inst 61803 # number of demand (read+write) MSHR hits
< system.cpu.icache.demand_mshr_hits::total 61803 # number of demand (read+write) MSHR hits
< system.cpu.icache.overall_mshr_hits::cpu.inst 61803 # number of overall MSHR hits
< system.cpu.icache.overall_mshr_hits::total 61803 # number of overall MSHR hits
< system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1055811 # number of ReadReq MSHR misses
< system.cpu.icache.ReadReq_mshr_misses::total 1055811 # number of ReadReq MSHR misses
< system.cpu.icache.demand_mshr_misses::cpu.inst 1055811 # number of demand (read+write) MSHR misses
< system.cpu.icache.demand_mshr_misses::total 1055811 # number of demand (read+write) MSHR misses
< system.cpu.icache.overall_mshr_misses::cpu.inst 1055811 # number of overall MSHR misses
< system.cpu.icache.overall_mshr_misses::total 1055811 # number of overall MSHR misses
< system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 12467027488 # number of ReadReq MSHR miss cycles
< system.cpu.icache.ReadReq_mshr_miss_latency::total 12467027488 # number of ReadReq MSHR miss cycles
< system.cpu.icache.demand_mshr_miss_latency::cpu.inst 12467027488 # number of demand (read+write) MSHR miss cycles
< system.cpu.icache.demand_mshr_miss_latency::total 12467027488 # number of demand (read+write) MSHR miss cycles
< system.cpu.icache.overall_mshr_miss_latency::cpu.inst 12467027488 # number of overall MSHR miss cycles
< system.cpu.icache.overall_mshr_miss_latency::total 12467027488 # number of overall MSHR miss cycles
< system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.116867 # mshr miss rate for ReadReq accesses
< system.cpu.icache.ReadReq_mshr_miss_rate::total 0.116867 # mshr miss rate for ReadReq accesses
< system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.116867 # mshr miss rate for demand accesses
< system.cpu.icache.demand_mshr_miss_rate::total 0.116867 # mshr miss rate for demand accesses
< system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.116867 # mshr miss rate for overall accesses
< system.cpu.icache.overall_mshr_miss_rate::total 0.116867 # mshr miss rate for overall accesses
< system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11808.010608 # average ReadReq mshr miss latency
< system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11808.010608 # average ReadReq mshr miss latency
< system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11808.010608 # average overall mshr miss latency
< system.cpu.icache.demand_avg_mshr_miss_latency::total 11808.010608 # average overall mshr miss latency
< system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11808.010608 # average overall mshr miss latency
< system.cpu.icache.overall_avg_mshr_miss_latency::total 11808.010608 # average overall mshr miss latency
---
> system.cpu.icache.ReadReq_mshr_hits::cpu.inst 61527 # number of ReadReq MSHR hits
> system.cpu.icache.ReadReq_mshr_hits::total 61527 # number of ReadReq MSHR hits
> system.cpu.icache.demand_mshr_hits::cpu.inst 61527 # number of demand (read+write) MSHR hits
> system.cpu.icache.demand_mshr_hits::total 61527 # number of demand (read+write) MSHR hits
> system.cpu.icache.overall_mshr_hits::cpu.inst 61527 # number of overall MSHR hits
> system.cpu.icache.overall_mshr_hits::total 61527 # number of overall MSHR hits
> system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1057257 # number of ReadReq MSHR misses
> system.cpu.icache.ReadReq_mshr_misses::total 1057257 # number of ReadReq MSHR misses
> system.cpu.icache.demand_mshr_misses::cpu.inst 1057257 # number of demand (read+write) MSHR misses
> system.cpu.icache.demand_mshr_misses::total 1057257 # number of demand (read+write) MSHR misses
> system.cpu.icache.overall_mshr_misses::cpu.inst 1057257 # number of overall MSHR misses
> system.cpu.icache.overall_mshr_misses::total 1057257 # number of overall MSHR misses
> system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 12498307487 # number of ReadReq MSHR miss cycles
> system.cpu.icache.ReadReq_mshr_miss_latency::total 12498307487 # number of ReadReq MSHR miss cycles
> system.cpu.icache.demand_mshr_miss_latency::cpu.inst 12498307487 # number of demand (read+write) MSHR miss cycles
> system.cpu.icache.demand_mshr_miss_latency::total 12498307487 # number of demand (read+write) MSHR miss cycles
> system.cpu.icache.overall_mshr_miss_latency::cpu.inst 12498307487 # number of overall MSHR miss cycles
> system.cpu.icache.overall_mshr_miss_latency::total 12498307487 # number of overall MSHR miss cycles
> system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.116919 # mshr miss rate for ReadReq accesses
> system.cpu.icache.ReadReq_mshr_miss_rate::total 0.116919 # mshr miss rate for ReadReq accesses
> system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.116919 # mshr miss rate for demand accesses
> system.cpu.icache.demand_mshr_miss_rate::total 0.116919 # mshr miss rate for demand accesses
> system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.116919 # mshr miss rate for overall accesses
> system.cpu.icache.overall_mshr_miss_rate::total 0.116919 # mshr miss rate for overall accesses
> system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11821.446902 # average ReadReq mshr miss latency
> system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11821.446902 # average ReadReq mshr miss latency
> system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11821.446902 # average overall mshr miss latency
> system.cpu.icache.demand_avg_mshr_miss_latency::total 11821.446902 # average overall mshr miss latency
> system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11821.446902 # average overall mshr miss latency
> system.cpu.icache.overall_avg_mshr_miss_latency::total 11821.446902 # average overall mshr miss latency
665,675c665,675
< system.cpu.itb_walker_cache.replacements 9172 # number of replacements
< system.cpu.itb_walker_cache.tagsinuse 6.015892 # Cycle average of tags in use
< system.cpu.itb_walker_cache.total_refs 26549 # Total number of references to valid blocks.
< system.cpu.itb_walker_cache.sampled_refs 9185 # Sample count of references to valid blocks.
< system.cpu.itb_walker_cache.avg_refs 2.890474 # Average number of references to valid blocks.
< system.cpu.itb_walker_cache.warmup_cycle 5104159763000 # Cycle when the warmup percentage was hit.
< system.cpu.itb_walker_cache.occ_blocks::cpu.itb.walker 6.015892 # Average occupied blocks per requestor
< system.cpu.itb_walker_cache.occ_percent::cpu.itb.walker 0.375993 # Average percentage of cache occupancy
< system.cpu.itb_walker_cache.occ_percent::total 0.375993 # Average percentage of cache occupancy
< system.cpu.itb_walker_cache.ReadReq_hits::cpu.itb.walker 26666 # number of ReadReq hits
< system.cpu.itb_walker_cache.ReadReq_hits::total 26666 # number of ReadReq hits
---
> system.cpu.itb_walker_cache.replacements 9287 # number of replacements
> system.cpu.itb_walker_cache.tagsinuse 6.016215 # Cycle average of tags in use
> system.cpu.itb_walker_cache.total_refs 26989 # Total number of references to valid blocks.
> system.cpu.itb_walker_cache.sampled_refs 9300 # Sample count of references to valid blocks.
> system.cpu.itb_walker_cache.avg_refs 2.902043 # Average number of references to valid blocks.
> system.cpu.itb_walker_cache.warmup_cycle 5102704183500 # Cycle when the warmup percentage was hit.
> system.cpu.itb_walker_cache.occ_blocks::cpu.itb.walker 6.016215 # Average occupied blocks per requestor
> system.cpu.itb_walker_cache.occ_percent::cpu.itb.walker 0.376013 # Average percentage of cache occupancy
> system.cpu.itb_walker_cache.occ_percent::total 0.376013 # Average percentage of cache occupancy
> system.cpu.itb_walker_cache.ReadReq_hits::cpu.itb.walker 27015 # number of ReadReq hits
> system.cpu.itb_walker_cache.ReadReq_hits::total 27015 # number of ReadReq hits
678,695c678,695
< system.cpu.itb_walker_cache.demand_hits::cpu.itb.walker 26668 # number of demand (read+write) hits
< system.cpu.itb_walker_cache.demand_hits::total 26668 # number of demand (read+write) hits
< system.cpu.itb_walker_cache.overall_hits::cpu.itb.walker 26668 # number of overall hits
< system.cpu.itb_walker_cache.overall_hits::total 26668 # number of overall hits
< system.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker 10048 # number of ReadReq misses
< system.cpu.itb_walker_cache.ReadReq_misses::total 10048 # number of ReadReq misses
< system.cpu.itb_walker_cache.demand_misses::cpu.itb.walker 10048 # number of demand (read+write) misses
< system.cpu.itb_walker_cache.demand_misses::total 10048 # number of demand (read+write) misses
< system.cpu.itb_walker_cache.overall_misses::cpu.itb.walker 10048 # number of overall misses
< system.cpu.itb_walker_cache.overall_misses::total 10048 # number of overall misses
< system.cpu.itb_walker_cache.ReadReq_miss_latency::cpu.itb.walker 111185500 # number of ReadReq miss cycles
< system.cpu.itb_walker_cache.ReadReq_miss_latency::total 111185500 # number of ReadReq miss cycles
< system.cpu.itb_walker_cache.demand_miss_latency::cpu.itb.walker 111185500 # number of demand (read+write) miss cycles
< system.cpu.itb_walker_cache.demand_miss_latency::total 111185500 # number of demand (read+write) miss cycles
< system.cpu.itb_walker_cache.overall_miss_latency::cpu.itb.walker 111185500 # number of overall miss cycles
< system.cpu.itb_walker_cache.overall_miss_latency::total 111185500 # number of overall miss cycles
< system.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker 36714 # number of ReadReq accesses(hits+misses)
< system.cpu.itb_walker_cache.ReadReq_accesses::total 36714 # number of ReadReq accesses(hits+misses)
---
> system.cpu.itb_walker_cache.demand_hits::cpu.itb.walker 27017 # number of demand (read+write) hits
> system.cpu.itb_walker_cache.demand_hits::total 27017 # number of demand (read+write) hits
> system.cpu.itb_walker_cache.overall_hits::cpu.itb.walker 27017 # number of overall hits
> system.cpu.itb_walker_cache.overall_hits::total 27017 # number of overall hits
> system.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker 10179 # number of ReadReq misses
> system.cpu.itb_walker_cache.ReadReq_misses::total 10179 # number of ReadReq misses
> system.cpu.itb_walker_cache.demand_misses::cpu.itb.walker 10179 # number of demand (read+write) misses
> system.cpu.itb_walker_cache.demand_misses::total 10179 # number of demand (read+write) misses
> system.cpu.itb_walker_cache.overall_misses::cpu.itb.walker 10179 # number of overall misses
> system.cpu.itb_walker_cache.overall_misses::total 10179 # number of overall misses
> system.cpu.itb_walker_cache.ReadReq_miss_latency::cpu.itb.walker 111301500 # number of ReadReq miss cycles
> system.cpu.itb_walker_cache.ReadReq_miss_latency::total 111301500 # number of ReadReq miss cycles
> system.cpu.itb_walker_cache.demand_miss_latency::cpu.itb.walker 111301500 # number of demand (read+write) miss cycles
> system.cpu.itb_walker_cache.demand_miss_latency::total 111301500 # number of demand (read+write) miss cycles
> system.cpu.itb_walker_cache.overall_miss_latency::cpu.itb.walker 111301500 # number of overall miss cycles
> system.cpu.itb_walker_cache.overall_miss_latency::total 111301500 # number of overall miss cycles
> system.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker 37194 # number of ReadReq accesses(hits+misses)
> system.cpu.itb_walker_cache.ReadReq_accesses::total 37194 # number of ReadReq accesses(hits+misses)
698,713c698,713
< system.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker 36716 # number of demand (read+write) accesses
< system.cpu.itb_walker_cache.demand_accesses::total 36716 # number of demand (read+write) accesses
< system.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker 36716 # number of overall (read+write) accesses
< system.cpu.itb_walker_cache.overall_accesses::total 36716 # number of overall (read+write) accesses
< system.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker 0.273683 # miss rate for ReadReq accesses
< system.cpu.itb_walker_cache.ReadReq_miss_rate::total 0.273683 # miss rate for ReadReq accesses
< system.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker 0.273668 # miss rate for demand accesses
< system.cpu.itb_walker_cache.demand_miss_rate::total 0.273668 # miss rate for demand accesses
< system.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker 0.273668 # miss rate for overall accesses
< system.cpu.itb_walker_cache.overall_miss_rate::total 0.273668 # miss rate for overall accesses
< system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::cpu.itb.walker 11065.435908 # average ReadReq miss latency
< system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 11065.435908 # average ReadReq miss latency
< system.cpu.itb_walker_cache.demand_avg_miss_latency::cpu.itb.walker 11065.435908 # average overall miss latency
< system.cpu.itb_walker_cache.demand_avg_miss_latency::total 11065.435908 # average overall miss latency
< system.cpu.itb_walker_cache.overall_avg_miss_latency::cpu.itb.walker 11065.435908 # average overall miss latency
< system.cpu.itb_walker_cache.overall_avg_miss_latency::total 11065.435908 # average overall miss latency
---
> system.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker 37196 # number of demand (read+write) accesses
> system.cpu.itb_walker_cache.demand_accesses::total 37196 # number of demand (read+write) accesses
> system.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker 37196 # number of overall (read+write) accesses
> system.cpu.itb_walker_cache.overall_accesses::total 37196 # number of overall (read+write) accesses
> system.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker 0.273673 # miss rate for ReadReq accesses
> system.cpu.itb_walker_cache.ReadReq_miss_rate::total 0.273673 # miss rate for ReadReq accesses
> system.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker 0.273658 # miss rate for demand accesses
> system.cpu.itb_walker_cache.demand_miss_rate::total 0.273658 # miss rate for demand accesses
> system.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker 0.273658 # miss rate for overall accesses
> system.cpu.itb_walker_cache.overall_miss_rate::total 0.273658 # miss rate for overall accesses
> system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::cpu.itb.walker 10934.423814 # average ReadReq miss latency
> system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 10934.423814 # average ReadReq miss latency
> system.cpu.itb_walker_cache.demand_avg_miss_latency::cpu.itb.walker 10934.423814 # average overall miss latency
> system.cpu.itb_walker_cache.demand_avg_miss_latency::total 10934.423814 # average overall miss latency
> system.cpu.itb_walker_cache.overall_avg_miss_latency::cpu.itb.walker 10934.423814 # average overall miss latency
> system.cpu.itb_walker_cache.overall_avg_miss_latency::total 10934.423814 # average overall miss latency
722,747c722,747
< system.cpu.itb_walker_cache.writebacks::writebacks 1844 # number of writebacks
< system.cpu.itb_walker_cache.writebacks::total 1844 # number of writebacks
< system.cpu.itb_walker_cache.ReadReq_mshr_misses::cpu.itb.walker 10048 # number of ReadReq MSHR misses
< system.cpu.itb_walker_cache.ReadReq_mshr_misses::total 10048 # number of ReadReq MSHR misses
< system.cpu.itb_walker_cache.demand_mshr_misses::cpu.itb.walker 10048 # number of demand (read+write) MSHR misses
< system.cpu.itb_walker_cache.demand_mshr_misses::total 10048 # number of demand (read+write) MSHR misses
< system.cpu.itb_walker_cache.overall_mshr_misses::cpu.itb.walker 10048 # number of overall MSHR misses
< system.cpu.itb_walker_cache.overall_mshr_misses::total 10048 # number of overall MSHR misses
< system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::cpu.itb.walker 91089500 # number of ReadReq MSHR miss cycles
< system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total 91089500 # number of ReadReq MSHR miss cycles
< system.cpu.itb_walker_cache.demand_mshr_miss_latency::cpu.itb.walker 91089500 # number of demand (read+write) MSHR miss cycles
< system.cpu.itb_walker_cache.demand_mshr_miss_latency::total 91089500 # number of demand (read+write) MSHR miss cycles
< system.cpu.itb_walker_cache.overall_mshr_miss_latency::cpu.itb.walker 91089500 # number of overall MSHR miss cycles
< system.cpu.itb_walker_cache.overall_mshr_miss_latency::total 91089500 # number of overall MSHR miss cycles
< system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.273683 # mshr miss rate for ReadReq accesses
< system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total 0.273683 # mshr miss rate for ReadReq accesses
< system.cpu.itb_walker_cache.demand_mshr_miss_rate::cpu.itb.walker 0.273668 # mshr miss rate for demand accesses
< system.cpu.itb_walker_cache.demand_mshr_miss_rate::total 0.273668 # mshr miss rate for demand accesses
< system.cpu.itb_walker_cache.overall_mshr_miss_rate::cpu.itb.walker 0.273668 # mshr miss rate for overall accesses
< system.cpu.itb_walker_cache.overall_mshr_miss_rate::total 0.273668 # mshr miss rate for overall accesses
< system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 9065.435908 # average ReadReq mshr miss latency
< system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 9065.435908 # average ReadReq mshr miss latency
< system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::cpu.itb.walker 9065.435908 # average overall mshr miss latency
< system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 9065.435908 # average overall mshr miss latency
< system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::cpu.itb.walker 9065.435908 # average overall mshr miss latency
< system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 9065.435908 # average overall mshr miss latency
---
> system.cpu.itb_walker_cache.writebacks::writebacks 1896 # number of writebacks
> system.cpu.itb_walker_cache.writebacks::total 1896 # number of writebacks
> system.cpu.itb_walker_cache.ReadReq_mshr_misses::cpu.itb.walker 10179 # number of ReadReq MSHR misses
> system.cpu.itb_walker_cache.ReadReq_mshr_misses::total 10179 # number of ReadReq MSHR misses
> system.cpu.itb_walker_cache.demand_mshr_misses::cpu.itb.walker 10179 # number of demand (read+write) MSHR misses
> system.cpu.itb_walker_cache.demand_mshr_misses::total 10179 # number of demand (read+write) MSHR misses
> system.cpu.itb_walker_cache.overall_mshr_misses::cpu.itb.walker 10179 # number of overall MSHR misses
> system.cpu.itb_walker_cache.overall_mshr_misses::total 10179 # number of overall MSHR misses
> system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::cpu.itb.walker 90943500 # number of ReadReq MSHR miss cycles
> system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total 90943500 # number of ReadReq MSHR miss cycles
> system.cpu.itb_walker_cache.demand_mshr_miss_latency::cpu.itb.walker 90943500 # number of demand (read+write) MSHR miss cycles
> system.cpu.itb_walker_cache.demand_mshr_miss_latency::total 90943500 # number of demand (read+write) MSHR miss cycles
> system.cpu.itb_walker_cache.overall_mshr_miss_latency::cpu.itb.walker 90943500 # number of overall MSHR miss cycles
> system.cpu.itb_walker_cache.overall_mshr_miss_latency::total 90943500 # number of overall MSHR miss cycles
> system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.273673 # mshr miss rate for ReadReq accesses
> system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total 0.273673 # mshr miss rate for ReadReq accesses
> system.cpu.itb_walker_cache.demand_mshr_miss_rate::cpu.itb.walker 0.273658 # mshr miss rate for demand accesses
> system.cpu.itb_walker_cache.demand_mshr_miss_rate::total 0.273658 # mshr miss rate for demand accesses
> system.cpu.itb_walker_cache.overall_mshr_miss_rate::cpu.itb.walker 0.273658 # mshr miss rate for overall accesses
> system.cpu.itb_walker_cache.overall_mshr_miss_rate::total 0.273658 # mshr miss rate for overall accesses
> system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 8934.423814 # average ReadReq mshr miss latency
> system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 8934.423814 # average ReadReq mshr miss latency
> system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::cpu.itb.walker 8934.423814 # average overall mshr miss latency
> system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 8934.423814 # average overall mshr miss latency
> system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::cpu.itb.walker 8934.423814 # average overall mshr miss latency
> system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 8934.423814 # average overall mshr miss latency
749,793c749,793
< system.cpu.dtb_walker_cache.replacements 111590 # number of replacements
< system.cpu.dtb_walker_cache.tagsinuse 11.995325 # Cycle average of tags in use
< system.cpu.dtb_walker_cache.total_refs 130038 # Total number of references to valid blocks.
< system.cpu.dtb_walker_cache.sampled_refs 111605 # Sample count of references to valid blocks.
< system.cpu.dtb_walker_cache.avg_refs 1.165163 # Average number of references to valid blocks.
< system.cpu.dtb_walker_cache.warmup_cycle 5100439779500 # Cycle when the warmup percentage was hit.
< system.cpu.dtb_walker_cache.occ_blocks::cpu.dtb.walker 11.995325 # Average occupied blocks per requestor
< system.cpu.dtb_walker_cache.occ_percent::cpu.dtb.walker 0.749708 # Average percentage of cache occupancy
< system.cpu.dtb_walker_cache.occ_percent::total 0.749708 # Average percentage of cache occupancy
< system.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker 130049 # number of ReadReq hits
< system.cpu.dtb_walker_cache.ReadReq_hits::total 130049 # number of ReadReq hits
< system.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker 130049 # number of demand (read+write) hits
< system.cpu.dtb_walker_cache.demand_hits::total 130049 # number of demand (read+write) hits
< system.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker 130049 # number of overall hits
< system.cpu.dtb_walker_cache.overall_hits::total 130049 # number of overall hits
< system.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker 112651 # number of ReadReq misses
< system.cpu.dtb_walker_cache.ReadReq_misses::total 112651 # number of ReadReq misses
< system.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker 112651 # number of demand (read+write) misses
< system.cpu.dtb_walker_cache.demand_misses::total 112651 # number of demand (read+write) misses
< system.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker 112651 # number of overall misses
< system.cpu.dtb_walker_cache.overall_misses::total 112651 # number of overall misses
< system.cpu.dtb_walker_cache.ReadReq_miss_latency::cpu.dtb.walker 1400311500 # number of ReadReq miss cycles
< system.cpu.dtb_walker_cache.ReadReq_miss_latency::total 1400311500 # number of ReadReq miss cycles
< system.cpu.dtb_walker_cache.demand_miss_latency::cpu.dtb.walker 1400311500 # number of demand (read+write) miss cycles
< system.cpu.dtb_walker_cache.demand_miss_latency::total 1400311500 # number of demand (read+write) miss cycles
< system.cpu.dtb_walker_cache.overall_miss_latency::cpu.dtb.walker 1400311500 # number of overall miss cycles
< system.cpu.dtb_walker_cache.overall_miss_latency::total 1400311500 # number of overall miss cycles
< system.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker 242700 # number of ReadReq accesses(hits+misses)
< system.cpu.dtb_walker_cache.ReadReq_accesses::total 242700 # number of ReadReq accesses(hits+misses)
< system.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker 242700 # number of demand (read+write) accesses
< system.cpu.dtb_walker_cache.demand_accesses::total 242700 # number of demand (read+write) accesses
< system.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker 242700 # number of overall (read+write) accesses
< system.cpu.dtb_walker_cache.overall_accesses::total 242700 # number of overall (read+write) accesses
< system.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker 0.464157 # miss rate for ReadReq accesses
< system.cpu.dtb_walker_cache.ReadReq_miss_rate::total 0.464157 # miss rate for ReadReq accesses
< system.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker 0.464157 # miss rate for demand accesses
< system.cpu.dtb_walker_cache.demand_miss_rate::total 0.464157 # miss rate for demand accesses
< system.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker 0.464157 # miss rate for overall accesses
< system.cpu.dtb_walker_cache.overall_miss_rate::total 0.464157 # miss rate for overall accesses
< system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::cpu.dtb.walker 12430.528801 # average ReadReq miss latency
< system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 12430.528801 # average ReadReq miss latency
< system.cpu.dtb_walker_cache.demand_avg_miss_latency::cpu.dtb.walker 12430.528801 # average overall miss latency
< system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 12430.528801 # average overall miss latency
< system.cpu.dtb_walker_cache.overall_avg_miss_latency::cpu.dtb.walker 12430.528801 # average overall miss latency
< system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 12430.528801 # average overall miss latency
---
> system.cpu.dtb_walker_cache.replacements 108224 # number of replacements
> system.cpu.dtb_walker_cache.tagsinuse 12.929654 # Cycle average of tags in use
> system.cpu.dtb_walker_cache.total_refs 137412 # Total number of references to valid blocks.
> system.cpu.dtb_walker_cache.sampled_refs 108239 # Sample count of references to valid blocks.
> system.cpu.dtb_walker_cache.avg_refs 1.269524 # Average number of references to valid blocks.
> system.cpu.dtb_walker_cache.warmup_cycle 5100455706500 # Cycle when the warmup percentage was hit.
> system.cpu.dtb_walker_cache.occ_blocks::cpu.dtb.walker 12.929654 # Average occupied blocks per requestor
> system.cpu.dtb_walker_cache.occ_percent::cpu.dtb.walker 0.808103 # Average percentage of cache occupancy
> system.cpu.dtb_walker_cache.occ_percent::total 0.808103 # Average percentage of cache occupancy
> system.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker 137417 # number of ReadReq hits
> system.cpu.dtb_walker_cache.ReadReq_hits::total 137417 # number of ReadReq hits
> system.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker 137417 # number of demand (read+write) hits
> system.cpu.dtb_walker_cache.demand_hits::total 137417 # number of demand (read+write) hits
> system.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker 137417 # number of overall hits
> system.cpu.dtb_walker_cache.overall_hits::total 137417 # number of overall hits
> system.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker 109249 # number of ReadReq misses
> system.cpu.dtb_walker_cache.ReadReq_misses::total 109249 # number of ReadReq misses
> system.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker 109249 # number of demand (read+write) misses
> system.cpu.dtb_walker_cache.demand_misses::total 109249 # number of demand (read+write) misses
> system.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker 109249 # number of overall misses
> system.cpu.dtb_walker_cache.overall_misses::total 109249 # number of overall misses
> system.cpu.dtb_walker_cache.ReadReq_miss_latency::cpu.dtb.walker 1361810000 # number of ReadReq miss cycles
> system.cpu.dtb_walker_cache.ReadReq_miss_latency::total 1361810000 # number of ReadReq miss cycles
> system.cpu.dtb_walker_cache.demand_miss_latency::cpu.dtb.walker 1361810000 # number of demand (read+write) miss cycles
> system.cpu.dtb_walker_cache.demand_miss_latency::total 1361810000 # number of demand (read+write) miss cycles
> system.cpu.dtb_walker_cache.overall_miss_latency::cpu.dtb.walker 1361810000 # number of overall miss cycles
> system.cpu.dtb_walker_cache.overall_miss_latency::total 1361810000 # number of overall miss cycles
> system.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker 246666 # number of ReadReq accesses(hits+misses)
> system.cpu.dtb_walker_cache.ReadReq_accesses::total 246666 # number of ReadReq accesses(hits+misses)
> system.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker 246666 # number of demand (read+write) accesses
> system.cpu.dtb_walker_cache.demand_accesses::total 246666 # number of demand (read+write) accesses
> system.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker 246666 # number of overall (read+write) accesses
> system.cpu.dtb_walker_cache.overall_accesses::total 246666 # number of overall (read+write) accesses
> system.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker 0.442903 # miss rate for ReadReq accesses
> system.cpu.dtb_walker_cache.ReadReq_miss_rate::total 0.442903 # miss rate for ReadReq accesses
> system.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker 0.442903 # miss rate for demand accesses
> system.cpu.dtb_walker_cache.demand_miss_rate::total 0.442903 # miss rate for demand accesses
> system.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker 0.442903 # miss rate for overall accesses
> system.cpu.dtb_walker_cache.overall_miss_rate::total 0.442903 # miss rate for overall accesses
> system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::cpu.dtb.walker 12465.194189 # average ReadReq miss latency
> system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 12465.194189 # average ReadReq miss latency
> system.cpu.dtb_walker_cache.demand_avg_miss_latency::cpu.dtb.walker 12465.194189 # average overall miss latency
> system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 12465.194189 # average overall miss latency
> system.cpu.dtb_walker_cache.overall_avg_miss_latency::cpu.dtb.walker 12465.194189 # average overall miss latency
> system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 12465.194189 # average overall miss latency
802,827c802,827
< system.cpu.dtb_walker_cache.writebacks::writebacks 35078 # number of writebacks
< system.cpu.dtb_walker_cache.writebacks::total 35078 # number of writebacks
< system.cpu.dtb_walker_cache.ReadReq_mshr_misses::cpu.dtb.walker 112651 # number of ReadReq MSHR misses
< system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total 112651 # number of ReadReq MSHR misses
< system.cpu.dtb_walker_cache.demand_mshr_misses::cpu.dtb.walker 112651 # number of demand (read+write) MSHR misses
< system.cpu.dtb_walker_cache.demand_mshr_misses::total 112651 # number of demand (read+write) MSHR misses
< system.cpu.dtb_walker_cache.overall_mshr_misses::cpu.dtb.walker 112651 # number of overall MSHR misses
< system.cpu.dtb_walker_cache.overall_mshr_misses::total 112651 # number of overall MSHR misses
< system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 1175009500 # number of ReadReq MSHR miss cycles
< system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total 1175009500 # number of ReadReq MSHR miss cycles
< system.cpu.dtb_walker_cache.demand_mshr_miss_latency::cpu.dtb.walker 1175009500 # number of demand (read+write) MSHR miss cycles
< system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total 1175009500 # number of demand (read+write) MSHR miss cycles
< system.cpu.dtb_walker_cache.overall_mshr_miss_latency::cpu.dtb.walker 1175009500 # number of overall MSHR miss cycles
< system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total 1175009500 # number of overall MSHR miss cycles
< system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.464157 # mshr miss rate for ReadReq accesses
< system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total 0.464157 # mshr miss rate for ReadReq accesses
< system.cpu.dtb_walker_cache.demand_mshr_miss_rate::cpu.dtb.walker 0.464157 # mshr miss rate for demand accesses
< system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total 0.464157 # mshr miss rate for demand accesses
< system.cpu.dtb_walker_cache.overall_mshr_miss_rate::cpu.dtb.walker 0.464157 # mshr miss rate for overall accesses
< system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total 0.464157 # mshr miss rate for overall accesses
< system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 10430.528801 # average ReadReq mshr miss latency
< system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10430.528801 # average ReadReq mshr miss latency
< system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 10430.528801 # average overall mshr miss latency
< system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 10430.528801 # average overall mshr miss latency
< system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 10430.528801 # average overall mshr miss latency
< system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 10430.528801 # average overall mshr miss latency
---
> system.cpu.dtb_walker_cache.writebacks::writebacks 34685 # number of writebacks
> system.cpu.dtb_walker_cache.writebacks::total 34685 # number of writebacks
> system.cpu.dtb_walker_cache.ReadReq_mshr_misses::cpu.dtb.walker 109249 # number of ReadReq MSHR misses
> system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total 109249 # number of ReadReq MSHR misses
> system.cpu.dtb_walker_cache.demand_mshr_misses::cpu.dtb.walker 109249 # number of demand (read+write) MSHR misses
> system.cpu.dtb_walker_cache.demand_mshr_misses::total 109249 # number of demand (read+write) MSHR misses
> system.cpu.dtb_walker_cache.overall_mshr_misses::cpu.dtb.walker 109249 # number of overall MSHR misses
> system.cpu.dtb_walker_cache.overall_mshr_misses::total 109249 # number of overall MSHR misses
> system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 1143312000 # number of ReadReq MSHR miss cycles
> system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total 1143312000 # number of ReadReq MSHR miss cycles
> system.cpu.dtb_walker_cache.demand_mshr_miss_latency::cpu.dtb.walker 1143312000 # number of demand (read+write) MSHR miss cycles
> system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total 1143312000 # number of demand (read+write) MSHR miss cycles
> system.cpu.dtb_walker_cache.overall_mshr_miss_latency::cpu.dtb.walker 1143312000 # number of overall MSHR miss cycles
> system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total 1143312000 # number of overall MSHR miss cycles
> system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.442903 # mshr miss rate for ReadReq accesses
> system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total 0.442903 # mshr miss rate for ReadReq accesses
> system.cpu.dtb_walker_cache.demand_mshr_miss_rate::cpu.dtb.walker 0.442903 # mshr miss rate for demand accesses
> system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total 0.442903 # mshr miss rate for demand accesses
> system.cpu.dtb_walker_cache.overall_mshr_miss_rate::cpu.dtb.walker 0.442903 # mshr miss rate for overall accesses
> system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total 0.442903 # mshr miss rate for overall accesses
> system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 10465.194189 # average ReadReq mshr miss latency
> system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10465.194189 # average ReadReq mshr miss latency
> system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 10465.194189 # average overall mshr miss latency
> system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 10465.194189 # average overall mshr miss latency
> system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 10465.194189 # average overall mshr miss latency
> system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 10465.194189 # average overall mshr miss latency
829,833c829,833
< system.cpu.dcache.replacements 1661569 # number of replacements
< system.cpu.dcache.tagsinuse 511.994847 # Cycle average of tags in use
< system.cpu.dcache.total_refs 19098471 # Total number of references to valid blocks.
< system.cpu.dcache.sampled_refs 1662081 # Sample count of references to valid blocks.
< system.cpu.dcache.avg_refs 11.490698 # Average number of references to valid blocks.
---
> system.cpu.dcache.replacements 1662857 # number of replacements
> system.cpu.dcache.tagsinuse 511.994597 # Cycle average of tags in use
> system.cpu.dcache.total_refs 19099158 # Total number of references to valid blocks.
> system.cpu.dcache.sampled_refs 1663369 # Sample count of references to valid blocks.
> system.cpu.dcache.avg_refs 11.482214 # Average number of references to valid blocks.
835,886c835,886
< system.cpu.dcache.occ_blocks::cpu.data 511.994847 # Average occupied blocks per requestor
< system.cpu.dcache.occ_percent::cpu.data 0.999990 # Average percentage of cache occupancy
< system.cpu.dcache.occ_percent::total 0.999990 # Average percentage of cache occupancy
< system.cpu.dcache.ReadReq_hits::cpu.data 11004011 # number of ReadReq hits
< system.cpu.dcache.ReadReq_hits::total 11004011 # number of ReadReq hits
< system.cpu.dcache.WriteReq_hits::cpu.data 8089317 # number of WriteReq hits
< system.cpu.dcache.WriteReq_hits::total 8089317 # number of WriteReq hits
< system.cpu.dcache.demand_hits::cpu.data 19093328 # number of demand (read+write) hits
< system.cpu.dcache.demand_hits::total 19093328 # number of demand (read+write) hits
< system.cpu.dcache.overall_hits::cpu.data 19093328 # number of overall hits
< system.cpu.dcache.overall_hits::total 19093328 # number of overall hits
< system.cpu.dcache.ReadReq_misses::cpu.data 2239016 # number of ReadReq misses
< system.cpu.dcache.ReadReq_misses::total 2239016 # number of ReadReq misses
< system.cpu.dcache.WriteReq_misses::cpu.data 318822 # number of WriteReq misses
< system.cpu.dcache.WriteReq_misses::total 318822 # number of WriteReq misses
< system.cpu.dcache.demand_misses::cpu.data 2557838 # number of demand (read+write) misses
< system.cpu.dcache.demand_misses::total 2557838 # number of demand (read+write) misses
< system.cpu.dcache.overall_misses::cpu.data 2557838 # number of overall misses
< system.cpu.dcache.overall_misses::total 2557838 # number of overall misses
< system.cpu.dcache.ReadReq_miss_latency::cpu.data 31972900500 # number of ReadReq miss cycles
< system.cpu.dcache.ReadReq_miss_latency::total 31972900500 # number of ReadReq miss cycles
< system.cpu.dcache.WriteReq_miss_latency::cpu.data 9624592994 # number of WriteReq miss cycles
< system.cpu.dcache.WriteReq_miss_latency::total 9624592994 # number of WriteReq miss cycles
< system.cpu.dcache.demand_miss_latency::cpu.data 41597493494 # number of demand (read+write) miss cycles
< system.cpu.dcache.demand_miss_latency::total 41597493494 # number of demand (read+write) miss cycles
< system.cpu.dcache.overall_miss_latency::cpu.data 41597493494 # number of overall miss cycles
< system.cpu.dcache.overall_miss_latency::total 41597493494 # number of overall miss cycles
< system.cpu.dcache.ReadReq_accesses::cpu.data 13243027 # number of ReadReq accesses(hits+misses)
< system.cpu.dcache.ReadReq_accesses::total 13243027 # number of ReadReq accesses(hits+misses)
< system.cpu.dcache.WriteReq_accesses::cpu.data 8408139 # number of WriteReq accesses(hits+misses)
< system.cpu.dcache.WriteReq_accesses::total 8408139 # number of WriteReq accesses(hits+misses)
< system.cpu.dcache.demand_accesses::cpu.data 21651166 # number of demand (read+write) accesses
< system.cpu.dcache.demand_accesses::total 21651166 # number of demand (read+write) accesses
< system.cpu.dcache.overall_accesses::cpu.data 21651166 # number of overall (read+write) accesses
< system.cpu.dcache.overall_accesses::total 21651166 # number of overall (read+write) accesses
< system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.169071 # miss rate for ReadReq accesses
< system.cpu.dcache.ReadReq_miss_rate::total 0.169071 # miss rate for ReadReq accesses
< system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.037918 # miss rate for WriteReq accesses
< system.cpu.dcache.WriteReq_miss_rate::total 0.037918 # miss rate for WriteReq accesses
< system.cpu.dcache.demand_miss_rate::cpu.data 0.118139 # miss rate for demand accesses
< system.cpu.dcache.demand_miss_rate::total 0.118139 # miss rate for demand accesses
< system.cpu.dcache.overall_miss_rate::cpu.data 0.118139 # miss rate for overall accesses
< system.cpu.dcache.overall_miss_rate::total 0.118139 # miss rate for overall accesses
< system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14279.889246 # average ReadReq miss latency
< system.cpu.dcache.ReadReq_avg_miss_latency::total 14279.889246 # average ReadReq miss latency
< system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 30187.982617 # average WriteReq miss latency
< system.cpu.dcache.WriteReq_avg_miss_latency::total 30187.982617 # average WriteReq miss latency
< system.cpu.dcache.demand_avg_miss_latency::cpu.data 16262.755301 # average overall miss latency
< system.cpu.dcache.demand_avg_miss_latency::total 16262.755301 # average overall miss latency
< system.cpu.dcache.overall_avg_miss_latency::cpu.data 16262.755301 # average overall miss latency
< system.cpu.dcache.overall_avg_miss_latency::total 16262.755301 # average overall miss latency
< system.cpu.dcache.blocked_cycles::no_mshrs 404649 # number of cycles access was blocked
---
> system.cpu.dcache.occ_blocks::cpu.data 511.994597 # Average occupied blocks per requestor
> system.cpu.dcache.occ_percent::cpu.data 0.999989 # Average percentage of cache occupancy
> system.cpu.dcache.occ_percent::total 0.999989 # Average percentage of cache occupancy
> system.cpu.dcache.ReadReq_hits::cpu.data 11001158 # number of ReadReq hits
> system.cpu.dcache.ReadReq_hits::total 11001158 # number of ReadReq hits
> system.cpu.dcache.WriteReq_hits::cpu.data 8092803 # number of WriteReq hits
> system.cpu.dcache.WriteReq_hits::total 8092803 # number of WriteReq hits
> system.cpu.dcache.demand_hits::cpu.data 19093961 # number of demand (read+write) hits
> system.cpu.dcache.demand_hits::total 19093961 # number of demand (read+write) hits
> system.cpu.dcache.overall_hits::cpu.data 19093961 # number of overall hits
> system.cpu.dcache.overall_hits::total 19093961 # number of overall hits
> system.cpu.dcache.ReadReq_misses::cpu.data 2250786 # number of ReadReq misses
> system.cpu.dcache.ReadReq_misses::total 2250786 # number of ReadReq misses
> system.cpu.dcache.WriteReq_misses::cpu.data 319407 # number of WriteReq misses
> system.cpu.dcache.WriteReq_misses::total 319407 # number of WriteReq misses
> system.cpu.dcache.demand_misses::cpu.data 2570193 # number of demand (read+write) misses
> system.cpu.dcache.demand_misses::total 2570193 # number of demand (read+write) misses
> system.cpu.dcache.overall_misses::cpu.data 2570193 # number of overall misses
> system.cpu.dcache.overall_misses::total 2570193 # number of overall misses
> system.cpu.dcache.ReadReq_miss_latency::cpu.data 32047872500 # number of ReadReq miss cycles
> system.cpu.dcache.ReadReq_miss_latency::total 32047872500 # number of ReadReq miss cycles
> system.cpu.dcache.WriteReq_miss_latency::cpu.data 9644777995 # number of WriteReq miss cycles
> system.cpu.dcache.WriteReq_miss_latency::total 9644777995 # number of WriteReq miss cycles
> system.cpu.dcache.demand_miss_latency::cpu.data 41692650495 # number of demand (read+write) miss cycles
> system.cpu.dcache.demand_miss_latency::total 41692650495 # number of demand (read+write) miss cycles
> system.cpu.dcache.overall_miss_latency::cpu.data 41692650495 # number of overall miss cycles
> system.cpu.dcache.overall_miss_latency::total 41692650495 # number of overall miss cycles
> system.cpu.dcache.ReadReq_accesses::cpu.data 13251944 # number of ReadReq accesses(hits+misses)
> system.cpu.dcache.ReadReq_accesses::total 13251944 # number of ReadReq accesses(hits+misses)
> system.cpu.dcache.WriteReq_accesses::cpu.data 8412210 # number of WriteReq accesses(hits+misses)
> system.cpu.dcache.WriteReq_accesses::total 8412210 # number of WriteReq accesses(hits+misses)
> system.cpu.dcache.demand_accesses::cpu.data 21664154 # number of demand (read+write) accesses
> system.cpu.dcache.demand_accesses::total 21664154 # number of demand (read+write) accesses
> system.cpu.dcache.overall_accesses::cpu.data 21664154 # number of overall (read+write) accesses
> system.cpu.dcache.overall_accesses::total 21664154 # number of overall (read+write) accesses
> system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.169846 # miss rate for ReadReq accesses
> system.cpu.dcache.ReadReq_miss_rate::total 0.169846 # miss rate for ReadReq accesses
> system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.037969 # miss rate for WriteReq accesses
> system.cpu.dcache.WriteReq_miss_rate::total 0.037969 # miss rate for WriteReq accesses
> system.cpu.dcache.demand_miss_rate::cpu.data 0.118638 # miss rate for demand accesses
> system.cpu.dcache.demand_miss_rate::total 0.118638 # miss rate for demand accesses
> system.cpu.dcache.overall_miss_rate::cpu.data 0.118638 # miss rate for overall accesses
> system.cpu.dcache.overall_miss_rate::total 0.118638 # miss rate for overall accesses
> system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14238.524898 # average ReadReq miss latency
> system.cpu.dcache.ReadReq_avg_miss_latency::total 14238.524898 # average ReadReq miss latency
> system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 30195.887989 # average WriteReq miss latency
> system.cpu.dcache.WriteReq_avg_miss_latency::total 30195.887989 # average WriteReq miss latency
> system.cpu.dcache.demand_avg_miss_latency::cpu.data 16221.603006 # average overall miss latency
> system.cpu.dcache.demand_avg_miss_latency::total 16221.603006 # average overall miss latency
> system.cpu.dcache.overall_avg_miss_latency::cpu.data 16221.603006 # average overall miss latency
> system.cpu.dcache.overall_avg_miss_latency::total 16221.603006 # average overall miss latency
> system.cpu.dcache.blocked_cycles::no_mshrs 397855 # number of cycles access was blocked
888c888
< system.cpu.dcache.blocked::no_mshrs 42429 # number of cycles access was blocked
---
> system.cpu.dcache.blocked::no_mshrs 42661 # number of cycles access was blocked
890c890
< system.cpu.dcache.avg_blocked_cycles::no_mshrs 9.537085 # average number of cycles each access was blocked
---
> system.cpu.dcache.avg_blocked_cycles::no_mshrs 9.325965 # average number of cycles each access was blocked
894,941c894,941
< system.cpu.dcache.writebacks::writebacks 1562908 # number of writebacks
< system.cpu.dcache.writebacks::total 1562908 # number of writebacks
< system.cpu.dcache.ReadReq_mshr_hits::cpu.data 864676 # number of ReadReq MSHR hits
< system.cpu.dcache.ReadReq_mshr_hits::total 864676 # number of ReadReq MSHR hits
< system.cpu.dcache.WriteReq_mshr_hits::cpu.data 26384 # number of WriteReq MSHR hits
< system.cpu.dcache.WriteReq_mshr_hits::total 26384 # number of WriteReq MSHR hits
< system.cpu.dcache.demand_mshr_hits::cpu.data 891060 # number of demand (read+write) MSHR hits
< system.cpu.dcache.demand_mshr_hits::total 891060 # number of demand (read+write) MSHR hits
< system.cpu.dcache.overall_mshr_hits::cpu.data 891060 # number of overall MSHR hits
< system.cpu.dcache.overall_mshr_hits::total 891060 # number of overall MSHR hits
< system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1374340 # number of ReadReq MSHR misses
< system.cpu.dcache.ReadReq_mshr_misses::total 1374340 # number of ReadReq MSHR misses
< system.cpu.dcache.WriteReq_mshr_misses::cpu.data 292438 # number of WriteReq MSHR misses
< system.cpu.dcache.WriteReq_mshr_misses::total 292438 # number of WriteReq MSHR misses
< system.cpu.dcache.demand_mshr_misses::cpu.data 1666778 # number of demand (read+write) MSHR misses
< system.cpu.dcache.demand_mshr_misses::total 1666778 # number of demand (read+write) MSHR misses
< system.cpu.dcache.overall_mshr_misses::cpu.data 1666778 # number of overall MSHR misses
< system.cpu.dcache.overall_mshr_misses::total 1666778 # number of overall MSHR misses
< system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 17366494500 # number of ReadReq MSHR miss cycles
< system.cpu.dcache.ReadReq_mshr_miss_latency::total 17366494500 # number of ReadReq MSHR miss cycles
< system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8784809994 # number of WriteReq MSHR miss cycles
< system.cpu.dcache.WriteReq_mshr_miss_latency::total 8784809994 # number of WriteReq MSHR miss cycles
< system.cpu.dcache.demand_mshr_miss_latency::cpu.data 26151304494 # number of demand (read+write) MSHR miss cycles
< system.cpu.dcache.demand_mshr_miss_latency::total 26151304494 # number of demand (read+write) MSHR miss cycles
< system.cpu.dcache.overall_mshr_miss_latency::cpu.data 26151304494 # number of overall MSHR miss cycles
< system.cpu.dcache.overall_mshr_miss_latency::total 26151304494 # number of overall MSHR miss cycles
< system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 97298090500 # number of ReadReq MSHR uncacheable cycles
< system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 97298090500 # number of ReadReq MSHR uncacheable cycles
< system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 2473113000 # number of WriteReq MSHR uncacheable cycles
< system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 2473113000 # number of WriteReq MSHR uncacheable cycles
< system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 99771203500 # number of overall MSHR uncacheable cycles
< system.cpu.dcache.overall_mshr_uncacheable_latency::total 99771203500 # number of overall MSHR uncacheable cycles
< system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.103778 # mshr miss rate for ReadReq accesses
< system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.103778 # mshr miss rate for ReadReq accesses
< system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.034780 # mshr miss rate for WriteReq accesses
< system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.034780 # mshr miss rate for WriteReq accesses
< system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.076983 # mshr miss rate for demand accesses
< system.cpu.dcache.demand_mshr_miss_rate::total 0.076983 # mshr miss rate for demand accesses
< system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.076983 # mshr miss rate for overall accesses
< system.cpu.dcache.overall_mshr_miss_rate::total 0.076983 # mshr miss rate for overall accesses
< system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12636.243215 # average ReadReq mshr miss latency
< system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12636.243215 # average ReadReq mshr miss latency
< system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 30039.905874 # average WriteReq mshr miss latency
< system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30039.905874 # average WriteReq mshr miss latency
< system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 15689.734622 # average overall mshr miss latency
< system.cpu.dcache.demand_avg_mshr_miss_latency::total 15689.734622 # average overall mshr miss latency
< system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 15689.734622 # average overall mshr miss latency
< system.cpu.dcache.overall_avg_mshr_miss_latency::total 15689.734622 # average overall mshr miss latency
---
> system.cpu.dcache.writebacks::writebacks 1564276 # number of writebacks
> system.cpu.dcache.writebacks::total 1564276 # number of writebacks
> system.cpu.dcache.ReadReq_mshr_hits::cpu.data 877119 # number of ReadReq MSHR hits
> system.cpu.dcache.ReadReq_mshr_hits::total 877119 # number of ReadReq MSHR hits
> system.cpu.dcache.WriteReq_mshr_hits::cpu.data 25009 # number of WriteReq MSHR hits
> system.cpu.dcache.WriteReq_mshr_hits::total 25009 # number of WriteReq MSHR hits
> system.cpu.dcache.demand_mshr_hits::cpu.data 902128 # number of demand (read+write) MSHR hits
> system.cpu.dcache.demand_mshr_hits::total 902128 # number of demand (read+write) MSHR hits
> system.cpu.dcache.overall_mshr_hits::cpu.data 902128 # number of overall MSHR hits
> system.cpu.dcache.overall_mshr_hits::total 902128 # number of overall MSHR hits
> system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1373667 # number of ReadReq MSHR misses
> system.cpu.dcache.ReadReq_mshr_misses::total 1373667 # number of ReadReq MSHR misses
> system.cpu.dcache.WriteReq_mshr_misses::cpu.data 294398 # number of WriteReq MSHR misses
> system.cpu.dcache.WriteReq_mshr_misses::total 294398 # number of WriteReq MSHR misses
> system.cpu.dcache.demand_mshr_misses::cpu.data 1668065 # number of demand (read+write) MSHR misses
> system.cpu.dcache.demand_mshr_misses::total 1668065 # number of demand (read+write) MSHR misses
> system.cpu.dcache.overall_mshr_misses::cpu.data 1668065 # number of overall MSHR misses
> system.cpu.dcache.overall_mshr_misses::total 1668065 # number of overall MSHR misses
> system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 17358648500 # number of ReadReq MSHR miss cycles
> system.cpu.dcache.ReadReq_mshr_miss_latency::total 17358648500 # number of ReadReq MSHR miss cycles
> system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8800545995 # number of WriteReq MSHR miss cycles
> system.cpu.dcache.WriteReq_mshr_miss_latency::total 8800545995 # number of WriteReq MSHR miss cycles
> system.cpu.dcache.demand_mshr_miss_latency::cpu.data 26159194495 # number of demand (read+write) MSHR miss cycles
> system.cpu.dcache.demand_mshr_miss_latency::total 26159194495 # number of demand (read+write) MSHR miss cycles
> system.cpu.dcache.overall_mshr_miss_latency::cpu.data 26159194495 # number of overall MSHR miss cycles
> system.cpu.dcache.overall_mshr_miss_latency::total 26159194495 # number of overall MSHR miss cycles
> system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 97296699500 # number of ReadReq MSHR uncacheable cycles
> system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 97296699500 # number of ReadReq MSHR uncacheable cycles
> system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 2470652500 # number of WriteReq MSHR uncacheable cycles
> system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 2470652500 # number of WriteReq MSHR uncacheable cycles
> system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 99767352000 # number of overall MSHR uncacheable cycles
> system.cpu.dcache.overall_mshr_uncacheable_latency::total 99767352000 # number of overall MSHR uncacheable cycles
> system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.103658 # mshr miss rate for ReadReq accesses
> system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.103658 # mshr miss rate for ReadReq accesses
> system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.034997 # mshr miss rate for WriteReq accesses
> system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.034997 # mshr miss rate for WriteReq accesses
> system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.076997 # mshr miss rate for demand accesses
> system.cpu.dcache.demand_mshr_miss_rate::total 0.076997 # mshr miss rate for demand accesses
> system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.076997 # mshr miss rate for overall accesses
> system.cpu.dcache.overall_mshr_miss_rate::total 0.076997 # mshr miss rate for overall accesses
> system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12636.722364 # average ReadReq mshr miss latency
> system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12636.722364 # average ReadReq mshr miss latency
> system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 29893.362030 # average WriteReq mshr miss latency
> system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29893.362030 # average WriteReq mshr miss latency
> system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 15682.359198 # average overall mshr miss latency
> system.cpu.dcache.demand_avg_mshr_miss_latency::total 15682.359198 # average overall mshr miss latency
> system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 15682.359198 # average overall mshr miss latency
> system.cpu.dcache.overall_avg_mshr_miss_latency::total 15682.359198 # average overall mshr miss latency
949,953c949,953
< system.cpu.l2cache.replacements 114048 # number of replacements
< system.cpu.l2cache.tagsinuse 64828.781789 # Cycle average of tags in use
< system.cpu.l2cache.total_refs 3943145 # Total number of references to valid blocks.
< system.cpu.l2cache.sampled_refs 178083 # Sample count of references to valid blocks.
< system.cpu.l2cache.avg_refs 22.142175 # Average number of references to valid blocks.
---
> system.cpu.l2cache.replacements 113558 # number of replacements
> system.cpu.l2cache.tagsinuse 64830.425237 # Cycle average of tags in use
> system.cpu.l2cache.total_refs 3942801 # Total number of references to valid blocks.
> system.cpu.l2cache.sampled_refs 177506 # Sample count of references to valid blocks.
> system.cpu.l2cache.avg_refs 22.212213 # Average number of references to valid blocks.
955,961c955,961
< system.cpu.l2cache.occ_blocks::writebacks 50215.061729 # Average occupied blocks per requestor
< system.cpu.l2cache.occ_blocks::cpu.dtb.walker 7.199221 # Average occupied blocks per requestor
< system.cpu.l2cache.occ_blocks::cpu.itb.walker 0.133392 # Average occupied blocks per requestor
< system.cpu.l2cache.occ_blocks::cpu.inst 3209.208803 # Average occupied blocks per requestor
< system.cpu.l2cache.occ_blocks::cpu.data 11397.178643 # Average occupied blocks per requestor
< system.cpu.l2cache.occ_percent::writebacks 0.766221 # Average percentage of cache occupancy
< system.cpu.l2cache.occ_percent::cpu.dtb.walker 0.000110 # Average percentage of cache occupancy
---
> system.cpu.l2cache.occ_blocks::writebacks 50104.773483 # Average occupied blocks per requestor
> system.cpu.l2cache.occ_blocks::cpu.dtb.walker 12.386832 # Average occupied blocks per requestor
> system.cpu.l2cache.occ_blocks::cpu.itb.walker 0.133410 # Average occupied blocks per requestor
> system.cpu.l2cache.occ_blocks::cpu.inst 3229.258620 # Average occupied blocks per requestor
> system.cpu.l2cache.occ_blocks::cpu.data 11483.872893 # Average occupied blocks per requestor
> system.cpu.l2cache.occ_percent::writebacks 0.764538 # Average percentage of cache occupancy
> system.cpu.l2cache.occ_percent::cpu.dtb.walker 0.000189 # Average percentage of cache occupancy
963,987c963,987
< system.cpu.l2cache.occ_percent::cpu.inst 0.048969 # Average percentage of cache occupancy
< system.cpu.l2cache.occ_percent::cpu.data 0.173907 # Average percentage of cache occupancy
< system.cpu.l2cache.occ_percent::total 0.989209 # Average percentage of cache occupancy
< system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 103777 # number of ReadReq hits
< system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 7654 # number of ReadReq hits
< system.cpu.l2cache.ReadReq_hits::cpu.inst 1036447 # number of ReadReq hits
< system.cpu.l2cache.ReadReq_hits::cpu.data 1336423 # number of ReadReq hits
< system.cpu.l2cache.ReadReq_hits::total 2484301 # number of ReadReq hits
< system.cpu.l2cache.Writeback_hits::writebacks 1599830 # number of Writeback hits
< system.cpu.l2cache.Writeback_hits::total 1599830 # number of Writeback hits
< system.cpu.l2cache.UpgradeReq_hits::cpu.data 336 # number of UpgradeReq hits
< system.cpu.l2cache.UpgradeReq_hits::total 336 # number of UpgradeReq hits
< system.cpu.l2cache.ReadExReq_hits::cpu.data 154761 # number of ReadExReq hits
< system.cpu.l2cache.ReadExReq_hits::total 154761 # number of ReadExReq hits
< system.cpu.l2cache.demand_hits::cpu.dtb.walker 103777 # number of demand (read+write) hits
< system.cpu.l2cache.demand_hits::cpu.itb.walker 7654 # number of demand (read+write) hits
< system.cpu.l2cache.demand_hits::cpu.inst 1036447 # number of demand (read+write) hits
< system.cpu.l2cache.demand_hits::cpu.data 1491184 # number of demand (read+write) hits
< system.cpu.l2cache.demand_hits::total 2639062 # number of demand (read+write) hits
< system.cpu.l2cache.overall_hits::cpu.dtb.walker 103777 # number of overall hits
< system.cpu.l2cache.overall_hits::cpu.itb.walker 7654 # number of overall hits
< system.cpu.l2cache.overall_hits::cpu.inst 1036447 # number of overall hits
< system.cpu.l2cache.overall_hits::cpu.data 1491184 # number of overall hits
< system.cpu.l2cache.overall_hits::total 2639062 # number of overall hits
< system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 49 # number of ReadReq misses
---
> system.cpu.l2cache.occ_percent::cpu.inst 0.049275 # Average percentage of cache occupancy
> system.cpu.l2cache.occ_percent::cpu.data 0.175230 # Average percentage of cache occupancy
> system.cpu.l2cache.occ_percent::total 0.989234 # Average percentage of cache occupancy
> system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 101071 # number of ReadReq hits
> system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 7595 # number of ReadReq hits
> system.cpu.l2cache.ReadReq_hits::cpu.inst 1037956 # number of ReadReq hits
> system.cpu.l2cache.ReadReq_hits::cpu.data 1335698 # number of ReadReq hits
> system.cpu.l2cache.ReadReq_hits::total 2482320 # number of ReadReq hits
> system.cpu.l2cache.Writeback_hits::writebacks 1600857 # number of Writeback hits
> system.cpu.l2cache.Writeback_hits::total 1600857 # number of Writeback hits
> system.cpu.l2cache.UpgradeReq_hits::cpu.data 332 # number of UpgradeReq hits
> system.cpu.l2cache.UpgradeReq_hits::total 332 # number of UpgradeReq hits
> system.cpu.l2cache.ReadExReq_hits::cpu.data 156999 # number of ReadExReq hits
> system.cpu.l2cache.ReadExReq_hits::total 156999 # number of ReadExReq hits
> system.cpu.l2cache.demand_hits::cpu.dtb.walker 101071 # number of demand (read+write) hits
> system.cpu.l2cache.demand_hits::cpu.itb.walker 7595 # number of demand (read+write) hits
> system.cpu.l2cache.demand_hits::cpu.inst 1037956 # number of demand (read+write) hits
> system.cpu.l2cache.demand_hits::cpu.data 1492697 # number of demand (read+write) hits
> system.cpu.l2cache.demand_hits::total 2639319 # number of demand (read+write) hits
> system.cpu.l2cache.overall_hits::cpu.dtb.walker 101071 # number of overall hits
> system.cpu.l2cache.overall_hits::cpu.itb.walker 7595 # number of overall hits
> system.cpu.l2cache.overall_hits::cpu.inst 1037956 # number of overall hits
> system.cpu.l2cache.overall_hits::cpu.data 1492697 # number of overall hits
> system.cpu.l2cache.overall_hits::total 2639319 # number of overall hits
> system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 47 # number of ReadReq misses
989,996c989,996
< system.cpu.l2cache.ReadReq_misses::cpu.inst 16836 # number of ReadReq misses
< system.cpu.l2cache.ReadReq_misses::cpu.data 36777 # number of ReadReq misses
< system.cpu.l2cache.ReadReq_misses::total 53668 # number of ReadReq misses
< system.cpu.l2cache.UpgradeReq_misses::cpu.data 3876 # number of UpgradeReq misses
< system.cpu.l2cache.UpgradeReq_misses::total 3876 # number of UpgradeReq misses
< system.cpu.l2cache.ReadExReq_misses::cpu.data 133549 # number of ReadExReq misses
< system.cpu.l2cache.ReadExReq_misses::total 133549 # number of ReadExReq misses
< system.cpu.l2cache.demand_misses::cpu.dtb.walker 49 # number of demand (read+write) misses
---
> system.cpu.l2cache.ReadReq_misses::cpu.inst 16768 # number of ReadReq misses
> system.cpu.l2cache.ReadReq_misses::cpu.data 36730 # number of ReadReq misses
> system.cpu.l2cache.ReadReq_misses::total 53551 # number of ReadReq misses
> system.cpu.l2cache.UpgradeReq_misses::cpu.data 3897 # number of UpgradeReq misses
> system.cpu.l2cache.UpgradeReq_misses::total 3897 # number of UpgradeReq misses
> system.cpu.l2cache.ReadExReq_misses::cpu.data 133267 # number of ReadExReq misses
> system.cpu.l2cache.ReadExReq_misses::total 133267 # number of ReadExReq misses
> system.cpu.l2cache.demand_misses::cpu.dtb.walker 47 # number of demand (read+write) misses
998,1001c998,1001
< system.cpu.l2cache.demand_misses::cpu.inst 16836 # number of demand (read+write) misses
< system.cpu.l2cache.demand_misses::cpu.data 170326 # number of demand (read+write) misses
< system.cpu.l2cache.demand_misses::total 187217 # number of demand (read+write) misses
< system.cpu.l2cache.overall_misses::cpu.dtb.walker 49 # number of overall misses
---
> system.cpu.l2cache.demand_misses::cpu.inst 16768 # number of demand (read+write) misses
> system.cpu.l2cache.demand_misses::cpu.data 169997 # number of demand (read+write) misses
> system.cpu.l2cache.demand_misses::total 186818 # number of demand (read+write) misses
> system.cpu.l2cache.overall_misses::cpu.dtb.walker 47 # number of overall misses
1003,1083c1003,1083
< system.cpu.l2cache.overall_misses::cpu.inst 16836 # number of overall misses
< system.cpu.l2cache.overall_misses::cpu.data 170326 # number of overall misses
< system.cpu.l2cache.overall_misses::total 187217 # number of overall misses
< system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 3729000 # number of ReadReq miss cycles
< system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 431500 # number of ReadReq miss cycles
< system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 993413500 # number of ReadReq miss cycles
< system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2399373497 # number of ReadReq miss cycles
< system.cpu.l2cache.ReadReq_miss_latency::total 3396947497 # number of ReadReq miss cycles
< system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 17629499 # number of UpgradeReq miss cycles
< system.cpu.l2cache.UpgradeReq_miss_latency::total 17629499 # number of UpgradeReq miss cycles
< system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 6849048000 # number of ReadExReq miss cycles
< system.cpu.l2cache.ReadExReq_miss_latency::total 6849048000 # number of ReadExReq miss cycles
< system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 3729000 # number of demand (read+write) miss cycles
< system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 431500 # number of demand (read+write) miss cycles
< system.cpu.l2cache.demand_miss_latency::cpu.inst 993413500 # number of demand (read+write) miss cycles
< system.cpu.l2cache.demand_miss_latency::cpu.data 9248421497 # number of demand (read+write) miss cycles
< system.cpu.l2cache.demand_miss_latency::total 10245995497 # number of demand (read+write) miss cycles
< system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 3729000 # number of overall miss cycles
< system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 431500 # number of overall miss cycles
< system.cpu.l2cache.overall_miss_latency::cpu.inst 993413500 # number of overall miss cycles
< system.cpu.l2cache.overall_miss_latency::cpu.data 9248421497 # number of overall miss cycles
< system.cpu.l2cache.overall_miss_latency::total 10245995497 # number of overall miss cycles
< system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 103826 # number of ReadReq accesses(hits+misses)
< system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 7660 # number of ReadReq accesses(hits+misses)
< system.cpu.l2cache.ReadReq_accesses::cpu.inst 1053283 # number of ReadReq accesses(hits+misses)
< system.cpu.l2cache.ReadReq_accesses::cpu.data 1373200 # number of ReadReq accesses(hits+misses)
< system.cpu.l2cache.ReadReq_accesses::total 2537969 # number of ReadReq accesses(hits+misses)
< system.cpu.l2cache.Writeback_accesses::writebacks 1599830 # number of Writeback accesses(hits+misses)
< system.cpu.l2cache.Writeback_accesses::total 1599830 # number of Writeback accesses(hits+misses)
< system.cpu.l2cache.UpgradeReq_accesses::cpu.data 4212 # number of UpgradeReq accesses(hits+misses)
< system.cpu.l2cache.UpgradeReq_accesses::total 4212 # number of UpgradeReq accesses(hits+misses)
< system.cpu.l2cache.ReadExReq_accesses::cpu.data 288310 # number of ReadExReq accesses(hits+misses)
< system.cpu.l2cache.ReadExReq_accesses::total 288310 # number of ReadExReq accesses(hits+misses)
< system.cpu.l2cache.demand_accesses::cpu.dtb.walker 103826 # number of demand (read+write) accesses
< system.cpu.l2cache.demand_accesses::cpu.itb.walker 7660 # number of demand (read+write) accesses
< system.cpu.l2cache.demand_accesses::cpu.inst 1053283 # number of demand (read+write) accesses
< system.cpu.l2cache.demand_accesses::cpu.data 1661510 # number of demand (read+write) accesses
< system.cpu.l2cache.demand_accesses::total 2826279 # number of demand (read+write) accesses
< system.cpu.l2cache.overall_accesses::cpu.dtb.walker 103826 # number of overall (read+write) accesses
< system.cpu.l2cache.overall_accesses::cpu.itb.walker 7660 # number of overall (read+write) accesses
< system.cpu.l2cache.overall_accesses::cpu.inst 1053283 # number of overall (read+write) accesses
< system.cpu.l2cache.overall_accesses::cpu.data 1661510 # number of overall (read+write) accesses
< system.cpu.l2cache.overall_accesses::total 2826279 # number of overall (read+write) accesses
< system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000472 # miss rate for ReadReq accesses
< system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000783 # miss rate for ReadReq accesses
< system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.015984 # miss rate for ReadReq accesses
< system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.026782 # miss rate for ReadReq accesses
< system.cpu.l2cache.ReadReq_miss_rate::total 0.021146 # miss rate for ReadReq accesses
< system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.920228 # miss rate for UpgradeReq accesses
< system.cpu.l2cache.UpgradeReq_miss_rate::total 0.920228 # miss rate for UpgradeReq accesses
< system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.463213 # miss rate for ReadExReq accesses
< system.cpu.l2cache.ReadExReq_miss_rate::total 0.463213 # miss rate for ReadExReq accesses
< system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000472 # miss rate for demand accesses
< system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000783 # miss rate for demand accesses
< system.cpu.l2cache.demand_miss_rate::cpu.inst 0.015984 # miss rate for demand accesses
< system.cpu.l2cache.demand_miss_rate::cpu.data 0.102513 # miss rate for demand accesses
< system.cpu.l2cache.demand_miss_rate::total 0.066242 # miss rate for demand accesses
< system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000472 # miss rate for overall accesses
< system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000783 # miss rate for overall accesses
< system.cpu.l2cache.overall_miss_rate::cpu.inst 0.015984 # miss rate for overall accesses
< system.cpu.l2cache.overall_miss_rate::cpu.data 0.102513 # miss rate for overall accesses
< system.cpu.l2cache.overall_miss_rate::total 0.066242 # miss rate for overall accesses
< system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 76102.040816 # average ReadReq miss latency
< system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 71916.666667 # average ReadReq miss latency
< system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 59005.315990 # average ReadReq miss latency
< system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 65241.142480 # average ReadReq miss latency
< system.cpu.l2cache.ReadReq_avg_miss_latency::total 63295.585768 # average ReadReq miss latency
< system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 4548.374355 # average UpgradeReq miss latency
< system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 4548.374355 # average UpgradeReq miss latency
< system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 51284.906663 # average ReadExReq miss latency
< system.cpu.l2cache.ReadExReq_avg_miss_latency::total 51284.906663 # average ReadExReq miss latency
< system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 76102.040816 # average overall miss latency
< system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 71916.666667 # average overall miss latency
< system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 59005.315990 # average overall miss latency
< system.cpu.l2cache.demand_avg_miss_latency::cpu.data 54298.354315 # average overall miss latency
< system.cpu.l2cache.demand_avg_miss_latency::total 54727.911979 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 76102.040816 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 71916.666667 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 59005.315990 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::cpu.data 54298.354315 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::total 54727.911979 # average overall miss latency
---
> system.cpu.l2cache.overall_misses::cpu.inst 16768 # number of overall misses
> system.cpu.l2cache.overall_misses::cpu.data 169997 # number of overall misses
> system.cpu.l2cache.overall_misses::total 186818 # number of overall misses
> system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 3237000 # number of ReadReq miss cycles
> system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 711500 # number of ReadReq miss cycles
> system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 1007074500 # number of ReadReq miss cycles
> system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2398448998 # number of ReadReq miss cycles
> system.cpu.l2cache.ReadReq_miss_latency::total 3409471998 # number of ReadReq miss cycles
> system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 17990000 # number of UpgradeReq miss cycles
> system.cpu.l2cache.UpgradeReq_miss_latency::total 17990000 # number of UpgradeReq miss cycles
> system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 6840285000 # number of ReadExReq miss cycles
> system.cpu.l2cache.ReadExReq_miss_latency::total 6840285000 # number of ReadExReq miss cycles
> system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 3237000 # number of demand (read+write) miss cycles
> system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 711500 # number of demand (read+write) miss cycles
> system.cpu.l2cache.demand_miss_latency::cpu.inst 1007074500 # number of demand (read+write) miss cycles
> system.cpu.l2cache.demand_miss_latency::cpu.data 9238733998 # number of demand (read+write) miss cycles
> system.cpu.l2cache.demand_miss_latency::total 10249756998 # number of demand (read+write) miss cycles
> system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 3237000 # number of overall miss cycles
> system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 711500 # number of overall miss cycles
> system.cpu.l2cache.overall_miss_latency::cpu.inst 1007074500 # number of overall miss cycles
> system.cpu.l2cache.overall_miss_latency::cpu.data 9238733998 # number of overall miss cycles
> system.cpu.l2cache.overall_miss_latency::total 10249756998 # number of overall miss cycles
> system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 101118 # number of ReadReq accesses(hits+misses)
> system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 7601 # number of ReadReq accesses(hits+misses)
> system.cpu.l2cache.ReadReq_accesses::cpu.inst 1054724 # number of ReadReq accesses(hits+misses)
> system.cpu.l2cache.ReadReq_accesses::cpu.data 1372428 # number of ReadReq accesses(hits+misses)
> system.cpu.l2cache.ReadReq_accesses::total 2535871 # number of ReadReq accesses(hits+misses)
> system.cpu.l2cache.Writeback_accesses::writebacks 1600857 # number of Writeback accesses(hits+misses)
> system.cpu.l2cache.Writeback_accesses::total 1600857 # number of Writeback accesses(hits+misses)
> system.cpu.l2cache.UpgradeReq_accesses::cpu.data 4229 # number of UpgradeReq accesses(hits+misses)
> system.cpu.l2cache.UpgradeReq_accesses::total 4229 # number of UpgradeReq accesses(hits+misses)
> system.cpu.l2cache.ReadExReq_accesses::cpu.data 290266 # number of ReadExReq accesses(hits+misses)
> system.cpu.l2cache.ReadExReq_accesses::total 290266 # number of ReadExReq accesses(hits+misses)
> system.cpu.l2cache.demand_accesses::cpu.dtb.walker 101118 # number of demand (read+write) accesses
> system.cpu.l2cache.demand_accesses::cpu.itb.walker 7601 # number of demand (read+write) accesses
> system.cpu.l2cache.demand_accesses::cpu.inst 1054724 # number of demand (read+write) accesses
> system.cpu.l2cache.demand_accesses::cpu.data 1662694 # number of demand (read+write) accesses
> system.cpu.l2cache.demand_accesses::total 2826137 # number of demand (read+write) accesses
> system.cpu.l2cache.overall_accesses::cpu.dtb.walker 101118 # number of overall (read+write) accesses
> system.cpu.l2cache.overall_accesses::cpu.itb.walker 7601 # number of overall (read+write) accesses
> system.cpu.l2cache.overall_accesses::cpu.inst 1054724 # number of overall (read+write) accesses
> system.cpu.l2cache.overall_accesses::cpu.data 1662694 # number of overall (read+write) accesses
> system.cpu.l2cache.overall_accesses::total 2826137 # number of overall (read+write) accesses
> system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000465 # miss rate for ReadReq accesses
> system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000789 # miss rate for ReadReq accesses
> system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.015898 # miss rate for ReadReq accesses
> system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.026763 # miss rate for ReadReq accesses
> system.cpu.l2cache.ReadReq_miss_rate::total 0.021117 # miss rate for ReadReq accesses
> system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.921494 # miss rate for UpgradeReq accesses
> system.cpu.l2cache.UpgradeReq_miss_rate::total 0.921494 # miss rate for UpgradeReq accesses
> system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.459120 # miss rate for ReadExReq accesses
> system.cpu.l2cache.ReadExReq_miss_rate::total 0.459120 # miss rate for ReadExReq accesses
> system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000465 # miss rate for demand accesses
> system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000789 # miss rate for demand accesses
> system.cpu.l2cache.demand_miss_rate::cpu.inst 0.015898 # miss rate for demand accesses
> system.cpu.l2cache.demand_miss_rate::cpu.data 0.102242 # miss rate for demand accesses
> system.cpu.l2cache.demand_miss_rate::total 0.066104 # miss rate for demand accesses
> system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000465 # miss rate for overall accesses
> system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000789 # miss rate for overall accesses
> system.cpu.l2cache.overall_miss_rate::cpu.inst 0.015898 # miss rate for overall accesses
> system.cpu.l2cache.overall_miss_rate::cpu.data 0.102242 # miss rate for overall accesses
> system.cpu.l2cache.overall_miss_rate::total 0.066104 # miss rate for overall accesses
> system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 68872.340426 # average ReadReq miss latency
> system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 118583.333333 # average ReadReq miss latency
> system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 60059.309399 # average ReadReq miss latency
> system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 65299.455432 # average ReadReq miss latency
> system.cpu.l2cache.ReadReq_avg_miss_latency::total 63667.755934 # average ReadReq miss latency
> system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 4616.371568 # average UpgradeReq miss latency
> system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 4616.371568 # average UpgradeReq miss latency
> system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 51327.673017 # average ReadExReq miss latency
> system.cpu.l2cache.ReadExReq_avg_miss_latency::total 51327.673017 # average ReadExReq miss latency
> system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 68872.340426 # average overall miss latency
> system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 118583.333333 # average overall miss latency
> system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 60059.309399 # average overall miss latency
> system.cpu.l2cache.demand_avg_miss_latency::cpu.data 54346.453161 # average overall miss latency
> system.cpu.l2cache.demand_avg_miss_latency::total 54864.932705 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 68872.340426 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 118583.333333 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 60059.309399 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::cpu.data 54346.453161 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::total 54864.932705 # average overall miss latency
1092,1093c1092,1093
< system.cpu.l2cache.writebacks::writebacks 103255 # number of writebacks
< system.cpu.l2cache.writebacks::total 103255 # number of writebacks
---
> system.cpu.l2cache.writebacks::writebacks 102811 # number of writebacks
> system.cpu.l2cache.writebacks::total 102811 # number of writebacks
1095,1096c1095,1096
< system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 1 # number of ReadReq MSHR hits
< system.cpu.l2cache.ReadReq_mshr_hits::total 2 # number of ReadReq MSHR hits
---
> system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 2 # number of ReadReq MSHR hits
> system.cpu.l2cache.ReadReq_mshr_hits::total 3 # number of ReadReq MSHR hits
1098,1099c1098,1099
< system.cpu.l2cache.demand_mshr_hits::cpu.data 1 # number of demand (read+write) MSHR hits
< system.cpu.l2cache.demand_mshr_hits::total 2 # number of demand (read+write) MSHR hits
---
> system.cpu.l2cache.demand_mshr_hits::cpu.data 2 # number of demand (read+write) MSHR hits
> system.cpu.l2cache.demand_mshr_hits::total 3 # number of demand (read+write) MSHR hits
1101,1103c1101,1103
< system.cpu.l2cache.overall_mshr_hits::cpu.data 1 # number of overall MSHR hits
< system.cpu.l2cache.overall_mshr_hits::total 2 # number of overall MSHR hits
< system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 49 # number of ReadReq MSHR misses
---
> system.cpu.l2cache.overall_mshr_hits::cpu.data 2 # number of overall MSHR hits
> system.cpu.l2cache.overall_mshr_hits::total 3 # number of overall MSHR hits
> system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 47 # number of ReadReq MSHR misses
1105,1112c1105,1112
< system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 16835 # number of ReadReq MSHR misses
< system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 36776 # number of ReadReq MSHR misses
< system.cpu.l2cache.ReadReq_mshr_misses::total 53666 # number of ReadReq MSHR misses
< system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 3876 # number of UpgradeReq MSHR misses
< system.cpu.l2cache.UpgradeReq_mshr_misses::total 3876 # number of UpgradeReq MSHR misses
< system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 133549 # number of ReadExReq MSHR misses
< system.cpu.l2cache.ReadExReq_mshr_misses::total 133549 # number of ReadExReq MSHR misses
< system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 49 # number of demand (read+write) MSHR misses
---
> system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 16767 # number of ReadReq MSHR misses
> system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 36728 # number of ReadReq MSHR misses
> system.cpu.l2cache.ReadReq_mshr_misses::total 53548 # number of ReadReq MSHR misses
> system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 3897 # number of UpgradeReq MSHR misses
> system.cpu.l2cache.UpgradeReq_mshr_misses::total 3897 # number of UpgradeReq MSHR misses
> system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 133267 # number of ReadExReq MSHR misses
> system.cpu.l2cache.ReadExReq_mshr_misses::total 133267 # number of ReadExReq MSHR misses
> system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 47 # number of demand (read+write) MSHR misses
1114,1117c1114,1117
< system.cpu.l2cache.demand_mshr_misses::cpu.inst 16835 # number of demand (read+write) MSHR misses
< system.cpu.l2cache.demand_mshr_misses::cpu.data 170325 # number of demand (read+write) MSHR misses
< system.cpu.l2cache.demand_mshr_misses::total 187215 # number of demand (read+write) MSHR misses
< system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 49 # number of overall MSHR misses
---
> system.cpu.l2cache.demand_mshr_misses::cpu.inst 16767 # number of demand (read+write) MSHR misses
> system.cpu.l2cache.demand_mshr_misses::cpu.data 169995 # number of demand (read+write) MSHR misses
> system.cpu.l2cache.demand_mshr_misses::total 186815 # number of demand (read+write) MSHR misses
> system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 47 # number of overall MSHR misses
1119,1184c1119,1184
< system.cpu.l2cache.overall_mshr_misses::cpu.inst 16835 # number of overall MSHR misses
< system.cpu.l2cache.overall_mshr_misses::cpu.data 170325 # number of overall MSHR misses
< system.cpu.l2cache.overall_mshr_misses::total 187215 # number of overall MSHR misses
< system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 3103591 # number of ReadReq MSHR miss cycles
< system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 354011 # number of ReadReq MSHR miss cycles
< system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 780431313 # number of ReadReq MSHR miss cycles
< system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 1936463138 # number of ReadReq MSHR miss cycles
< system.cpu.l2cache.ReadReq_mshr_miss_latency::total 2720352053 # number of ReadReq MSHR miss cycles
< system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 39875852 # number of UpgradeReq MSHR miss cycles
< system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 39875852 # number of UpgradeReq MSHR miss cycles
< system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 5124017116 # number of ReadExReq MSHR miss cycles
< system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 5124017116 # number of ReadExReq MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 3103591 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 354011 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 780431313 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 7060480254 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::total 7844369169 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 3103591 # number of overall MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 354011 # number of overall MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 780431313 # number of overall MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 7060480254 # number of overall MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::total 7844369169 # number of overall MSHR miss cycles
< system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 89188692000 # number of ReadReq MSHR uncacheable cycles
< system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 89188692000 # number of ReadReq MSHR uncacheable cycles
< system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 2310744000 # number of WriteReq MSHR uncacheable cycles
< system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 2310744000 # number of WriteReq MSHR uncacheable cycles
< system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 91499436000 # number of overall MSHR uncacheable cycles
< system.cpu.l2cache.overall_mshr_uncacheable_latency::total 91499436000 # number of overall MSHR uncacheable cycles
< system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000472 # mshr miss rate for ReadReq accesses
< system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000783 # mshr miss rate for ReadReq accesses
< system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.015983 # mshr miss rate for ReadReq accesses
< system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.026781 # mshr miss rate for ReadReq accesses
< system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.021145 # mshr miss rate for ReadReq accesses
< system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.920228 # mshr miss rate for UpgradeReq accesses
< system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.920228 # mshr miss rate for UpgradeReq accesses
< system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.463213 # mshr miss rate for ReadExReq accesses
< system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.463213 # mshr miss rate for ReadExReq accesses
< system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000472 # mshr miss rate for demand accesses
< system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000783 # mshr miss rate for demand accesses
< system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.015983 # mshr miss rate for demand accesses
< system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.102512 # mshr miss rate for demand accesses
< system.cpu.l2cache.demand_mshr_miss_rate::total 0.066241 # mshr miss rate for demand accesses
< system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000472 # mshr miss rate for overall accesses
< system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000783 # mshr miss rate for overall accesses
< system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.015983 # mshr miss rate for overall accesses
< system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.102512 # mshr miss rate for overall accesses
< system.cpu.l2cache.overall_mshr_miss_rate::total 0.066241 # mshr miss rate for overall accesses
< system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 63338.591837 # average ReadReq mshr miss latency
< system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 59001.833333 # average ReadReq mshr miss latency
< system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 46357.666350 # average ReadReq mshr miss latency
< system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 52655.621547 # average ReadReq mshr miss latency
< system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 50690.419502 # average ReadReq mshr miss latency
< system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10287.887513 # average UpgradeReq mshr miss latency
< system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10287.887513 # average UpgradeReq mshr miss latency
< system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 38368.068020 # average ReadExReq mshr miss latency
< system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 38368.068020 # average ReadExReq mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 63338.591837 # average overall mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 59001.833333 # average overall mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 46357.666350 # average overall mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 41452.988428 # average overall mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::total 41900.324061 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 63338.591837 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 59001.833333 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 46357.666350 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 41452.988428 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::total 41900.324061 # average overall mshr miss latency
---
> system.cpu.l2cache.overall_mshr_misses::cpu.inst 16767 # number of overall MSHR misses
> system.cpu.l2cache.overall_mshr_misses::cpu.data 169995 # number of overall MSHR misses
> system.cpu.l2cache.overall_mshr_misses::total 186815 # number of overall MSHR misses
> system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 2640091 # number of ReadReq MSHR miss cycles
> system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 634512 # number of ReadReq MSHR miss cycles
> system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 794953055 # number of ReadReq MSHR miss cycles
> system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 1935935400 # number of ReadReq MSHR miss cycles
> system.cpu.l2cache.ReadReq_mshr_miss_latency::total 2734163058 # number of ReadReq MSHR miss cycles
> system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 40037376 # number of UpgradeReq MSHR miss cycles
> system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 40037376 # number of UpgradeReq MSHR miss cycles
> system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 5118804681 # number of ReadExReq MSHR miss cycles
> system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 5118804681 # number of ReadExReq MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 2640091 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 634512 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 794953055 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 7054740081 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::total 7852967739 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 2640091 # number of overall MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 634512 # number of overall MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 794953055 # number of overall MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 7054740081 # number of overall MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::total 7852967739 # number of overall MSHR miss cycles
> system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 89187414000 # number of ReadReq MSHR uncacheable cycles
> system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 89187414000 # number of ReadReq MSHR uncacheable cycles
> system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 2308511500 # number of WriteReq MSHR uncacheable cycles
> system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 2308511500 # number of WriteReq MSHR uncacheable cycles
> system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 91495925500 # number of overall MSHR uncacheable cycles
> system.cpu.l2cache.overall_mshr_uncacheable_latency::total 91495925500 # number of overall MSHR uncacheable cycles
> system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000465 # mshr miss rate for ReadReq accesses
> system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000789 # mshr miss rate for ReadReq accesses
> system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.015897 # mshr miss rate for ReadReq accesses
> system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.026761 # mshr miss rate for ReadReq accesses
> system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.021116 # mshr miss rate for ReadReq accesses
> system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.921494 # mshr miss rate for UpgradeReq accesses
> system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.921494 # mshr miss rate for UpgradeReq accesses
> system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.459120 # mshr miss rate for ReadExReq accesses
> system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.459120 # mshr miss rate for ReadExReq accesses
> system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000465 # mshr miss rate for demand accesses
> system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000789 # mshr miss rate for demand accesses
> system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.015897 # mshr miss rate for demand accesses
> system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.102241 # mshr miss rate for demand accesses
> system.cpu.l2cache.demand_mshr_miss_rate::total 0.066103 # mshr miss rate for demand accesses
> system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000465 # mshr miss rate for overall accesses
> system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000789 # mshr miss rate for overall accesses
> system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.015897 # mshr miss rate for overall accesses
> system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.102241 # mshr miss rate for overall accesses
> system.cpu.l2cache.overall_mshr_miss_rate::total 0.066103 # mshr miss rate for overall accesses
> system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 56172.148936 # average ReadReq mshr miss latency
> system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 105752 # average ReadReq mshr miss latency
> system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 47411.764478 # average ReadReq mshr miss latency
> system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 52710.068613 # average ReadReq mshr miss latency
> system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 51060.040674 # average ReadReq mshr miss latency
> system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10273.896844 # average UpgradeReq mshr miss latency
> system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10273.896844 # average UpgradeReq mshr miss latency
> system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 38410.144154 # average ReadExReq mshr miss latency
> system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 38410.144154 # average ReadExReq mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 56172.148936 # average overall mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 105752 # average overall mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 47411.764478 # average overall mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 41499.691644 # average overall mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::total 42036.066370 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 56172.148936 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 105752 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 47411.764478 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 41499.691644 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::total 42036.066370 # average overall mshr miss latency