Cross Reference: /gem5/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/config.ini

Deleted Added

sdiff udiff text old ( 9885:afd9ea6101d9 ) new ( 9924:31ef410b6843 )

full compact

config.ini (9885:afd9ea6101d9)	config.ini (9924:31ef410b6843)
1[root] 2type=Root 3children=system 4full_system=true 5time_sync_enable=false 6time_sync_period=100000000000 7time_sync_spin_threshold=100000000 8 9[system] 10type=LinuxArmSystem 11children=bridge cf0 clk_domain cpu cpu_clk_domain intrctrl iobus iocache membus physmem realview terminal vncserver voltage_domain 12atags_addr=256 13boot_loader=/dist/m5/system/binaries/boot.arm 14boot_osflags=earlyprintk console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=128MB root=/dev/sda1 15cache_line_size=64 16clk_domain=system.clk_domain 17dtb_filename=False 18early_kernel_symbols=false 19enable_context_switch_stats_dump=false 20flags_addr=268435504 21gic_cpu_addr=520093952 22init_param=0 23kernel=/dist/m5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8 24load_addr_mask=268435455 25machine_type=RealView_PBX 26mem_mode=timing 27mem_ranges=0:134217727	1[root] 2type=Root 3children=system 4full_system=true 5time_sync_enable=false 6time_sync_period=100000000000 7time_sync_spin_threshold=100000000 8 9[system] 10type=LinuxArmSystem 11children=bridge cf0 clk_domain cpu cpu_clk_domain intrctrl iobus iocache membus physmem realview terminal vncserver voltage_domain 12atags_addr=256 13boot_loader=/dist/m5/system/binaries/boot.arm 14boot_osflags=earlyprintk console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=128MB root=/dev/sda1 15cache_line_size=64 16clk_domain=system.clk_domain 17dtb_filename=False 18early_kernel_symbols=false 19enable_context_switch_stats_dump=false 20flags_addr=268435504 21gic_cpu_addr=520093952 22init_param=0 23kernel=/dist/m5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8 24load_addr_mask=268435455 25machine_type=RealView_PBX 26mem_mode=timing 27mem_ranges=0:134217727
28memories=system.realview.nvmem system.physmem	28memories=system.physmem system.realview.nvmem
29multi_proc=true 30num_work_ids=16 31panic_on_oops=true 32panic_on_panic=true 33readfile=tests/halt.sh 34symbolfile= 35work_begin_ckpt_count=0 36work_begin_cpu_id_exit=-1 37work_begin_exit_count=0 38work_cpus_ckpt_count=0 39work_end_ckpt_count=0 40work_end_exit_count=0 41work_item_id=-1 42system_port=system.membus.slave[0] 43 44[system.bridge] 45type=Bridge 46clk_domain=system.clk_domain 47delay=50000 48ranges=268435456:520093695 1073741824:1610612735 49req_size=16 50resp_size=16 51master=system.iobus.slave[0] 52slave=system.membus.master[0] 53 54[system.cf0] 55type=IdeDisk 56children=image 57delay=1000000 58driveID=master 59image=system.cf0.image 60 61[system.cf0.image] 62type=CowDiskImage 63children=child 64child=system.cf0.image.child 65image_file= 66read_only=false 67table_size=65536 68 69[system.cf0.image.child] 70type=RawDiskImage 71image_file=/dist/m5/system/disks/linux-arm-ael.img 72read_only=true 73 74[system.clk_domain] 75type=SrcClockDomain 76clock=1000 77voltage_domain=system.voltage_domain 78 79[system.cpu] 80type=DerivO3CPU 81children=branchPred dcache dtb fuPool icache interrupts isa itb l2cache toL2Bus tracer 82LFSTSize=1024 83LQEntries=32 84LSQCheckLoads=true 85LSQDepCheckShift=4 86SQEntries=32 87SSITSize=1024 88activity=0 89backComSize=5 90branchPred=system.cpu.branchPred 91cachePorts=200 92checker=Null 93clk_domain=system.cpu_clk_domain 94commitToDecodeDelay=1 95commitToFetchDelay=1 96commitToIEWDelay=1 97commitToRenameDelay=1 98commitWidth=8 99cpu_id=0 100decodeToFetchDelay=1 101decodeToRenameDelay=1 102decodeWidth=8 103dispatchWidth=8 104do_checkpoint_insts=true 105do_quiesce=true 106do_statistics_insts=true 107dtb=system.cpu.dtb 108fetchToDecodeDelay=1 109fetchTrapLatency=1 110fetchWidth=8 111forwardComSize=5 112fuPool=system.cpu.fuPool 113function_trace=false 114function_trace_start=0 115iewToCommitDelay=1 116iewToDecodeDelay=1 117iewToFetchDelay=1 118iewToRenameDelay=1 119interrupts=system.cpu.interrupts 120isa=system.cpu.isa 121issueToExecuteDelay=1 122issueWidth=8 123itb=system.cpu.itb 124max_insts_all_threads=0 125max_insts_any_thread=0 126max_loads_all_threads=0 127max_loads_any_thread=0 128needsTSO=false 129numIQEntries=64	29multi_proc=true 30num_work_ids=16 31panic_on_oops=true 32panic_on_panic=true 33readfile=tests/halt.sh 34symbolfile= 35work_begin_ckpt_count=0 36work_begin_cpu_id_exit=-1 37work_begin_exit_count=0 38work_cpus_ckpt_count=0 39work_end_ckpt_count=0 40work_end_exit_count=0 41work_item_id=-1 42system_port=system.membus.slave[0] 43 44[system.bridge] 45type=Bridge 46clk_domain=system.clk_domain 47delay=50000 48ranges=268435456:520093695 1073741824:1610612735 49req_size=16 50resp_size=16 51master=system.iobus.slave[0] 52slave=system.membus.master[0] 53 54[system.cf0] 55type=IdeDisk 56children=image 57delay=1000000 58driveID=master 59image=system.cf0.image 60 61[system.cf0.image] 62type=CowDiskImage 63children=child 64child=system.cf0.image.child 65image_file= 66read_only=false 67table_size=65536 68 69[system.cf0.image.child] 70type=RawDiskImage 71image_file=/dist/m5/system/disks/linux-arm-ael.img 72read_only=true 73 74[system.clk_domain] 75type=SrcClockDomain 76clock=1000 77voltage_domain=system.voltage_domain 78 79[system.cpu] 80type=DerivO3CPU 81children=branchPred dcache dtb fuPool icache interrupts isa itb l2cache toL2Bus tracer 82LFSTSize=1024 83LQEntries=32 84LSQCheckLoads=true 85LSQDepCheckShift=4 86SQEntries=32 87SSITSize=1024 88activity=0 89backComSize=5 90branchPred=system.cpu.branchPred 91cachePorts=200 92checker=Null 93clk_domain=system.cpu_clk_domain 94commitToDecodeDelay=1 95commitToFetchDelay=1 96commitToIEWDelay=1 97commitToRenameDelay=1 98commitWidth=8 99cpu_id=0 100decodeToFetchDelay=1 101decodeToRenameDelay=1 102decodeWidth=8 103dispatchWidth=8 104do_checkpoint_insts=true 105do_quiesce=true 106do_statistics_insts=true 107dtb=system.cpu.dtb 108fetchToDecodeDelay=1 109fetchTrapLatency=1 110fetchWidth=8 111forwardComSize=5 112fuPool=system.cpu.fuPool 113function_trace=false 114function_trace_start=0 115iewToCommitDelay=1 116iewToDecodeDelay=1 117iewToFetchDelay=1 118iewToRenameDelay=1 119interrupts=system.cpu.interrupts 120isa=system.cpu.isa 121issueToExecuteDelay=1 122issueWidth=8 123itb=system.cpu.itb 124max_insts_all_threads=0 125max_insts_any_thread=0 126max_loads_all_threads=0 127max_loads_any_thread=0 128needsTSO=false 129numIQEntries=64
	130numPhysCCRegs=0
130numPhysFloatRegs=256 131numPhysIntRegs=256 132numROBEntries=192 133numRobs=1 134numThreads=1 135profile=0 136progress_interval=0 137renameToDecodeDelay=1 138renameToFetchDelay=1 139renameToIEWDelay=2 140renameToROBDelay=1 141renameWidth=8 142simpoint_start_insts= 143smtCommitPolicy=RoundRobin 144smtFetchPolicy=SingleThread 145smtIQPolicy=Partitioned 146smtIQThreshold=100 147smtLSQPolicy=Partitioned 148smtLSQThreshold=100 149smtNumFetchingThreads=1 150smtROBPolicy=Partitioned 151smtROBThreshold=100 152squashWidth=8 153store_set_clear_period=250000 154switched_out=false 155system=system 156tracer=system.cpu.tracer 157trapLatency=13 158wbDepth=1 159wbWidth=8 160workload= 161dcache_port=system.cpu.dcache.cpu_side 162icache_port=system.cpu.icache.cpu_side 163 164[system.cpu.branchPred] 165type=BranchPredictor 166BTBEntries=4096 167BTBTagSize=16 168RASSize=16 169choiceCtrBits=2 170choicePredictorSize=8192 171globalCtrBits=2 172globalPredictorSize=8192 173instShiftAmt=2 174localCtrBits=2 175localHistoryTableSize=2048 176localPredictorSize=2048 177numThreads=1 178predType=tournament 179 180[system.cpu.dcache] 181type=BaseCache 182children=tags 183addr_ranges=0:18446744073709551615 184assoc=4 185clk_domain=system.cpu_clk_domain 186forward_snoops=true 187hit_latency=2 188is_top_level=true 189max_miss_count=0 190mshrs=4 191prefetch_on_access=false 192prefetcher=Null 193response_latency=2 194size=32768 195system=system 196tags=system.cpu.dcache.tags 197tgts_per_mshr=20 198two_queue=false 199write_buffers=8 200cpu_side=system.cpu.dcache_port 201mem_side=system.cpu.toL2Bus.slave[1] 202 203[system.cpu.dcache.tags] 204type=LRU 205assoc=4 206block_size=64 207clk_domain=system.cpu_clk_domain 208hit_latency=2 209size=32768 210 211[system.cpu.dtb] 212type=ArmTLB 213children=walker 214size=64 215walker=system.cpu.dtb.walker 216 217[system.cpu.dtb.walker] 218type=ArmTableWalker 219clk_domain=system.cpu_clk_domain 220num_squash_per_cycle=2 221sys=system 222port=system.cpu.toL2Bus.slave[3] 223 224[system.cpu.fuPool] 225type=FUPool 226children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 227FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8 228 229[system.cpu.fuPool.FUList0] 230type=FUDesc 231children=opList 232count=6 233opList=system.cpu.fuPool.FUList0.opList 234 235[system.cpu.fuPool.FUList0.opList] 236type=OpDesc 237issueLat=1 238opClass=IntAlu 239opLat=1 240 241[system.cpu.fuPool.FUList1] 242type=FUDesc 243children=opList0 opList1 244count=2 245opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1 246 247[system.cpu.fuPool.FUList1.opList0] 248type=OpDesc 249issueLat=1 250opClass=IntMult 251opLat=3 252 253[system.cpu.fuPool.FUList1.opList1] 254type=OpDesc 255issueLat=19 256opClass=IntDiv 257opLat=20 258 259[system.cpu.fuPool.FUList2] 260type=FUDesc 261children=opList0 opList1 opList2 262count=4 263opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1 system.cpu.fuPool.FUList2.opList2 264 265[system.cpu.fuPool.FUList2.opList0] 266type=OpDesc 267issueLat=1 268opClass=FloatAdd 269opLat=2 270 271[system.cpu.fuPool.FUList2.opList1] 272type=OpDesc 273issueLat=1 274opClass=FloatCmp 275opLat=2 276 277[system.cpu.fuPool.FUList2.opList2] 278type=OpDesc 279issueLat=1 280opClass=FloatCvt 281opLat=2 282 283[system.cpu.fuPool.FUList3] 284type=FUDesc 285children=opList0 opList1 opList2 286count=2 287opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1 system.cpu.fuPool.FUList3.opList2 288 289[system.cpu.fuPool.FUList3.opList0] 290type=OpDesc 291issueLat=1 292opClass=FloatMult 293opLat=4 294 295[system.cpu.fuPool.FUList3.opList1] 296type=OpDesc 297issueLat=12 298opClass=FloatDiv 299opLat=12 300 301[system.cpu.fuPool.FUList3.opList2] 302type=OpDesc 303issueLat=24 304opClass=FloatSqrt 305opLat=24 306 307[system.cpu.fuPool.FUList4] 308type=FUDesc 309children=opList 310count=0 311opList=system.cpu.fuPool.FUList4.opList 312 313[system.cpu.fuPool.FUList4.opList] 314type=OpDesc 315issueLat=1 316opClass=MemRead 317opLat=1 318 319[system.cpu.fuPool.FUList5] 320type=FUDesc 321children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 322count=4 323opList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.FUList5.opList01 system.cpu.fuPool.FUList5.opList02 system.cpu.fuPool.FUList5.opList03 system.cpu.fuPool.FUList5.opList04 system.cpu.fuPool.FUList5.opList05 system.cpu.fuPool.FUList5.opList06 system.cpu.fuPool.FUList5.opList07 system.cpu.fuPool.FUList5.opList08 system.cpu.fuPool.FUList5.opList09 system.cpu.fuPool.FUList5.opList10 system.cpu.fuPool.FUList5.opList11 system.cpu.fuPool.FUList5.opList12 system.cpu.fuPool.FUList5.opList13 system.cpu.fuPool.FUList5.opList14 system.cpu.fuPool.FUList5.opList15 system.cpu.fuPool.FUList5.opList16 system.cpu.fuPool.FUList5.opList17 system.cpu.fuPool.FUList5.opList18 system.cpu.fuPool.FUList5.opList19 324 325[system.cpu.fuPool.FUList5.opList00] 326type=OpDesc 327issueLat=1 328opClass=SimdAdd 329opLat=1 330 331[system.cpu.fuPool.FUList5.opList01] 332type=OpDesc 333issueLat=1 334opClass=SimdAddAcc 335opLat=1 336 337[system.cpu.fuPool.FUList5.opList02] 338type=OpDesc 339issueLat=1 340opClass=SimdAlu 341opLat=1 342 343[system.cpu.fuPool.FUList5.opList03] 344type=OpDesc 345issueLat=1 346opClass=SimdCmp 347opLat=1 348 349[system.cpu.fuPool.FUList5.opList04] 350type=OpDesc 351issueLat=1 352opClass=SimdCvt 353opLat=1 354 355[system.cpu.fuPool.FUList5.opList05] 356type=OpDesc 357issueLat=1 358opClass=SimdMisc 359opLat=1 360 361[system.cpu.fuPool.FUList5.opList06] 362type=OpDesc 363issueLat=1 364opClass=SimdMult 365opLat=1 366 367[system.cpu.fuPool.FUList5.opList07] 368type=OpDesc 369issueLat=1 370opClass=SimdMultAcc 371opLat=1 372 373[system.cpu.fuPool.FUList5.opList08] 374type=OpDesc 375issueLat=1 376opClass=SimdShift 377opLat=1 378 379[system.cpu.fuPool.FUList5.opList09] 380type=OpDesc 381issueLat=1 382opClass=SimdShiftAcc 383opLat=1 384 385[system.cpu.fuPool.FUList5.opList10] 386type=OpDesc 387issueLat=1 388opClass=SimdSqrt 389opLat=1 390 391[system.cpu.fuPool.FUList5.opList11] 392type=OpDesc 393issueLat=1 394opClass=SimdFloatAdd 395opLat=1 396 397[system.cpu.fuPool.FUList5.opList12] 398type=OpDesc 399issueLat=1 400opClass=SimdFloatAlu 401opLat=1 402 403[system.cpu.fuPool.FUList5.opList13] 404type=OpDesc 405issueLat=1 406opClass=SimdFloatCmp 407opLat=1 408 409[system.cpu.fuPool.FUList5.opList14] 410type=OpDesc 411issueLat=1 412opClass=SimdFloatCvt 413opLat=1 414 415[system.cpu.fuPool.FUList5.opList15] 416type=OpDesc 417issueLat=1 418opClass=SimdFloatDiv 419opLat=1 420 421[system.cpu.fuPool.FUList5.opList16] 422type=OpDesc 423issueLat=1 424opClass=SimdFloatMisc 425opLat=1 426 427[system.cpu.fuPool.FUList5.opList17] 428type=OpDesc 429issueLat=1 430opClass=SimdFloatMult 431opLat=1 432 433[system.cpu.fuPool.FUList5.opList18] 434type=OpDesc 435issueLat=1 436opClass=SimdFloatMultAcc 437opLat=1 438 439[system.cpu.fuPool.FUList5.opList19] 440type=OpDesc 441issueLat=1 442opClass=SimdFloatSqrt 443opLat=1 444 445[system.cpu.fuPool.FUList6] 446type=FUDesc 447children=opList 448count=0 449opList=system.cpu.fuPool.FUList6.opList 450 451[system.cpu.fuPool.FUList6.opList] 452type=OpDesc 453issueLat=1 454opClass=MemWrite 455opLat=1 456 457[system.cpu.fuPool.FUList7] 458type=FUDesc 459children=opList0 opList1 460count=4 461opList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FUList7.opList1 462 463[system.cpu.fuPool.FUList7.opList0] 464type=OpDesc 465issueLat=1 466opClass=MemRead 467opLat=1 468 469[system.cpu.fuPool.FUList7.opList1] 470type=OpDesc 471issueLat=1 472opClass=MemWrite 473opLat=1 474 475[system.cpu.fuPool.FUList8] 476type=FUDesc 477children=opList 478count=1 479opList=system.cpu.fuPool.FUList8.opList 480 481[system.cpu.fuPool.FUList8.opList] 482type=OpDesc 483issueLat=3 484opClass=IprAccess 485opLat=3 486 487[system.cpu.icache] 488type=BaseCache 489children=tags 490addr_ranges=0:18446744073709551615 491assoc=1 492clk_domain=system.cpu_clk_domain 493forward_snoops=true 494hit_latency=2 495is_top_level=true 496max_miss_count=0 497mshrs=4 498prefetch_on_access=false 499prefetcher=Null 500response_latency=2 501size=32768 502system=system 503tags=system.cpu.icache.tags 504tgts_per_mshr=20 505two_queue=false 506write_buffers=8 507cpu_side=system.cpu.icache_port 508mem_side=system.cpu.toL2Bus.slave[0] 509 510[system.cpu.icache.tags] 511type=LRU 512assoc=1 513block_size=64 514clk_domain=system.cpu_clk_domain 515hit_latency=2 516size=32768 517 518[system.cpu.interrupts] 519type=ArmInterrupts 520 521[system.cpu.isa] 522type=ArmISA 523fpsid=1090793632 524id_isar0=34607377 525id_isar1=34677009 526id_isar2=555950401 527id_isar3=17899825 528id_isar4=268501314 529id_isar5=0 530id_mmfr0=3 531id_mmfr1=0 532id_mmfr2=19070976 533id_mmfr3=4027589137 534id_pfr0=49 535id_pfr1=1 536midr=890224640 537 538[system.cpu.itb] 539type=ArmTLB 540children=walker 541size=64 542walker=system.cpu.itb.walker 543 544[system.cpu.itb.walker] 545type=ArmTableWalker 546clk_domain=system.cpu_clk_domain 547num_squash_per_cycle=2 548sys=system 549port=system.cpu.toL2Bus.slave[2] 550 551[system.cpu.l2cache] 552type=BaseCache 553children=tags 554addr_ranges=0:18446744073709551615 555assoc=8 556clk_domain=system.cpu_clk_domain 557forward_snoops=true 558hit_latency=20 559is_top_level=false 560max_miss_count=0 561mshrs=20 562prefetch_on_access=false 563prefetcher=Null 564response_latency=20 565size=4194304 566system=system 567tags=system.cpu.l2cache.tags 568tgts_per_mshr=12 569two_queue=false 570write_buffers=8 571cpu_side=system.cpu.toL2Bus.master[0] 572mem_side=system.membus.slave[1] 573 574[system.cpu.l2cache.tags] 575type=LRU 576assoc=8 577block_size=64 578clk_domain=system.cpu_clk_domain 579hit_latency=20 580size=4194304 581 582[system.cpu.toL2Bus] 583type=CoherentBus 584clk_domain=system.cpu_clk_domain 585header_cycles=1 586system=system 587use_default_range=false 588width=32 589master=system.cpu.l2cache.cpu_side 590slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port 591 592[system.cpu.tracer] 593type=ExeTracer 594 595[system.cpu_clk_domain] 596type=SrcClockDomain 597clock=500 598voltage_domain=system.voltage_domain 599 600[system.intrctrl] 601type=IntrControl 602sys=system 603 604[system.iobus] 605type=NoncoherentBus 606clk_domain=system.clk_domain 607header_cycles=1 608use_default_range=false 609width=8 610master=system.realview.uart.pio system.realview.realview_io.pio system.realview.timer0.pio system.realview.timer1.pio system.realview.clcd.pio system.realview.kmi0.pio system.realview.kmi1.pio system.realview.cf_ctrl.pio system.realview.cf_ctrl.config system.realview.dmac_fake.pio system.realview.uart1_fake.pio system.realview.uart2_fake.pio system.realview.uart3_fake.pio system.realview.smc_fake.pio system.realview.sp810_fake.pio system.realview.watchdog_fake.pio system.realview.gpio0_fake.pio system.realview.gpio1_fake.pio system.realview.gpio2_fake.pio system.realview.ssp_fake.pio system.realview.sci_fake.pio system.realview.aaci_fake.pio system.realview.mmc_fake.pio system.realview.rtc.pio system.realview.flash_fake.pio system.iocache.cpu_side 611slave=system.bridge.master system.realview.clcd.dma system.realview.cf_ctrl.dma 612 613[system.iocache] 614type=BaseCache 615children=tags 616addr_ranges=0:134217727 617assoc=8 618clk_domain=system.clk_domain 619forward_snoops=false 620hit_latency=50 621is_top_level=true 622max_miss_count=0 623mshrs=20 624prefetch_on_access=false 625prefetcher=Null 626response_latency=50 627size=1024 628system=system 629tags=system.iocache.tags 630tgts_per_mshr=12 631two_queue=false 632write_buffers=8 633cpu_side=system.iobus.master[25] 634mem_side=system.membus.slave[2] 635 636[system.iocache.tags] 637type=LRU 638assoc=8 639block_size=64 640clk_domain=system.clk_domain 641hit_latency=50 642size=1024 643 644[system.membus] 645type=CoherentBus 646children=badaddr_responder 647clk_domain=system.clk_domain 648header_cycles=1 649system=system 650use_default_range=false 651width=8 652default=system.membus.badaddr_responder.pio 653master=system.bridge.slave system.realview.nvmem.port system.realview.gic.pio system.realview.l2x0_fake.pio system.realview.a9scu.pio system.realview.local_cpu_timer.pio system.physmem.port 654slave=system.system_port system.cpu.l2cache.mem_side system.iocache.mem_side 655 656[system.membus.badaddr_responder] 657type=IsaFake 658clk_domain=system.clk_domain 659fake_mem=false 660pio_addr=0 661pio_latency=100000 662pio_size=8 663ret_bad_addr=true 664ret_data16=65535 665ret_data32=4294967295 666ret_data64=18446744073709551615 667ret_data8=255 668system=system 669update_data=false 670warn_access=warn 671pio=system.membus.default 672 673[system.physmem] 674type=SimpleDRAM 675activation_limit=4 676addr_mapping=RaBaChCo 677banks_per_rank=8 678burst_length=8 679channels=1 680clk_domain=system.clk_domain 681conf_table_reported=true 682device_bus_width=8 683device_rowbuffer_size=1024 684devices_per_rank=8 685in_addr_map=true 686mem_sched_policy=frfcfs 687null=false 688page_policy=open 689range=0:134217727 690ranks_per_channel=2 691read_buffer_size=32 692static_backend_latency=10000 693static_frontend_latency=10000 694tBURST=5000 695tCL=13750 696tRCD=13750 697tREFI=7800000 698tRFC=300000 699tRP=13750 700tWTR=7500 701tXAW=40000 702write_buffer_size=32 703write_thresh_perc=70 704port=system.membus.master[6] 705 706[system.realview] 707type=RealView 708children=a9scu aaci_fake cf_ctrl clcd dmac_fake flash_fake gic gpio0_fake gpio1_fake gpio2_fake kmi0 kmi1 l2x0_fake local_cpu_timer mmc_fake nvmem realview_io rtc sci_fake smc_fake sp810_fake ssp_fake timer0 timer1 uart uart1_fake uart2_fake uart3_fake watchdog_fake 709intrctrl=system.intrctrl 710max_mem_size=268435456 711mem_start_addr=0 712pci_cfg_base=0 713system=system 714 715[system.realview.a9scu] 716type=A9SCU 717clk_domain=system.clk_domain 718pio_addr=520093696 719pio_latency=100000 720system=system 721pio=system.membus.master[4] 722 723[system.realview.aaci_fake] 724type=AmbaFake 725amba_id=0 726clk_domain=system.clk_domain 727ignore_access=false 728pio_addr=268451840 729pio_latency=100000 730system=system 731pio=system.iobus.master[21] 732 733[system.realview.cf_ctrl] 734type=IdeController 735BAR0=402653184 736BAR0LegacyIO=true 737BAR0Size=16 738BAR1=402653440 739BAR1LegacyIO=true 740BAR1Size=1 741BAR2=1 742BAR2LegacyIO=false 743BAR2Size=8 744BAR3=1 745BAR3LegacyIO=false 746BAR3Size=4 747BAR4=1 748BAR4LegacyIO=false 749BAR4Size=16 750BAR5=1 751BAR5LegacyIO=false 752BAR5Size=0 753BIST=0 754CacheLineSize=0 755CardbusCIS=0 756ClassCode=1 757Command=1 758DeviceID=28945 759ExpansionROM=0 760HeaderType=0 761InterruptLine=31 762InterruptPin=1 763LatencyTimer=0 764MaximumLatency=0 765MinimumGrant=0 766ProgIF=133 767Revision=0 768Status=640 769SubClassCode=1 770SubsystemID=0 771SubsystemVendorID=0 772VendorID=32902 773clk_domain=system.clk_domain 774config_latency=20000 775ctrl_offset=2 776disks=system.cf0 777io_shift=1 778pci_bus=2 779pci_dev=7 780pci_func=0 781pio_latency=30000 782platform=system.realview 783system=system 784config=system.iobus.master[8] 785dma=system.iobus.slave[2] 786pio=system.iobus.master[7] 787 788[system.realview.clcd] 789type=Pl111 790amba_id=1315089 791clk_domain=system.clk_domain 792gic=system.realview.gic 793int_num=55 794pio_addr=268566528 795pio_latency=10000 796pixel_clock=41667 797system=system 798vnc=system.vncserver 799dma=system.iobus.slave[1] 800pio=system.iobus.master[4] 801 802[system.realview.dmac_fake] 803type=AmbaFake 804amba_id=0 805clk_domain=system.clk_domain 806ignore_access=false 807pio_addr=268632064 808pio_latency=100000 809system=system 810pio=system.iobus.master[9] 811 812[system.realview.flash_fake] 813type=IsaFake 814clk_domain=system.clk_domain 815fake_mem=true 816pio_addr=1073741824 817pio_latency=100000 818pio_size=536870912 819ret_bad_addr=false 820ret_data16=65535 821ret_data32=4294967295 822ret_data64=18446744073709551615 823ret_data8=255 824system=system 825update_data=false 826warn_access= 827pio=system.iobus.master[24] 828 829[system.realview.gic] 830type=Pl390 831clk_domain=system.clk_domain 832cpu_addr=520093952 833cpu_pio_delay=10000 834dist_addr=520097792 835dist_pio_delay=10000 836int_latency=10000 837it_lines=128 838platform=system.realview 839system=system 840pio=system.membus.master[2] 841 842[system.realview.gpio0_fake] 843type=AmbaFake 844amba_id=0 845clk_domain=system.clk_domain 846ignore_access=false 847pio_addr=268513280 848pio_latency=100000 849system=system 850pio=system.iobus.master[16] 851 852[system.realview.gpio1_fake] 853type=AmbaFake 854amba_id=0 855clk_domain=system.clk_domain 856ignore_access=false 857pio_addr=268517376 858pio_latency=100000 859system=system 860pio=system.iobus.master[17] 861 862[system.realview.gpio2_fake] 863type=AmbaFake 864amba_id=0 865clk_domain=system.clk_domain 866ignore_access=false 867pio_addr=268521472 868pio_latency=100000 869system=system 870pio=system.iobus.master[18] 871 872[system.realview.kmi0] 873type=Pl050 874amba_id=1314896 875clk_domain=system.clk_domain 876gic=system.realview.gic 877int_delay=1000000 878int_num=52 879is_mouse=false 880pio_addr=268460032 881pio_latency=100000 882system=system 883vnc=system.vncserver 884pio=system.iobus.master[5] 885 886[system.realview.kmi1] 887type=Pl050 888amba_id=1314896 889clk_domain=system.clk_domain 890gic=system.realview.gic 891int_delay=1000000 892int_num=53 893is_mouse=true 894pio_addr=268464128 895pio_latency=100000 896system=system 897vnc=system.vncserver 898pio=system.iobus.master[6] 899 900[system.realview.l2x0_fake] 901type=IsaFake 902clk_domain=system.clk_domain 903fake_mem=false 904pio_addr=520101888 905pio_latency=100000 906pio_size=4095 907ret_bad_addr=false 908ret_data16=65535 909ret_data32=4294967295 910ret_data64=18446744073709551615 911ret_data8=255 912system=system 913update_data=false 914warn_access= 915pio=system.membus.master[3] 916 917[system.realview.local_cpu_timer] 918type=CpuLocalTimer 919clk_domain=system.clk_domain 920gic=system.realview.gic 921int_num_timer=29 922int_num_watchdog=30 923pio_addr=520095232 924pio_latency=100000 925system=system 926pio=system.membus.master[5] 927 928[system.realview.mmc_fake] 929type=AmbaFake 930amba_id=0 931clk_domain=system.clk_domain 932ignore_access=false 933pio_addr=268455936 934pio_latency=100000 935system=system 936pio=system.iobus.master[22] 937 938[system.realview.nvmem] 939type=SimpleMemory 940bandwidth=73.000000 941clk_domain=system.clk_domain 942conf_table_reported=false 943in_addr_map=true 944latency=30000 945latency_var=0 946null=false 947range=2147483648:2214592511 948port=system.membus.master[1] 949 950[system.realview.realview_io] 951type=RealViewCtrl 952clk_domain=system.clk_domain 953idreg=0 954pio_addr=268435456 955pio_latency=100000 956proc_id0=201326592 957proc_id1=201327138 958system=system 959pio=system.iobus.master[1] 960 961[system.realview.rtc] 962type=PL031 963amba_id=3412017 964clk_domain=system.clk_domain 965gic=system.realview.gic 966int_delay=100000 967int_num=42 968pio_addr=268529664 969pio_latency=100000 970system=system 971time=Thu Jan 1 00:00:00 2009 972pio=system.iobus.master[23] 973 974[system.realview.sci_fake] 975type=AmbaFake 976amba_id=0 977clk_domain=system.clk_domain 978ignore_access=false 979pio_addr=268492800 980pio_latency=100000 981system=system 982pio=system.iobus.master[20] 983 984[system.realview.smc_fake] 985type=AmbaFake 986amba_id=0 987clk_domain=system.clk_domain 988ignore_access=false 989pio_addr=269357056 990pio_latency=100000 991system=system 992pio=system.iobus.master[13] 993 994[system.realview.sp810_fake] 995type=AmbaFake 996amba_id=0 997clk_domain=system.clk_domain 998ignore_access=true 999pio_addr=268439552 1000pio_latency=100000 1001system=system 1002pio=system.iobus.master[14] 1003 1004[system.realview.ssp_fake] 1005type=AmbaFake 1006amba_id=0 1007clk_domain=system.clk_domain 1008ignore_access=false 1009pio_addr=268488704 1010pio_latency=100000 1011system=system 1012pio=system.iobus.master[19] 1013 1014[system.realview.timer0] 1015type=Sp804 1016amba_id=1316868 1017clk_domain=system.clk_domain 1018clock0=1000000 1019clock1=1000000 1020gic=system.realview.gic 1021int_num0=36 1022int_num1=36 1023pio_addr=268505088 1024pio_latency=100000 1025system=system 1026pio=system.iobus.master[2] 1027 1028[system.realview.timer1] 1029type=Sp804 1030amba_id=1316868 1031clk_domain=system.clk_domain 1032clock0=1000000 1033clock1=1000000 1034gic=system.realview.gic 1035int_num0=37 1036int_num1=37 1037pio_addr=268509184 1038pio_latency=100000 1039system=system 1040pio=system.iobus.master[3] 1041 1042[system.realview.uart] 1043type=Pl011 1044clk_domain=system.clk_domain 1045end_on_eot=false 1046gic=system.realview.gic 1047int_delay=100000 1048int_num=44 1049pio_addr=268472320 1050pio_latency=100000 1051platform=system.realview 1052system=system 1053terminal=system.terminal 1054pio=system.iobus.master[0] 1055 1056[system.realview.uart1_fake] 1057type=AmbaFake 1058amba_id=0 1059clk_domain=system.clk_domain 1060ignore_access=false 1061pio_addr=268476416 1062pio_latency=100000 1063system=system 1064pio=system.iobus.master[10] 1065 1066[system.realview.uart2_fake] 1067type=AmbaFake 1068amba_id=0 1069clk_domain=system.clk_domain 1070ignore_access=false 1071pio_addr=268480512 1072pio_latency=100000 1073system=system 1074pio=system.iobus.master[11] 1075 1076[system.realview.uart3_fake] 1077type=AmbaFake 1078amba_id=0 1079clk_domain=system.clk_domain 1080ignore_access=false 1081pio_addr=268484608 1082pio_latency=100000 1083system=system 1084pio=system.iobus.master[12] 1085 1086[system.realview.watchdog_fake] 1087type=AmbaFake 1088amba_id=0 1089clk_domain=system.clk_domain 1090ignore_access=false 1091pio_addr=268500992 1092pio_latency=100000 1093system=system 1094pio=system.iobus.master[15] 1095 1096[system.terminal] 1097type=Terminal 1098intr_control=system.intrctrl 1099number=0 1100output=true 1101port=3456 1102 1103[system.vncserver] 1104type=VncServer 1105frame_capture=false 1106number=0 1107port=5900 1108 1109[system.voltage_domain] 1110type=VoltageDomain 1111voltage=1.000000 1112	131numPhysFloatRegs=256 132numPhysIntRegs=256 133numROBEntries=192 134numRobs=1 135numThreads=1 136profile=0 137progress_interval=0 138renameToDecodeDelay=1 139renameToFetchDelay=1 140renameToIEWDelay=2 141renameToROBDelay=1 142renameWidth=8 143simpoint_start_insts= 144smtCommitPolicy=RoundRobin 145smtFetchPolicy=SingleThread 146smtIQPolicy=Partitioned 147smtIQThreshold=100 148smtLSQPolicy=Partitioned 149smtLSQThreshold=100 150smtNumFetchingThreads=1 151smtROBPolicy=Partitioned 152smtROBThreshold=100 153squashWidth=8 154store_set_clear_period=250000 155switched_out=false 156system=system 157tracer=system.cpu.tracer 158trapLatency=13 159wbDepth=1 160wbWidth=8 161workload= 162dcache_port=system.cpu.dcache.cpu_side 163icache_port=system.cpu.icache.cpu_side 164 165[system.cpu.branchPred] 166type=BranchPredictor 167BTBEntries=4096 168BTBTagSize=16 169RASSize=16 170choiceCtrBits=2 171choicePredictorSize=8192 172globalCtrBits=2 173globalPredictorSize=8192 174instShiftAmt=2 175localCtrBits=2 176localHistoryTableSize=2048 177localPredictorSize=2048 178numThreads=1 179predType=tournament 180 181[system.cpu.dcache] 182type=BaseCache 183children=tags 184addr_ranges=0:18446744073709551615 185assoc=4 186clk_domain=system.cpu_clk_domain 187forward_snoops=true 188hit_latency=2 189is_top_level=true 190max_miss_count=0 191mshrs=4 192prefetch_on_access=false 193prefetcher=Null 194response_latency=2 195size=32768 196system=system 197tags=system.cpu.dcache.tags 198tgts_per_mshr=20 199two_queue=false 200write_buffers=8 201cpu_side=system.cpu.dcache_port 202mem_side=system.cpu.toL2Bus.slave[1] 203 204[system.cpu.dcache.tags] 205type=LRU 206assoc=4 207block_size=64 208clk_domain=system.cpu_clk_domain 209hit_latency=2 210size=32768 211 212[system.cpu.dtb] 213type=ArmTLB 214children=walker 215size=64 216walker=system.cpu.dtb.walker 217 218[system.cpu.dtb.walker] 219type=ArmTableWalker 220clk_domain=system.cpu_clk_domain 221num_squash_per_cycle=2 222sys=system 223port=system.cpu.toL2Bus.slave[3] 224 225[system.cpu.fuPool] 226type=FUPool 227children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 228FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8 229 230[system.cpu.fuPool.FUList0] 231type=FUDesc 232children=opList 233count=6 234opList=system.cpu.fuPool.FUList0.opList 235 236[system.cpu.fuPool.FUList0.opList] 237type=OpDesc 238issueLat=1 239opClass=IntAlu 240opLat=1 241 242[system.cpu.fuPool.FUList1] 243type=FUDesc 244children=opList0 opList1 245count=2 246opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1 247 248[system.cpu.fuPool.FUList1.opList0] 249type=OpDesc 250issueLat=1 251opClass=IntMult 252opLat=3 253 254[system.cpu.fuPool.FUList1.opList1] 255type=OpDesc 256issueLat=19 257opClass=IntDiv 258opLat=20 259 260[system.cpu.fuPool.FUList2] 261type=FUDesc 262children=opList0 opList1 opList2 263count=4 264opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1 system.cpu.fuPool.FUList2.opList2 265 266[system.cpu.fuPool.FUList2.opList0] 267type=OpDesc 268issueLat=1 269opClass=FloatAdd 270opLat=2 271 272[system.cpu.fuPool.FUList2.opList1] 273type=OpDesc 274issueLat=1 275opClass=FloatCmp 276opLat=2 277 278[system.cpu.fuPool.FUList2.opList2] 279type=OpDesc 280issueLat=1 281opClass=FloatCvt 282opLat=2 283 284[system.cpu.fuPool.FUList3] 285type=FUDesc 286children=opList0 opList1 opList2 287count=2 288opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1 system.cpu.fuPool.FUList3.opList2 289 290[system.cpu.fuPool.FUList3.opList0] 291type=OpDesc 292issueLat=1 293opClass=FloatMult 294opLat=4 295 296[system.cpu.fuPool.FUList3.opList1] 297type=OpDesc 298issueLat=12 299opClass=FloatDiv 300opLat=12 301 302[system.cpu.fuPool.FUList3.opList2] 303type=OpDesc 304issueLat=24 305opClass=FloatSqrt 306opLat=24 307 308[system.cpu.fuPool.FUList4] 309type=FUDesc 310children=opList 311count=0 312opList=system.cpu.fuPool.FUList4.opList 313 314[system.cpu.fuPool.FUList4.opList] 315type=OpDesc 316issueLat=1 317opClass=MemRead 318opLat=1 319 320[system.cpu.fuPool.FUList5] 321type=FUDesc 322children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 323count=4 324opList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.FUList5.opList01 system.cpu.fuPool.FUList5.opList02 system.cpu.fuPool.FUList5.opList03 system.cpu.fuPool.FUList5.opList04 system.cpu.fuPool.FUList5.opList05 system.cpu.fuPool.FUList5.opList06 system.cpu.fuPool.FUList5.opList07 system.cpu.fuPool.FUList5.opList08 system.cpu.fuPool.FUList5.opList09 system.cpu.fuPool.FUList5.opList10 system.cpu.fuPool.FUList5.opList11 system.cpu.fuPool.FUList5.opList12 system.cpu.fuPool.FUList5.opList13 system.cpu.fuPool.FUList5.opList14 system.cpu.fuPool.FUList5.opList15 system.cpu.fuPool.FUList5.opList16 system.cpu.fuPool.FUList5.opList17 system.cpu.fuPool.FUList5.opList18 system.cpu.fuPool.FUList5.opList19 325 326[system.cpu.fuPool.FUList5.opList00] 327type=OpDesc 328issueLat=1 329opClass=SimdAdd 330opLat=1 331 332[system.cpu.fuPool.FUList5.opList01] 333type=OpDesc 334issueLat=1 335opClass=SimdAddAcc 336opLat=1 337 338[system.cpu.fuPool.FUList5.opList02] 339type=OpDesc 340issueLat=1 341opClass=SimdAlu 342opLat=1 343 344[system.cpu.fuPool.FUList5.opList03] 345type=OpDesc 346issueLat=1 347opClass=SimdCmp 348opLat=1 349 350[system.cpu.fuPool.FUList5.opList04] 351type=OpDesc 352issueLat=1 353opClass=SimdCvt 354opLat=1 355 356[system.cpu.fuPool.FUList5.opList05] 357type=OpDesc 358issueLat=1 359opClass=SimdMisc 360opLat=1 361 362[system.cpu.fuPool.FUList5.opList06] 363type=OpDesc 364issueLat=1 365opClass=SimdMult 366opLat=1 367 368[system.cpu.fuPool.FUList5.opList07] 369type=OpDesc 370issueLat=1 371opClass=SimdMultAcc 372opLat=1 373 374[system.cpu.fuPool.FUList5.opList08] 375type=OpDesc 376issueLat=1 377opClass=SimdShift 378opLat=1 379 380[system.cpu.fuPool.FUList5.opList09] 381type=OpDesc 382issueLat=1 383opClass=SimdShiftAcc 384opLat=1 385 386[system.cpu.fuPool.FUList5.opList10] 387type=OpDesc 388issueLat=1 389opClass=SimdSqrt 390opLat=1 391 392[system.cpu.fuPool.FUList5.opList11] 393type=OpDesc 394issueLat=1 395opClass=SimdFloatAdd 396opLat=1 397 398[system.cpu.fuPool.FUList5.opList12] 399type=OpDesc 400issueLat=1 401opClass=SimdFloatAlu 402opLat=1 403 404[system.cpu.fuPool.FUList5.opList13] 405type=OpDesc 406issueLat=1 407opClass=SimdFloatCmp 408opLat=1 409 410[system.cpu.fuPool.FUList5.opList14] 411type=OpDesc 412issueLat=1 413opClass=SimdFloatCvt 414opLat=1 415 416[system.cpu.fuPool.FUList5.opList15] 417type=OpDesc 418issueLat=1 419opClass=SimdFloatDiv 420opLat=1 421 422[system.cpu.fuPool.FUList5.opList16] 423type=OpDesc 424issueLat=1 425opClass=SimdFloatMisc 426opLat=1 427 428[system.cpu.fuPool.FUList5.opList17] 429type=OpDesc 430issueLat=1 431opClass=SimdFloatMult 432opLat=1 433 434[system.cpu.fuPool.FUList5.opList18] 435type=OpDesc 436issueLat=1 437opClass=SimdFloatMultAcc 438opLat=1 439 440[system.cpu.fuPool.FUList5.opList19] 441type=OpDesc 442issueLat=1 443opClass=SimdFloatSqrt 444opLat=1 445 446[system.cpu.fuPool.FUList6] 447type=FUDesc 448children=opList 449count=0 450opList=system.cpu.fuPool.FUList6.opList 451 452[system.cpu.fuPool.FUList6.opList] 453type=OpDesc 454issueLat=1 455opClass=MemWrite 456opLat=1 457 458[system.cpu.fuPool.FUList7] 459type=FUDesc 460children=opList0 opList1 461count=4 462opList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FUList7.opList1 463 464[system.cpu.fuPool.FUList7.opList0] 465type=OpDesc 466issueLat=1 467opClass=MemRead 468opLat=1 469 470[system.cpu.fuPool.FUList7.opList1] 471type=OpDesc 472issueLat=1 473opClass=MemWrite 474opLat=1 475 476[system.cpu.fuPool.FUList8] 477type=FUDesc 478children=opList 479count=1 480opList=system.cpu.fuPool.FUList8.opList 481 482[system.cpu.fuPool.FUList8.opList] 483type=OpDesc 484issueLat=3 485opClass=IprAccess 486opLat=3 487 488[system.cpu.icache] 489type=BaseCache 490children=tags 491addr_ranges=0:18446744073709551615 492assoc=1 493clk_domain=system.cpu_clk_domain 494forward_snoops=true 495hit_latency=2 496is_top_level=true 497max_miss_count=0 498mshrs=4 499prefetch_on_access=false 500prefetcher=Null 501response_latency=2 502size=32768 503system=system 504tags=system.cpu.icache.tags 505tgts_per_mshr=20 506two_queue=false 507write_buffers=8 508cpu_side=system.cpu.icache_port 509mem_side=system.cpu.toL2Bus.slave[0] 510 511[system.cpu.icache.tags] 512type=LRU 513assoc=1 514block_size=64 515clk_domain=system.cpu_clk_domain 516hit_latency=2 517size=32768 518 519[system.cpu.interrupts] 520type=ArmInterrupts 521 522[system.cpu.isa] 523type=ArmISA 524fpsid=1090793632 525id_isar0=34607377 526id_isar1=34677009 527id_isar2=555950401 528id_isar3=17899825 529id_isar4=268501314 530id_isar5=0 531id_mmfr0=3 532id_mmfr1=0 533id_mmfr2=19070976 534id_mmfr3=4027589137 535id_pfr0=49 536id_pfr1=1 537midr=890224640 538 539[system.cpu.itb] 540type=ArmTLB 541children=walker 542size=64 543walker=system.cpu.itb.walker 544 545[system.cpu.itb.walker] 546type=ArmTableWalker 547clk_domain=system.cpu_clk_domain 548num_squash_per_cycle=2 549sys=system 550port=system.cpu.toL2Bus.slave[2] 551 552[system.cpu.l2cache] 553type=BaseCache 554children=tags 555addr_ranges=0:18446744073709551615 556assoc=8 557clk_domain=system.cpu_clk_domain 558forward_snoops=true 559hit_latency=20 560is_top_level=false 561max_miss_count=0 562mshrs=20 563prefetch_on_access=false 564prefetcher=Null 565response_latency=20 566size=4194304 567system=system 568tags=system.cpu.l2cache.tags 569tgts_per_mshr=12 570two_queue=false 571write_buffers=8 572cpu_side=system.cpu.toL2Bus.master[0] 573mem_side=system.membus.slave[1] 574 575[system.cpu.l2cache.tags] 576type=LRU 577assoc=8 578block_size=64 579clk_domain=system.cpu_clk_domain 580hit_latency=20 581size=4194304 582 583[system.cpu.toL2Bus] 584type=CoherentBus 585clk_domain=system.cpu_clk_domain 586header_cycles=1 587system=system 588use_default_range=false 589width=32 590master=system.cpu.l2cache.cpu_side 591slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port 592 593[system.cpu.tracer] 594type=ExeTracer 595 596[system.cpu_clk_domain] 597type=SrcClockDomain 598clock=500 599voltage_domain=system.voltage_domain 600 601[system.intrctrl] 602type=IntrControl 603sys=system 604 605[system.iobus] 606type=NoncoherentBus 607clk_domain=system.clk_domain 608header_cycles=1 609use_default_range=false 610width=8 611master=system.realview.uart.pio system.realview.realview_io.pio system.realview.timer0.pio system.realview.timer1.pio system.realview.clcd.pio system.realview.kmi0.pio system.realview.kmi1.pio system.realview.cf_ctrl.pio system.realview.cf_ctrl.config system.realview.dmac_fake.pio system.realview.uart1_fake.pio system.realview.uart2_fake.pio system.realview.uart3_fake.pio system.realview.smc_fake.pio system.realview.sp810_fake.pio system.realview.watchdog_fake.pio system.realview.gpio0_fake.pio system.realview.gpio1_fake.pio system.realview.gpio2_fake.pio system.realview.ssp_fake.pio system.realview.sci_fake.pio system.realview.aaci_fake.pio system.realview.mmc_fake.pio system.realview.rtc.pio system.realview.flash_fake.pio system.iocache.cpu_side 612slave=system.bridge.master system.realview.clcd.dma system.realview.cf_ctrl.dma 613 614[system.iocache] 615type=BaseCache 616children=tags 617addr_ranges=0:134217727 618assoc=8 619clk_domain=system.clk_domain 620forward_snoops=false 621hit_latency=50 622is_top_level=true 623max_miss_count=0 624mshrs=20 625prefetch_on_access=false 626prefetcher=Null 627response_latency=50 628size=1024 629system=system 630tags=system.iocache.tags 631tgts_per_mshr=12 632two_queue=false 633write_buffers=8 634cpu_side=system.iobus.master[25] 635mem_side=system.membus.slave[2] 636 637[system.iocache.tags] 638type=LRU 639assoc=8 640block_size=64 641clk_domain=system.clk_domain 642hit_latency=50 643size=1024 644 645[system.membus] 646type=CoherentBus 647children=badaddr_responder 648clk_domain=system.clk_domain 649header_cycles=1 650system=system 651use_default_range=false 652width=8 653default=system.membus.badaddr_responder.pio 654master=system.bridge.slave system.realview.nvmem.port system.realview.gic.pio system.realview.l2x0_fake.pio system.realview.a9scu.pio system.realview.local_cpu_timer.pio system.physmem.port 655slave=system.system_port system.cpu.l2cache.mem_side system.iocache.mem_side 656 657[system.membus.badaddr_responder] 658type=IsaFake 659clk_domain=system.clk_domain 660fake_mem=false 661pio_addr=0 662pio_latency=100000 663pio_size=8 664ret_bad_addr=true 665ret_data16=65535 666ret_data32=4294967295 667ret_data64=18446744073709551615 668ret_data8=255 669system=system 670update_data=false 671warn_access=warn 672pio=system.membus.default 673 674[system.physmem] 675type=SimpleDRAM 676activation_limit=4 677addr_mapping=RaBaChCo 678banks_per_rank=8 679burst_length=8 680channels=1 681clk_domain=system.clk_domain 682conf_table_reported=true 683device_bus_width=8 684device_rowbuffer_size=1024 685devices_per_rank=8 686in_addr_map=true 687mem_sched_policy=frfcfs 688null=false 689page_policy=open 690range=0:134217727 691ranks_per_channel=2 692read_buffer_size=32 693static_backend_latency=10000 694static_frontend_latency=10000 695tBURST=5000 696tCL=13750 697tRCD=13750 698tREFI=7800000 699tRFC=300000 700tRP=13750 701tWTR=7500 702tXAW=40000 703write_buffer_size=32 704write_thresh_perc=70 705port=system.membus.master[6] 706 707[system.realview] 708type=RealView 709children=a9scu aaci_fake cf_ctrl clcd dmac_fake flash_fake gic gpio0_fake gpio1_fake gpio2_fake kmi0 kmi1 l2x0_fake local_cpu_timer mmc_fake nvmem realview_io rtc sci_fake smc_fake sp810_fake ssp_fake timer0 timer1 uart uart1_fake uart2_fake uart3_fake watchdog_fake 710intrctrl=system.intrctrl 711max_mem_size=268435456 712mem_start_addr=0 713pci_cfg_base=0 714system=system 715 716[system.realview.a9scu] 717type=A9SCU 718clk_domain=system.clk_domain 719pio_addr=520093696 720pio_latency=100000 721system=system 722pio=system.membus.master[4] 723 724[system.realview.aaci_fake] 725type=AmbaFake 726amba_id=0 727clk_domain=system.clk_domain 728ignore_access=false 729pio_addr=268451840 730pio_latency=100000 731system=system 732pio=system.iobus.master[21] 733 734[system.realview.cf_ctrl] 735type=IdeController 736BAR0=402653184 737BAR0LegacyIO=true 738BAR0Size=16 739BAR1=402653440 740BAR1LegacyIO=true 741BAR1Size=1 742BAR2=1 743BAR2LegacyIO=false 744BAR2Size=8 745BAR3=1 746BAR3LegacyIO=false 747BAR3Size=4 748BAR4=1 749BAR4LegacyIO=false 750BAR4Size=16 751BAR5=1 752BAR5LegacyIO=false 753BAR5Size=0 754BIST=0 755CacheLineSize=0 756CardbusCIS=0 757ClassCode=1 758Command=1 759DeviceID=28945 760ExpansionROM=0 761HeaderType=0 762InterruptLine=31 763InterruptPin=1 764LatencyTimer=0 765MaximumLatency=0 766MinimumGrant=0 767ProgIF=133 768Revision=0 769Status=640 770SubClassCode=1 771SubsystemID=0 772SubsystemVendorID=0 773VendorID=32902 774clk_domain=system.clk_domain 775config_latency=20000 776ctrl_offset=2 777disks=system.cf0 778io_shift=1 779pci_bus=2 780pci_dev=7 781pci_func=0 782pio_latency=30000 783platform=system.realview 784system=system 785config=system.iobus.master[8] 786dma=system.iobus.slave[2] 787pio=system.iobus.master[7] 788 789[system.realview.clcd] 790type=Pl111 791amba_id=1315089 792clk_domain=system.clk_domain 793gic=system.realview.gic 794int_num=55 795pio_addr=268566528 796pio_latency=10000 797pixel_clock=41667 798system=system 799vnc=system.vncserver 800dma=system.iobus.slave[1] 801pio=system.iobus.master[4] 802 803[system.realview.dmac_fake] 804type=AmbaFake 805amba_id=0 806clk_domain=system.clk_domain 807ignore_access=false 808pio_addr=268632064 809pio_latency=100000 810system=system 811pio=system.iobus.master[9] 812 813[system.realview.flash_fake] 814type=IsaFake 815clk_domain=system.clk_domain 816fake_mem=true 817pio_addr=1073741824 818pio_latency=100000 819pio_size=536870912 820ret_bad_addr=false 821ret_data16=65535 822ret_data32=4294967295 823ret_data64=18446744073709551615 824ret_data8=255 825system=system 826update_data=false 827warn_access= 828pio=system.iobus.master[24] 829 830[system.realview.gic] 831type=Pl390 832clk_domain=system.clk_domain 833cpu_addr=520093952 834cpu_pio_delay=10000 835dist_addr=520097792 836dist_pio_delay=10000 837int_latency=10000 838it_lines=128 839platform=system.realview 840system=system 841pio=system.membus.master[2] 842 843[system.realview.gpio0_fake] 844type=AmbaFake 845amba_id=0 846clk_domain=system.clk_domain 847ignore_access=false 848pio_addr=268513280 849pio_latency=100000 850system=system 851pio=system.iobus.master[16] 852 853[system.realview.gpio1_fake] 854type=AmbaFake 855amba_id=0 856clk_domain=system.clk_domain 857ignore_access=false 858pio_addr=268517376 859pio_latency=100000 860system=system 861pio=system.iobus.master[17] 862 863[system.realview.gpio2_fake] 864type=AmbaFake 865amba_id=0 866clk_domain=system.clk_domain 867ignore_access=false 868pio_addr=268521472 869pio_latency=100000 870system=system 871pio=system.iobus.master[18] 872 873[system.realview.kmi0] 874type=Pl050 875amba_id=1314896 876clk_domain=system.clk_domain 877gic=system.realview.gic 878int_delay=1000000 879int_num=52 880is_mouse=false 881pio_addr=268460032 882pio_latency=100000 883system=system 884vnc=system.vncserver 885pio=system.iobus.master[5] 886 887[system.realview.kmi1] 888type=Pl050 889amba_id=1314896 890clk_domain=system.clk_domain 891gic=system.realview.gic 892int_delay=1000000 893int_num=53 894is_mouse=true 895pio_addr=268464128 896pio_latency=100000 897system=system 898vnc=system.vncserver 899pio=system.iobus.master[6] 900 901[system.realview.l2x0_fake] 902type=IsaFake 903clk_domain=system.clk_domain 904fake_mem=false 905pio_addr=520101888 906pio_latency=100000 907pio_size=4095 908ret_bad_addr=false 909ret_data16=65535 910ret_data32=4294967295 911ret_data64=18446744073709551615 912ret_data8=255 913system=system 914update_data=false 915warn_access= 916pio=system.membus.master[3] 917 918[system.realview.local_cpu_timer] 919type=CpuLocalTimer 920clk_domain=system.clk_domain 921gic=system.realview.gic 922int_num_timer=29 923int_num_watchdog=30 924pio_addr=520095232 925pio_latency=100000 926system=system 927pio=system.membus.master[5] 928 929[system.realview.mmc_fake] 930type=AmbaFake 931amba_id=0 932clk_domain=system.clk_domain 933ignore_access=false 934pio_addr=268455936 935pio_latency=100000 936system=system 937pio=system.iobus.master[22] 938 939[system.realview.nvmem] 940type=SimpleMemory 941bandwidth=73.000000 942clk_domain=system.clk_domain 943conf_table_reported=false 944in_addr_map=true 945latency=30000 946latency_var=0 947null=false 948range=2147483648:2214592511 949port=system.membus.master[1] 950 951[system.realview.realview_io] 952type=RealViewCtrl 953clk_domain=system.clk_domain 954idreg=0 955pio_addr=268435456 956pio_latency=100000 957proc_id0=201326592 958proc_id1=201327138 959system=system 960pio=system.iobus.master[1] 961 962[system.realview.rtc] 963type=PL031 964amba_id=3412017 965clk_domain=system.clk_domain 966gic=system.realview.gic 967int_delay=100000 968int_num=42 969pio_addr=268529664 970pio_latency=100000 971system=system 972time=Thu Jan 1 00:00:00 2009 973pio=system.iobus.master[23] 974 975[system.realview.sci_fake] 976type=AmbaFake 977amba_id=0 978clk_domain=system.clk_domain 979ignore_access=false 980pio_addr=268492800 981pio_latency=100000 982system=system 983pio=system.iobus.master[20] 984 985[system.realview.smc_fake] 986type=AmbaFake 987amba_id=0 988clk_domain=system.clk_domain 989ignore_access=false 990pio_addr=269357056 991pio_latency=100000 992system=system 993pio=system.iobus.master[13] 994 995[system.realview.sp810_fake] 996type=AmbaFake 997amba_id=0 998clk_domain=system.clk_domain 999ignore_access=true 1000pio_addr=268439552 1001pio_latency=100000 1002system=system 1003pio=system.iobus.master[14] 1004 1005[system.realview.ssp_fake] 1006type=AmbaFake 1007amba_id=0 1008clk_domain=system.clk_domain 1009ignore_access=false 1010pio_addr=268488704 1011pio_latency=100000 1012system=system 1013pio=system.iobus.master[19] 1014 1015[system.realview.timer0] 1016type=Sp804 1017amba_id=1316868 1018clk_domain=system.clk_domain 1019clock0=1000000 1020clock1=1000000 1021gic=system.realview.gic 1022int_num0=36 1023int_num1=36 1024pio_addr=268505088 1025pio_latency=100000 1026system=system 1027pio=system.iobus.master[2] 1028 1029[system.realview.timer1] 1030type=Sp804 1031amba_id=1316868 1032clk_domain=system.clk_domain 1033clock0=1000000 1034clock1=1000000 1035gic=system.realview.gic 1036int_num0=37 1037int_num1=37 1038pio_addr=268509184 1039pio_latency=100000 1040system=system 1041pio=system.iobus.master[3] 1042 1043[system.realview.uart] 1044type=Pl011 1045clk_domain=system.clk_domain 1046end_on_eot=false 1047gic=system.realview.gic 1048int_delay=100000 1049int_num=44 1050pio_addr=268472320 1051pio_latency=100000 1052platform=system.realview 1053system=system 1054terminal=system.terminal 1055pio=system.iobus.master[0] 1056 1057[system.realview.uart1_fake] 1058type=AmbaFake 1059amba_id=0 1060clk_domain=system.clk_domain 1061ignore_access=false 1062pio_addr=268476416 1063pio_latency=100000 1064system=system 1065pio=system.iobus.master[10] 1066 1067[system.realview.uart2_fake] 1068type=AmbaFake 1069amba_id=0 1070clk_domain=system.clk_domain 1071ignore_access=false 1072pio_addr=268480512 1073pio_latency=100000 1074system=system 1075pio=system.iobus.master[11] 1076 1077[system.realview.uart3_fake] 1078type=AmbaFake 1079amba_id=0 1080clk_domain=system.clk_domain 1081ignore_access=false 1082pio_addr=268484608 1083pio_latency=100000 1084system=system 1085pio=system.iobus.master[12] 1086 1087[system.realview.watchdog_fake] 1088type=AmbaFake 1089amba_id=0 1090clk_domain=system.clk_domain 1091ignore_access=false 1092pio_addr=268500992 1093pio_latency=100000 1094system=system 1095pio=system.iobus.master[15] 1096 1097[system.terminal] 1098type=Terminal 1099intr_control=system.intrctrl 1100number=0 1101output=true 1102port=3456 1103 1104[system.vncserver] 1105type=VncServer 1106frame_capture=false 1107number=0 1108port=5900 1109 1110[system.voltage_domain] 1111type=VoltageDomain 1112voltage=1.000000 1113