config.ini (8911:4da2ea94319f) config.ini (8983:8800b05e1cb3)
1[root]
2type=Root
3children=system
4full_system=true
5time_sync_enable=false
6time_sync_period=100000000000
7time_sync_spin_threshold=100000000
8
9[system]
10type=LinuxArmSystem
11children=bridge cf0 cpu intrctrl iobus iocache l2c membus physmem realview terminal toL2Bus vncserver
12atags_addr=256
1[root]
2type=Root
3children=system
4full_system=true
5time_sync_enable=false
6time_sync_period=100000000000
7time_sync_spin_threshold=100000000
8
9[system]
10type=LinuxArmSystem
11children=bridge cf0 cpu intrctrl iobus iocache l2c membus physmem realview terminal toL2Bus vncserver
12atags_addr=256
13boot_loader=/projects/pd/randd/dist/binaries/boot.arm
14boot_loader_mem=system.realview.nvmem
13boot_loader=/dist/m5/system/binaries/boot.arm
15boot_osflags=earlyprintk console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=128MB root=/dev/sda1
16flags_addr=268435504
17gic_cpu_addr=520093952
18init_param=0
14boot_osflags=earlyprintk console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=128MB root=/dev/sda1
15flags_addr=268435504
16gic_cpu_addr=520093952
17init_param=0
19kernel=/projects/pd/randd/dist/binaries/vmlinux.arm.smp.fb.2.6.38.8
18kernel=/dist/m5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8
20load_addr_mask=268435455
21machine_type=RealView_PBX
22mem_mode=timing
23memories=system.physmem system.realview.nvmem
24midr_regval=890224640
25num_work_ids=16
19load_addr_mask=268435455
20machine_type=RealView_PBX
21mem_mode=timing
22memories=system.physmem system.realview.nvmem
23midr_regval=890224640
24num_work_ids=16
26physmem=system.physmem
27readfile=tests/halt.sh
28symbolfile=
29work_begin_ckpt_count=0
30work_begin_cpu_id_exit=-1
31work_begin_exit_count=0
32work_cpus_ckpt_count=0
33work_end_ckpt_count=0
34work_end_exit_count=0
35work_item_id=-1
36system_port=system.membus.slave[0]
37
38[system.bridge]
39type=Bridge
40delay=50000
41nack_delay=4000
42ranges=268435456:520093695 1073741824:1610612735
43req_size=16
44resp_size=16
45write_ack=false
46master=system.iobus.slave[0]
47slave=system.membus.master[0]
48
49[system.cf0]
50type=IdeDisk
51children=image
52delay=1000000
53driveID=master
54image=system.cf0.image
55
56[system.cf0.image]
57type=CowDiskImage
58children=child
59child=system.cf0.image.child
60image_file=
61read_only=false
62table_size=65536
63
64[system.cf0.image.child]
65type=RawDiskImage
25readfile=tests/halt.sh
26symbolfile=
27work_begin_ckpt_count=0
28work_begin_cpu_id_exit=-1
29work_begin_exit_count=0
30work_cpus_ckpt_count=0
31work_end_ckpt_count=0
32work_end_exit_count=0
33work_item_id=-1
34system_port=system.membus.slave[0]
35
36[system.bridge]
37type=Bridge
38delay=50000
39nack_delay=4000
40ranges=268435456:520093695 1073741824:1610612735
41req_size=16
42resp_size=16
43write_ack=false
44master=system.iobus.slave[0]
45slave=system.membus.master[0]
46
47[system.cf0]
48type=IdeDisk
49children=image
50delay=1000000
51driveID=master
52image=system.cf0.image
53
54[system.cf0.image]
55type=CowDiskImage
56children=child
57child=system.cf0.image.child
58image_file=
59read_only=false
60table_size=65536
61
62[system.cf0.image.child]
63type=RawDiskImage
66image_file=/projects/pd/randd/dist/disks/linux-arm-ael.img
64image_file=/dist/m5/system/disks/linux-arm-ael.img
67read_only=true
68
69[system.cpu]
70type=DerivO3CPU
71children=dcache dtb fuPool icache interrupts itb tracer
72BTBEntries=4096
73BTBTagSize=16
74LFSTSize=1024
75LQEntries=32
76LSQCheckLoads=true
77LSQDepCheckShift=4
78RASSize=16
79SQEntries=32
80SSITSize=1024
81activity=0
82backComSize=5
83cachePorts=200
84checker=Null
85choiceCtrBits=2
86choicePredictorSize=8192
87clock=500
88commitToDecodeDelay=1
89commitToFetchDelay=1
90commitToIEWDelay=1
91commitToRenameDelay=1
92commitWidth=8
93cpu_id=0
94decodeToFetchDelay=1
95decodeToRenameDelay=1
96decodeWidth=8
97defer_registration=false
98dispatchWidth=8
99do_checkpoint_insts=true
100do_quiesce=true
101do_statistics_insts=true
102dtb=system.cpu.dtb
103fetchToDecodeDelay=1
104fetchTrapLatency=1
105fetchWidth=8
106forwardComSize=5
107fuPool=system.cpu.fuPool
108function_trace=false
109function_trace_start=0
110globalCtrBits=2
111globalHistoryBits=13
112globalPredictorSize=8192
113iewToCommitDelay=1
114iewToDecodeDelay=1
115iewToFetchDelay=1
116iewToRenameDelay=1
117instShiftAmt=2
118interrupts=system.cpu.interrupts
119issueToExecuteDelay=1
120issueWidth=8
121itb=system.cpu.itb
122localCtrBits=2
123localHistoryBits=11
124localHistoryTableSize=2048
125localPredictorSize=2048
126max_insts_all_threads=0
127max_insts_any_thread=0
128max_loads_all_threads=0
129max_loads_any_thread=0
130needsTSO=false
131numIQEntries=64
132numPhysFloatRegs=256
133numPhysIntRegs=256
134numROBEntries=192
135numRobs=1
136numThreads=1
137phase=0
138predType=tournament
139profile=0
140progress_interval=0
141renameToDecodeDelay=1
142renameToFetchDelay=1
143renameToIEWDelay=2
144renameToROBDelay=1
145renameWidth=8
146smtCommitPolicy=RoundRobin
147smtFetchPolicy=SingleThread
148smtIQPolicy=Partitioned
149smtIQThreshold=100
150smtLSQPolicy=Partitioned
151smtLSQThreshold=100
152smtNumFetchingThreads=1
153smtROBPolicy=Partitioned
154smtROBThreshold=100
155squashWidth=8
156store_set_clear_period=250000
157system=system
158tracer=system.cpu.tracer
159trapLatency=13
160wbDepth=1
161wbWidth=8
162workload=
163dcache_port=system.cpu.dcache.cpu_side
164icache_port=system.cpu.icache.cpu_side
165
166[system.cpu.dcache]
167type=BaseCache
168addr_ranges=0:18446744073709551615
169assoc=4
170block_size=64
171forward_snoops=true
172hash_delay=1
173is_top_level=true
174latency=1000
175max_miss_count=0
176mshrs=4
177prefetch_on_access=false
178prefetcher=Null
179prioritizeRequests=false
180repl=Null
181size=32768
182subblock_size=0
183system=system
184tgts_per_mshr=20
185trace_addr=0
186two_queue=false
187write_buffers=8
188cpu_side=system.cpu.dcache_port
189mem_side=system.toL2Bus.slave[1]
190
191[system.cpu.dtb]
192type=ArmTLB
193children=walker
194size=64
195walker=system.cpu.dtb.walker
196
197[system.cpu.dtb.walker]
198type=ArmTableWalker
199max_backoff=100000
200min_backoff=0
201sys=system
202port=system.toL2Bus.slave[3]
203
204[system.cpu.fuPool]
205type=FUPool
206children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
207FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8
208
209[system.cpu.fuPool.FUList0]
210type=FUDesc
211children=opList
212count=6
213opList=system.cpu.fuPool.FUList0.opList
214
215[system.cpu.fuPool.FUList0.opList]
216type=OpDesc
217issueLat=1
218opClass=IntAlu
219opLat=1
220
221[system.cpu.fuPool.FUList1]
222type=FUDesc
223children=opList0 opList1
224count=2
225opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1
226
227[system.cpu.fuPool.FUList1.opList0]
228type=OpDesc
229issueLat=1
230opClass=IntMult
231opLat=3
232
233[system.cpu.fuPool.FUList1.opList1]
234type=OpDesc
235issueLat=19
236opClass=IntDiv
237opLat=20
238
239[system.cpu.fuPool.FUList2]
240type=FUDesc
241children=opList0 opList1 opList2
242count=4
243opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1 system.cpu.fuPool.FUList2.opList2
244
245[system.cpu.fuPool.FUList2.opList0]
246type=OpDesc
247issueLat=1
248opClass=FloatAdd
249opLat=2
250
251[system.cpu.fuPool.FUList2.opList1]
252type=OpDesc
253issueLat=1
254opClass=FloatCmp
255opLat=2
256
257[system.cpu.fuPool.FUList2.opList2]
258type=OpDesc
259issueLat=1
260opClass=FloatCvt
261opLat=2
262
263[system.cpu.fuPool.FUList3]
264type=FUDesc
265children=opList0 opList1 opList2
266count=2
267opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1 system.cpu.fuPool.FUList3.opList2
268
269[system.cpu.fuPool.FUList3.opList0]
270type=OpDesc
271issueLat=1
272opClass=FloatMult
273opLat=4
274
275[system.cpu.fuPool.FUList3.opList1]
276type=OpDesc
277issueLat=12
278opClass=FloatDiv
279opLat=12
280
281[system.cpu.fuPool.FUList3.opList2]
282type=OpDesc
283issueLat=24
284opClass=FloatSqrt
285opLat=24
286
287[system.cpu.fuPool.FUList4]
288type=FUDesc
289children=opList
290count=0
291opList=system.cpu.fuPool.FUList4.opList
292
293[system.cpu.fuPool.FUList4.opList]
294type=OpDesc
295issueLat=1
296opClass=MemRead
297opLat=1
298
299[system.cpu.fuPool.FUList5]
300type=FUDesc
301children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
302count=4
303opList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.FUList5.opList01 system.cpu.fuPool.FUList5.opList02 system.cpu.fuPool.FUList5.opList03 system.cpu.fuPool.FUList5.opList04 system.cpu.fuPool.FUList5.opList05 system.cpu.fuPool.FUList5.opList06 system.cpu.fuPool.FUList5.opList07 system.cpu.fuPool.FUList5.opList08 system.cpu.fuPool.FUList5.opList09 system.cpu.fuPool.FUList5.opList10 system.cpu.fuPool.FUList5.opList11 system.cpu.fuPool.FUList5.opList12 system.cpu.fuPool.FUList5.opList13 system.cpu.fuPool.FUList5.opList14 system.cpu.fuPool.FUList5.opList15 system.cpu.fuPool.FUList5.opList16 system.cpu.fuPool.FUList5.opList17 system.cpu.fuPool.FUList5.opList18 system.cpu.fuPool.FUList5.opList19
304
305[system.cpu.fuPool.FUList5.opList00]
306type=OpDesc
307issueLat=1
308opClass=SimdAdd
309opLat=1
310
311[system.cpu.fuPool.FUList5.opList01]
312type=OpDesc
313issueLat=1
314opClass=SimdAddAcc
315opLat=1
316
317[system.cpu.fuPool.FUList5.opList02]
318type=OpDesc
319issueLat=1
320opClass=SimdAlu
321opLat=1
322
323[system.cpu.fuPool.FUList5.opList03]
324type=OpDesc
325issueLat=1
326opClass=SimdCmp
327opLat=1
328
329[system.cpu.fuPool.FUList5.opList04]
330type=OpDesc
331issueLat=1
332opClass=SimdCvt
333opLat=1
334
335[system.cpu.fuPool.FUList5.opList05]
336type=OpDesc
337issueLat=1
338opClass=SimdMisc
339opLat=1
340
341[system.cpu.fuPool.FUList5.opList06]
342type=OpDesc
343issueLat=1
344opClass=SimdMult
345opLat=1
346
347[system.cpu.fuPool.FUList5.opList07]
348type=OpDesc
349issueLat=1
350opClass=SimdMultAcc
351opLat=1
352
353[system.cpu.fuPool.FUList5.opList08]
354type=OpDesc
355issueLat=1
356opClass=SimdShift
357opLat=1
358
359[system.cpu.fuPool.FUList5.opList09]
360type=OpDesc
361issueLat=1
362opClass=SimdShiftAcc
363opLat=1
364
365[system.cpu.fuPool.FUList5.opList10]
366type=OpDesc
367issueLat=1
368opClass=SimdSqrt
369opLat=1
370
371[system.cpu.fuPool.FUList5.opList11]
372type=OpDesc
373issueLat=1
374opClass=SimdFloatAdd
375opLat=1
376
377[system.cpu.fuPool.FUList5.opList12]
378type=OpDesc
379issueLat=1
380opClass=SimdFloatAlu
381opLat=1
382
383[system.cpu.fuPool.FUList5.opList13]
384type=OpDesc
385issueLat=1
386opClass=SimdFloatCmp
387opLat=1
388
389[system.cpu.fuPool.FUList5.opList14]
390type=OpDesc
391issueLat=1
392opClass=SimdFloatCvt
393opLat=1
394
395[system.cpu.fuPool.FUList5.opList15]
396type=OpDesc
397issueLat=1
398opClass=SimdFloatDiv
399opLat=1
400
401[system.cpu.fuPool.FUList5.opList16]
402type=OpDesc
403issueLat=1
404opClass=SimdFloatMisc
405opLat=1
406
407[system.cpu.fuPool.FUList5.opList17]
408type=OpDesc
409issueLat=1
410opClass=SimdFloatMult
411opLat=1
412
413[system.cpu.fuPool.FUList5.opList18]
414type=OpDesc
415issueLat=1
416opClass=SimdFloatMultAcc
417opLat=1
418
419[system.cpu.fuPool.FUList5.opList19]
420type=OpDesc
421issueLat=1
422opClass=SimdFloatSqrt
423opLat=1
424
425[system.cpu.fuPool.FUList6]
426type=FUDesc
427children=opList
428count=0
429opList=system.cpu.fuPool.FUList6.opList
430
431[system.cpu.fuPool.FUList6.opList]
432type=OpDesc
433issueLat=1
434opClass=MemWrite
435opLat=1
436
437[system.cpu.fuPool.FUList7]
438type=FUDesc
439children=opList0 opList1
440count=4
441opList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FUList7.opList1
442
443[system.cpu.fuPool.FUList7.opList0]
444type=OpDesc
445issueLat=1
446opClass=MemRead
447opLat=1
448
449[system.cpu.fuPool.FUList7.opList1]
450type=OpDesc
451issueLat=1
452opClass=MemWrite
453opLat=1
454
455[system.cpu.fuPool.FUList8]
456type=FUDesc
457children=opList
458count=1
459opList=system.cpu.fuPool.FUList8.opList
460
461[system.cpu.fuPool.FUList8.opList]
462type=OpDesc
463issueLat=3
464opClass=IprAccess
465opLat=3
466
467[system.cpu.icache]
468type=BaseCache
469addr_ranges=0:18446744073709551615
470assoc=1
471block_size=64
472forward_snoops=true
473hash_delay=1
474is_top_level=true
475latency=1000
476max_miss_count=0
477mshrs=4
478prefetch_on_access=false
479prefetcher=Null
480prioritizeRequests=false
481repl=Null
482size=32768
483subblock_size=0
484system=system
485tgts_per_mshr=20
486trace_addr=0
487two_queue=false
488write_buffers=8
489cpu_side=system.cpu.icache_port
490mem_side=system.toL2Bus.slave[0]
491
492[system.cpu.interrupts]
493type=ArmInterrupts
494
495[system.cpu.itb]
496type=ArmTLB
497children=walker
498size=64
499walker=system.cpu.itb.walker
500
501[system.cpu.itb.walker]
502type=ArmTableWalker
503max_backoff=100000
504min_backoff=0
505sys=system
506port=system.toL2Bus.slave[2]
507
508[system.cpu.tracer]
509type=ExeTracer
510
511[system.intrctrl]
512type=IntrControl
513sys=system
514
515[system.iobus]
516type=Bus
517block_size=64
518bus_id=0
519clock=1000
520header_cycles=1
521use_default_range=false
522width=64
523master=system.realview.uart.pio system.realview.realview_io.pio system.realview.timer0.pio system.realview.timer1.pio system.realview.clcd.pio system.realview.kmi0.pio system.realview.kmi1.pio system.realview.cf_ctrl.pio system.realview.cf_ctrl.config system.realview.dmac_fake.pio system.realview.uart1_fake.pio system.realview.uart2_fake.pio system.realview.uart3_fake.pio system.realview.smc_fake.pio system.realview.sp810_fake.pio system.realview.watchdog_fake.pio system.realview.gpio0_fake.pio system.realview.gpio1_fake.pio system.realview.gpio2_fake.pio system.realview.ssp_fake.pio system.realview.sci_fake.pio system.realview.aaci_fake.pio system.realview.mmc_fake.pio system.realview.rtc.pio system.realview.flash_fake.pio system.iocache.cpu_side
524slave=system.bridge.master system.realview.clcd.dma system.realview.cf_ctrl.dma
525
526[system.iocache]
527type=BaseCache
528addr_ranges=0:268435455
529assoc=8
530block_size=64
531forward_snoops=false
532hash_delay=1
533is_top_level=false
534latency=50000
535max_miss_count=0
536mshrs=20
537prefetch_on_access=false
538prefetcher=Null
539prioritizeRequests=false
540repl=Null
541size=1024
542subblock_size=0
543system=system
544tgts_per_mshr=12
545trace_addr=0
546two_queue=false
547write_buffers=8
548cpu_side=system.iobus.master[25]
549mem_side=system.membus.slave[1]
550
551[system.l2c]
552type=BaseCache
553addr_ranges=0:18446744073709551615
554assoc=8
555block_size=64
556forward_snoops=true
557hash_delay=1
558is_top_level=false
559latency=10000
560max_miss_count=0
561mshrs=92
562prefetch_on_access=false
563prefetcher=Null
564prioritizeRequests=false
565repl=Null
566size=4194304
567subblock_size=0
568system=system
569tgts_per_mshr=16
570trace_addr=0
571two_queue=false
572write_buffers=8
573cpu_side=system.toL2Bus.master[0]
574mem_side=system.membus.slave[2]
575
576[system.membus]
577type=Bus
578children=badaddr_responder
579block_size=64
580bus_id=1
581clock=1000
582header_cycles=1
583use_default_range=false
584width=64
585default=system.membus.badaddr_responder.pio
586master=system.bridge.slave system.realview.nvmem.port[0] system.physmem.port[0] system.realview.gic.pio system.realview.l2x0_fake.pio system.realview.a9scu.pio system.realview.local_cpu_timer.pio
587slave=system.system_port system.iocache.mem_side system.l2c.mem_side
588
589[system.membus.badaddr_responder]
590type=IsaFake
591fake_mem=false
592pio_addr=0
593pio_latency=1000
594pio_size=8
595ret_bad_addr=true
596ret_data16=65535
597ret_data32=4294967295
598ret_data64=18446744073709551615
599ret_data8=255
600system=system
601update_data=false
602warn_access=warn
603pio=system.membus.default
604
605[system.physmem]
65read_only=true
66
67[system.cpu]
68type=DerivO3CPU
69children=dcache dtb fuPool icache interrupts itb tracer
70BTBEntries=4096
71BTBTagSize=16
72LFSTSize=1024
73LQEntries=32
74LSQCheckLoads=true
75LSQDepCheckShift=4
76RASSize=16
77SQEntries=32
78SSITSize=1024
79activity=0
80backComSize=5
81cachePorts=200
82checker=Null
83choiceCtrBits=2
84choicePredictorSize=8192
85clock=500
86commitToDecodeDelay=1
87commitToFetchDelay=1
88commitToIEWDelay=1
89commitToRenameDelay=1
90commitWidth=8
91cpu_id=0
92decodeToFetchDelay=1
93decodeToRenameDelay=1
94decodeWidth=8
95defer_registration=false
96dispatchWidth=8
97do_checkpoint_insts=true
98do_quiesce=true
99do_statistics_insts=true
100dtb=system.cpu.dtb
101fetchToDecodeDelay=1
102fetchTrapLatency=1
103fetchWidth=8
104forwardComSize=5
105fuPool=system.cpu.fuPool
106function_trace=false
107function_trace_start=0
108globalCtrBits=2
109globalHistoryBits=13
110globalPredictorSize=8192
111iewToCommitDelay=1
112iewToDecodeDelay=1
113iewToFetchDelay=1
114iewToRenameDelay=1
115instShiftAmt=2
116interrupts=system.cpu.interrupts
117issueToExecuteDelay=1
118issueWidth=8
119itb=system.cpu.itb
120localCtrBits=2
121localHistoryBits=11
122localHistoryTableSize=2048
123localPredictorSize=2048
124max_insts_all_threads=0
125max_insts_any_thread=0
126max_loads_all_threads=0
127max_loads_any_thread=0
128needsTSO=false
129numIQEntries=64
130numPhysFloatRegs=256
131numPhysIntRegs=256
132numROBEntries=192
133numRobs=1
134numThreads=1
135phase=0
136predType=tournament
137profile=0
138progress_interval=0
139renameToDecodeDelay=1
140renameToFetchDelay=1
141renameToIEWDelay=2
142renameToROBDelay=1
143renameWidth=8
144smtCommitPolicy=RoundRobin
145smtFetchPolicy=SingleThread
146smtIQPolicy=Partitioned
147smtIQThreshold=100
148smtLSQPolicy=Partitioned
149smtLSQThreshold=100
150smtNumFetchingThreads=1
151smtROBPolicy=Partitioned
152smtROBThreshold=100
153squashWidth=8
154store_set_clear_period=250000
155system=system
156tracer=system.cpu.tracer
157trapLatency=13
158wbDepth=1
159wbWidth=8
160workload=
161dcache_port=system.cpu.dcache.cpu_side
162icache_port=system.cpu.icache.cpu_side
163
164[system.cpu.dcache]
165type=BaseCache
166addr_ranges=0:18446744073709551615
167assoc=4
168block_size=64
169forward_snoops=true
170hash_delay=1
171is_top_level=true
172latency=1000
173max_miss_count=0
174mshrs=4
175prefetch_on_access=false
176prefetcher=Null
177prioritizeRequests=false
178repl=Null
179size=32768
180subblock_size=0
181system=system
182tgts_per_mshr=20
183trace_addr=0
184two_queue=false
185write_buffers=8
186cpu_side=system.cpu.dcache_port
187mem_side=system.toL2Bus.slave[1]
188
189[system.cpu.dtb]
190type=ArmTLB
191children=walker
192size=64
193walker=system.cpu.dtb.walker
194
195[system.cpu.dtb.walker]
196type=ArmTableWalker
197max_backoff=100000
198min_backoff=0
199sys=system
200port=system.toL2Bus.slave[3]
201
202[system.cpu.fuPool]
203type=FUPool
204children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
205FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8
206
207[system.cpu.fuPool.FUList0]
208type=FUDesc
209children=opList
210count=6
211opList=system.cpu.fuPool.FUList0.opList
212
213[system.cpu.fuPool.FUList0.opList]
214type=OpDesc
215issueLat=1
216opClass=IntAlu
217opLat=1
218
219[system.cpu.fuPool.FUList1]
220type=FUDesc
221children=opList0 opList1
222count=2
223opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1
224
225[system.cpu.fuPool.FUList1.opList0]
226type=OpDesc
227issueLat=1
228opClass=IntMult
229opLat=3
230
231[system.cpu.fuPool.FUList1.opList1]
232type=OpDesc
233issueLat=19
234opClass=IntDiv
235opLat=20
236
237[system.cpu.fuPool.FUList2]
238type=FUDesc
239children=opList0 opList1 opList2
240count=4
241opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1 system.cpu.fuPool.FUList2.opList2
242
243[system.cpu.fuPool.FUList2.opList0]
244type=OpDesc
245issueLat=1
246opClass=FloatAdd
247opLat=2
248
249[system.cpu.fuPool.FUList2.opList1]
250type=OpDesc
251issueLat=1
252opClass=FloatCmp
253opLat=2
254
255[system.cpu.fuPool.FUList2.opList2]
256type=OpDesc
257issueLat=1
258opClass=FloatCvt
259opLat=2
260
261[system.cpu.fuPool.FUList3]
262type=FUDesc
263children=opList0 opList1 opList2
264count=2
265opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1 system.cpu.fuPool.FUList3.opList2
266
267[system.cpu.fuPool.FUList3.opList0]
268type=OpDesc
269issueLat=1
270opClass=FloatMult
271opLat=4
272
273[system.cpu.fuPool.FUList3.opList1]
274type=OpDesc
275issueLat=12
276opClass=FloatDiv
277opLat=12
278
279[system.cpu.fuPool.FUList3.opList2]
280type=OpDesc
281issueLat=24
282opClass=FloatSqrt
283opLat=24
284
285[system.cpu.fuPool.FUList4]
286type=FUDesc
287children=opList
288count=0
289opList=system.cpu.fuPool.FUList4.opList
290
291[system.cpu.fuPool.FUList4.opList]
292type=OpDesc
293issueLat=1
294opClass=MemRead
295opLat=1
296
297[system.cpu.fuPool.FUList5]
298type=FUDesc
299children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
300count=4
301opList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.FUList5.opList01 system.cpu.fuPool.FUList5.opList02 system.cpu.fuPool.FUList5.opList03 system.cpu.fuPool.FUList5.opList04 system.cpu.fuPool.FUList5.opList05 system.cpu.fuPool.FUList5.opList06 system.cpu.fuPool.FUList5.opList07 system.cpu.fuPool.FUList5.opList08 system.cpu.fuPool.FUList5.opList09 system.cpu.fuPool.FUList5.opList10 system.cpu.fuPool.FUList5.opList11 system.cpu.fuPool.FUList5.opList12 system.cpu.fuPool.FUList5.opList13 system.cpu.fuPool.FUList5.opList14 system.cpu.fuPool.FUList5.opList15 system.cpu.fuPool.FUList5.opList16 system.cpu.fuPool.FUList5.opList17 system.cpu.fuPool.FUList5.opList18 system.cpu.fuPool.FUList5.opList19
302
303[system.cpu.fuPool.FUList5.opList00]
304type=OpDesc
305issueLat=1
306opClass=SimdAdd
307opLat=1
308
309[system.cpu.fuPool.FUList5.opList01]
310type=OpDesc
311issueLat=1
312opClass=SimdAddAcc
313opLat=1
314
315[system.cpu.fuPool.FUList5.opList02]
316type=OpDesc
317issueLat=1
318opClass=SimdAlu
319opLat=1
320
321[system.cpu.fuPool.FUList5.opList03]
322type=OpDesc
323issueLat=1
324opClass=SimdCmp
325opLat=1
326
327[system.cpu.fuPool.FUList5.opList04]
328type=OpDesc
329issueLat=1
330opClass=SimdCvt
331opLat=1
332
333[system.cpu.fuPool.FUList5.opList05]
334type=OpDesc
335issueLat=1
336opClass=SimdMisc
337opLat=1
338
339[system.cpu.fuPool.FUList5.opList06]
340type=OpDesc
341issueLat=1
342opClass=SimdMult
343opLat=1
344
345[system.cpu.fuPool.FUList5.opList07]
346type=OpDesc
347issueLat=1
348opClass=SimdMultAcc
349opLat=1
350
351[system.cpu.fuPool.FUList5.opList08]
352type=OpDesc
353issueLat=1
354opClass=SimdShift
355opLat=1
356
357[system.cpu.fuPool.FUList5.opList09]
358type=OpDesc
359issueLat=1
360opClass=SimdShiftAcc
361opLat=1
362
363[system.cpu.fuPool.FUList5.opList10]
364type=OpDesc
365issueLat=1
366opClass=SimdSqrt
367opLat=1
368
369[system.cpu.fuPool.FUList5.opList11]
370type=OpDesc
371issueLat=1
372opClass=SimdFloatAdd
373opLat=1
374
375[system.cpu.fuPool.FUList5.opList12]
376type=OpDesc
377issueLat=1
378opClass=SimdFloatAlu
379opLat=1
380
381[system.cpu.fuPool.FUList5.opList13]
382type=OpDesc
383issueLat=1
384opClass=SimdFloatCmp
385opLat=1
386
387[system.cpu.fuPool.FUList5.opList14]
388type=OpDesc
389issueLat=1
390opClass=SimdFloatCvt
391opLat=1
392
393[system.cpu.fuPool.FUList5.opList15]
394type=OpDesc
395issueLat=1
396opClass=SimdFloatDiv
397opLat=1
398
399[system.cpu.fuPool.FUList5.opList16]
400type=OpDesc
401issueLat=1
402opClass=SimdFloatMisc
403opLat=1
404
405[system.cpu.fuPool.FUList5.opList17]
406type=OpDesc
407issueLat=1
408opClass=SimdFloatMult
409opLat=1
410
411[system.cpu.fuPool.FUList5.opList18]
412type=OpDesc
413issueLat=1
414opClass=SimdFloatMultAcc
415opLat=1
416
417[system.cpu.fuPool.FUList5.opList19]
418type=OpDesc
419issueLat=1
420opClass=SimdFloatSqrt
421opLat=1
422
423[system.cpu.fuPool.FUList6]
424type=FUDesc
425children=opList
426count=0
427opList=system.cpu.fuPool.FUList6.opList
428
429[system.cpu.fuPool.FUList6.opList]
430type=OpDesc
431issueLat=1
432opClass=MemWrite
433opLat=1
434
435[system.cpu.fuPool.FUList7]
436type=FUDesc
437children=opList0 opList1
438count=4
439opList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FUList7.opList1
440
441[system.cpu.fuPool.FUList7.opList0]
442type=OpDesc
443issueLat=1
444opClass=MemRead
445opLat=1
446
447[system.cpu.fuPool.FUList7.opList1]
448type=OpDesc
449issueLat=1
450opClass=MemWrite
451opLat=1
452
453[system.cpu.fuPool.FUList8]
454type=FUDesc
455children=opList
456count=1
457opList=system.cpu.fuPool.FUList8.opList
458
459[system.cpu.fuPool.FUList8.opList]
460type=OpDesc
461issueLat=3
462opClass=IprAccess
463opLat=3
464
465[system.cpu.icache]
466type=BaseCache
467addr_ranges=0:18446744073709551615
468assoc=1
469block_size=64
470forward_snoops=true
471hash_delay=1
472is_top_level=true
473latency=1000
474max_miss_count=0
475mshrs=4
476prefetch_on_access=false
477prefetcher=Null
478prioritizeRequests=false
479repl=Null
480size=32768
481subblock_size=0
482system=system
483tgts_per_mshr=20
484trace_addr=0
485two_queue=false
486write_buffers=8
487cpu_side=system.cpu.icache_port
488mem_side=system.toL2Bus.slave[0]
489
490[system.cpu.interrupts]
491type=ArmInterrupts
492
493[system.cpu.itb]
494type=ArmTLB
495children=walker
496size=64
497walker=system.cpu.itb.walker
498
499[system.cpu.itb.walker]
500type=ArmTableWalker
501max_backoff=100000
502min_backoff=0
503sys=system
504port=system.toL2Bus.slave[2]
505
506[system.cpu.tracer]
507type=ExeTracer
508
509[system.intrctrl]
510type=IntrControl
511sys=system
512
513[system.iobus]
514type=Bus
515block_size=64
516bus_id=0
517clock=1000
518header_cycles=1
519use_default_range=false
520width=64
521master=system.realview.uart.pio system.realview.realview_io.pio system.realview.timer0.pio system.realview.timer1.pio system.realview.clcd.pio system.realview.kmi0.pio system.realview.kmi1.pio system.realview.cf_ctrl.pio system.realview.cf_ctrl.config system.realview.dmac_fake.pio system.realview.uart1_fake.pio system.realview.uart2_fake.pio system.realview.uart3_fake.pio system.realview.smc_fake.pio system.realview.sp810_fake.pio system.realview.watchdog_fake.pio system.realview.gpio0_fake.pio system.realview.gpio1_fake.pio system.realview.gpio2_fake.pio system.realview.ssp_fake.pio system.realview.sci_fake.pio system.realview.aaci_fake.pio system.realview.mmc_fake.pio system.realview.rtc.pio system.realview.flash_fake.pio system.iocache.cpu_side
522slave=system.bridge.master system.realview.clcd.dma system.realview.cf_ctrl.dma
523
524[system.iocache]
525type=BaseCache
526addr_ranges=0:268435455
527assoc=8
528block_size=64
529forward_snoops=false
530hash_delay=1
531is_top_level=false
532latency=50000
533max_miss_count=0
534mshrs=20
535prefetch_on_access=false
536prefetcher=Null
537prioritizeRequests=false
538repl=Null
539size=1024
540subblock_size=0
541system=system
542tgts_per_mshr=12
543trace_addr=0
544two_queue=false
545write_buffers=8
546cpu_side=system.iobus.master[25]
547mem_side=system.membus.slave[1]
548
549[system.l2c]
550type=BaseCache
551addr_ranges=0:18446744073709551615
552assoc=8
553block_size=64
554forward_snoops=true
555hash_delay=1
556is_top_level=false
557latency=10000
558max_miss_count=0
559mshrs=92
560prefetch_on_access=false
561prefetcher=Null
562prioritizeRequests=false
563repl=Null
564size=4194304
565subblock_size=0
566system=system
567tgts_per_mshr=16
568trace_addr=0
569two_queue=false
570write_buffers=8
571cpu_side=system.toL2Bus.master[0]
572mem_side=system.membus.slave[2]
573
574[system.membus]
575type=Bus
576children=badaddr_responder
577block_size=64
578bus_id=1
579clock=1000
580header_cycles=1
581use_default_range=false
582width=64
583default=system.membus.badaddr_responder.pio
584master=system.bridge.slave system.realview.nvmem.port[0] system.physmem.port[0] system.realview.gic.pio system.realview.l2x0_fake.pio system.realview.a9scu.pio system.realview.local_cpu_timer.pio
585slave=system.system_port system.iocache.mem_side system.l2c.mem_side
586
587[system.membus.badaddr_responder]
588type=IsaFake
589fake_mem=false
590pio_addr=0
591pio_latency=1000
592pio_size=8
593ret_bad_addr=true
594ret_data16=65535
595ret_data32=4294967295
596ret_data64=18446744073709551615
597ret_data8=255
598system=system
599update_data=false
600warn_access=warn
601pio=system.membus.default
602
603[system.physmem]
606type=PhysicalMemory
604type=SimpleMemory
605conf_table_reported=true
607file=
606file=
607in_addr_map=true
608latency=30000
609latency_var=0
610null=false
611range=0:134217727
612zero=false
613port=system.membus.master[2]
614
615[system.realview]
616type=RealView
617children=a9scu aaci_fake cf_ctrl clcd dmac_fake flash_fake gic gpio0_fake gpio1_fake gpio2_fake kmi0 kmi1 l2x0_fake local_cpu_timer mmc_fake nvmem realview_io rtc sci_fake smc_fake sp810_fake ssp_fake timer0 timer1 uart uart1_fake uart2_fake uart3_fake watchdog_fake
618intrctrl=system.intrctrl
619max_mem_size=268435456
620mem_start_addr=0
621pci_cfg_base=0
622system=system
623
624[system.realview.a9scu]
625type=A9SCU
626pio_addr=520093696
627pio_latency=1000
628system=system
629pio=system.membus.master[5]
630
631[system.realview.aaci_fake]
632type=AmbaFake
633amba_id=0
634ignore_access=false
635pio_addr=268451840
636pio_latency=1000
637system=system
638pio=system.iobus.master[21]
639
640[system.realview.cf_ctrl]
641type=IdeController
642BAR0=402653184
643BAR0LegacyIO=true
644BAR0Size=16
645BAR1=402653440
646BAR1LegacyIO=true
647BAR1Size=1
648BAR2=1
649BAR2LegacyIO=false
650BAR2Size=8
651BAR3=1
652BAR3LegacyIO=false
653BAR3Size=4
654BAR4=1
655BAR4LegacyIO=false
656BAR4Size=16
657BAR5=1
658BAR5LegacyIO=false
659BAR5Size=0
660BIST=0
661CacheLineSize=0
662CardbusCIS=0
663ClassCode=1
664Command=1
665DeviceID=28945
666ExpansionROM=0
667HeaderType=0
668InterruptLine=31
669InterruptPin=1
670LatencyTimer=0
671MaximumLatency=0
672MinimumGrant=0
673ProgIF=133
674Revision=0
675Status=640
676SubClassCode=1
677SubsystemID=0
678SubsystemVendorID=0
679VendorID=32902
680config_latency=20000
681ctrl_offset=2
682disks=system.cf0
683io_shift=1
684max_backoff_delay=10000000
685min_backoff_delay=4000
686pci_bus=2
687pci_dev=7
688pci_func=0
689pio_latency=1000
690platform=system.realview
691system=system
692config=system.iobus.master[8]
693dma=system.iobus.slave[2]
694pio=system.iobus.master[7]
695
696[system.realview.clcd]
697type=Pl111
698amba_id=1315089
699clock=41667
700gic=system.realview.gic
701int_num=55
702max_backoff_delay=10000000
703min_backoff_delay=4000
704pio_addr=268566528
705pio_latency=10000
706system=system
707vnc=system.vncserver
708dma=system.iobus.slave[1]
709pio=system.iobus.master[4]
710
711[system.realview.dmac_fake]
712type=AmbaFake
713amba_id=0
714ignore_access=false
715pio_addr=268632064
716pio_latency=1000
717system=system
718pio=system.iobus.master[9]
719
720[system.realview.flash_fake]
721type=IsaFake
722fake_mem=true
723pio_addr=1073741824
724pio_latency=1000
725pio_size=536870912
726ret_bad_addr=false
727ret_data16=65535
728ret_data32=4294967295
729ret_data64=18446744073709551615
730ret_data8=255
731system=system
732update_data=false
733warn_access=
734pio=system.iobus.master[24]
735
736[system.realview.gic]
737type=Gic
738cpu_addr=520093952
739cpu_pio_delay=10000
740dist_addr=520097792
741dist_pio_delay=10000
742int_latency=10000
743it_lines=128
744platform=system.realview
745system=system
746pio=system.membus.master[3]
747
748[system.realview.gpio0_fake]
749type=AmbaFake
750amba_id=0
751ignore_access=false
752pio_addr=268513280
753pio_latency=1000
754system=system
755pio=system.iobus.master[16]
756
757[system.realview.gpio1_fake]
758type=AmbaFake
759amba_id=0
760ignore_access=false
761pio_addr=268517376
762pio_latency=1000
763system=system
764pio=system.iobus.master[17]
765
766[system.realview.gpio2_fake]
767type=AmbaFake
768amba_id=0
769ignore_access=false
770pio_addr=268521472
771pio_latency=1000
772system=system
773pio=system.iobus.master[18]
774
775[system.realview.kmi0]
776type=Pl050
777amba_id=1314896
778gic=system.realview.gic
779int_delay=1000000
780int_num=52
781is_mouse=false
782pio_addr=268460032
783pio_latency=1000
784system=system
785vnc=system.vncserver
786pio=system.iobus.master[5]
787
788[system.realview.kmi1]
789type=Pl050
790amba_id=1314896
791gic=system.realview.gic
792int_delay=1000000
793int_num=53
794is_mouse=true
795pio_addr=268464128
796pio_latency=1000
797system=system
798vnc=system.vncserver
799pio=system.iobus.master[6]
800
801[system.realview.l2x0_fake]
802type=IsaFake
803fake_mem=false
804pio_addr=520101888
805pio_latency=1000
806pio_size=4095
807ret_bad_addr=false
808ret_data16=65535
809ret_data32=4294967295
810ret_data64=18446744073709551615
811ret_data8=255
812system=system
813update_data=false
814warn_access=
815pio=system.membus.master[4]
816
817[system.realview.local_cpu_timer]
818type=CpuLocalTimer
819clock=1000
820gic=system.realview.gic
821int_num_timer=29
822int_num_watchdog=30
823pio_addr=520095232
824pio_latency=1000
825system=system
826pio=system.membus.master[6]
827
828[system.realview.mmc_fake]
829type=AmbaFake
830amba_id=0
831ignore_access=false
832pio_addr=268455936
833pio_latency=1000
834system=system
835pio=system.iobus.master[22]
836
837[system.realview.nvmem]
608latency=30000
609latency_var=0
610null=false
611range=0:134217727
612zero=false
613port=system.membus.master[2]
614
615[system.realview]
616type=RealView
617children=a9scu aaci_fake cf_ctrl clcd dmac_fake flash_fake gic gpio0_fake gpio1_fake gpio2_fake kmi0 kmi1 l2x0_fake local_cpu_timer mmc_fake nvmem realview_io rtc sci_fake smc_fake sp810_fake ssp_fake timer0 timer1 uart uart1_fake uart2_fake uart3_fake watchdog_fake
618intrctrl=system.intrctrl
619max_mem_size=268435456
620mem_start_addr=0
621pci_cfg_base=0
622system=system
623
624[system.realview.a9scu]
625type=A9SCU
626pio_addr=520093696
627pio_latency=1000
628system=system
629pio=system.membus.master[5]
630
631[system.realview.aaci_fake]
632type=AmbaFake
633amba_id=0
634ignore_access=false
635pio_addr=268451840
636pio_latency=1000
637system=system
638pio=system.iobus.master[21]
639
640[system.realview.cf_ctrl]
641type=IdeController
642BAR0=402653184
643BAR0LegacyIO=true
644BAR0Size=16
645BAR1=402653440
646BAR1LegacyIO=true
647BAR1Size=1
648BAR2=1
649BAR2LegacyIO=false
650BAR2Size=8
651BAR3=1
652BAR3LegacyIO=false
653BAR3Size=4
654BAR4=1
655BAR4LegacyIO=false
656BAR4Size=16
657BAR5=1
658BAR5LegacyIO=false
659BAR5Size=0
660BIST=0
661CacheLineSize=0
662CardbusCIS=0
663ClassCode=1
664Command=1
665DeviceID=28945
666ExpansionROM=0
667HeaderType=0
668InterruptLine=31
669InterruptPin=1
670LatencyTimer=0
671MaximumLatency=0
672MinimumGrant=0
673ProgIF=133
674Revision=0
675Status=640
676SubClassCode=1
677SubsystemID=0
678SubsystemVendorID=0
679VendorID=32902
680config_latency=20000
681ctrl_offset=2
682disks=system.cf0
683io_shift=1
684max_backoff_delay=10000000
685min_backoff_delay=4000
686pci_bus=2
687pci_dev=7
688pci_func=0
689pio_latency=1000
690platform=system.realview
691system=system
692config=system.iobus.master[8]
693dma=system.iobus.slave[2]
694pio=system.iobus.master[7]
695
696[system.realview.clcd]
697type=Pl111
698amba_id=1315089
699clock=41667
700gic=system.realview.gic
701int_num=55
702max_backoff_delay=10000000
703min_backoff_delay=4000
704pio_addr=268566528
705pio_latency=10000
706system=system
707vnc=system.vncserver
708dma=system.iobus.slave[1]
709pio=system.iobus.master[4]
710
711[system.realview.dmac_fake]
712type=AmbaFake
713amba_id=0
714ignore_access=false
715pio_addr=268632064
716pio_latency=1000
717system=system
718pio=system.iobus.master[9]
719
720[system.realview.flash_fake]
721type=IsaFake
722fake_mem=true
723pio_addr=1073741824
724pio_latency=1000
725pio_size=536870912
726ret_bad_addr=false
727ret_data16=65535
728ret_data32=4294967295
729ret_data64=18446744073709551615
730ret_data8=255
731system=system
732update_data=false
733warn_access=
734pio=system.iobus.master[24]
735
736[system.realview.gic]
737type=Gic
738cpu_addr=520093952
739cpu_pio_delay=10000
740dist_addr=520097792
741dist_pio_delay=10000
742int_latency=10000
743it_lines=128
744platform=system.realview
745system=system
746pio=system.membus.master[3]
747
748[system.realview.gpio0_fake]
749type=AmbaFake
750amba_id=0
751ignore_access=false
752pio_addr=268513280
753pio_latency=1000
754system=system
755pio=system.iobus.master[16]
756
757[system.realview.gpio1_fake]
758type=AmbaFake
759amba_id=0
760ignore_access=false
761pio_addr=268517376
762pio_latency=1000
763system=system
764pio=system.iobus.master[17]
765
766[system.realview.gpio2_fake]
767type=AmbaFake
768amba_id=0
769ignore_access=false
770pio_addr=268521472
771pio_latency=1000
772system=system
773pio=system.iobus.master[18]
774
775[system.realview.kmi0]
776type=Pl050
777amba_id=1314896
778gic=system.realview.gic
779int_delay=1000000
780int_num=52
781is_mouse=false
782pio_addr=268460032
783pio_latency=1000
784system=system
785vnc=system.vncserver
786pio=system.iobus.master[5]
787
788[system.realview.kmi1]
789type=Pl050
790amba_id=1314896
791gic=system.realview.gic
792int_delay=1000000
793int_num=53
794is_mouse=true
795pio_addr=268464128
796pio_latency=1000
797system=system
798vnc=system.vncserver
799pio=system.iobus.master[6]
800
801[system.realview.l2x0_fake]
802type=IsaFake
803fake_mem=false
804pio_addr=520101888
805pio_latency=1000
806pio_size=4095
807ret_bad_addr=false
808ret_data16=65535
809ret_data32=4294967295
810ret_data64=18446744073709551615
811ret_data8=255
812system=system
813update_data=false
814warn_access=
815pio=system.membus.master[4]
816
817[system.realview.local_cpu_timer]
818type=CpuLocalTimer
819clock=1000
820gic=system.realview.gic
821int_num_timer=29
822int_num_watchdog=30
823pio_addr=520095232
824pio_latency=1000
825system=system
826pio=system.membus.master[6]
827
828[system.realview.mmc_fake]
829type=AmbaFake
830amba_id=0
831ignore_access=false
832pio_addr=268455936
833pio_latency=1000
834system=system
835pio=system.iobus.master[22]
836
837[system.realview.nvmem]
838type=PhysicalMemory
838type=SimpleMemory
839conf_table_reported=false
839file=
840file=
841in_addr_map=true
840latency=30000
841latency_var=0
842null=false
843range=2147483648:2214592511
844zero=true
845port=system.membus.master[1]
846
847[system.realview.realview_io]
848type=RealViewCtrl
849idreg=0
850pio_addr=268435456
851pio_latency=1000
852proc_id0=201326592
853proc_id1=201327138
854system=system
855pio=system.iobus.master[1]
856
857[system.realview.rtc]
858type=PL031
859amba_id=3412017
860gic=system.realview.gic
861int_delay=100000
862int_num=42
863pio_addr=268529664
864pio_latency=1000
865system=system
866time=Thu Jan 1 00:00:00 2009
867pio=system.iobus.master[23]
868
869[system.realview.sci_fake]
870type=AmbaFake
871amba_id=0
872ignore_access=false
873pio_addr=268492800
874pio_latency=1000
875system=system
876pio=system.iobus.master[20]
877
878[system.realview.smc_fake]
879type=AmbaFake
880amba_id=0
881ignore_access=false
882pio_addr=269357056
883pio_latency=1000
884system=system
885pio=system.iobus.master[13]
886
887[system.realview.sp810_fake]
888type=AmbaFake
889amba_id=0
890ignore_access=true
891pio_addr=268439552
892pio_latency=1000
893system=system
894pio=system.iobus.master[14]
895
896[system.realview.ssp_fake]
897type=AmbaFake
898amba_id=0
899ignore_access=false
900pio_addr=268488704
901pio_latency=1000
902system=system
903pio=system.iobus.master[19]
904
905[system.realview.timer0]
906type=Sp804
907amba_id=1316868
908clock0=1000000
909clock1=1000000
910gic=system.realview.gic
911int_num0=36
912int_num1=36
913pio_addr=268505088
914pio_latency=1000
915system=system
916pio=system.iobus.master[2]
917
918[system.realview.timer1]
919type=Sp804
920amba_id=1316868
921clock0=1000000
922clock1=1000000
923gic=system.realview.gic
924int_num0=37
925int_num1=37
926pio_addr=268509184
927pio_latency=1000
928system=system
929pio=system.iobus.master[3]
930
931[system.realview.uart]
932type=Pl011
933end_on_eot=false
934gic=system.realview.gic
935int_delay=100000
936int_num=44
937pio_addr=268472320
938pio_latency=1000
939platform=system.realview
940system=system
941terminal=system.terminal
942pio=system.iobus.master[0]
943
944[system.realview.uart1_fake]
945type=AmbaFake
946amba_id=0
947ignore_access=false
948pio_addr=268476416
949pio_latency=1000
950system=system
951pio=system.iobus.master[10]
952
953[system.realview.uart2_fake]
954type=AmbaFake
955amba_id=0
956ignore_access=false
957pio_addr=268480512
958pio_latency=1000
959system=system
960pio=system.iobus.master[11]
961
962[system.realview.uart3_fake]
963type=AmbaFake
964amba_id=0
965ignore_access=false
966pio_addr=268484608
967pio_latency=1000
968system=system
969pio=system.iobus.master[12]
970
971[system.realview.watchdog_fake]
972type=AmbaFake
973amba_id=0
974ignore_access=false
975pio_addr=268500992
976pio_latency=1000
977system=system
978pio=system.iobus.master[15]
979
980[system.terminal]
981type=Terminal
982intr_control=system.intrctrl
983number=0
984output=true
985port=3456
986
987[system.toL2Bus]
988type=Bus
989block_size=64
990bus_id=0
991clock=1000
992header_cycles=1
993use_default_range=false
994width=64
995master=system.l2c.cpu_side
996slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port
997
998[system.vncserver]
999type=VncServer
1000frame_capture=false
1001number=0
1002port=5900
1003
842latency=30000
843latency_var=0
844null=false
845range=2147483648:2214592511
846zero=true
847port=system.membus.master[1]
848
849[system.realview.realview_io]
850type=RealViewCtrl
851idreg=0
852pio_addr=268435456
853pio_latency=1000
854proc_id0=201326592
855proc_id1=201327138
856system=system
857pio=system.iobus.master[1]
858
859[system.realview.rtc]
860type=PL031
861amba_id=3412017
862gic=system.realview.gic
863int_delay=100000
864int_num=42
865pio_addr=268529664
866pio_latency=1000
867system=system
868time=Thu Jan 1 00:00:00 2009
869pio=system.iobus.master[23]
870
871[system.realview.sci_fake]
872type=AmbaFake
873amba_id=0
874ignore_access=false
875pio_addr=268492800
876pio_latency=1000
877system=system
878pio=system.iobus.master[20]
879
880[system.realview.smc_fake]
881type=AmbaFake
882amba_id=0
883ignore_access=false
884pio_addr=269357056
885pio_latency=1000
886system=system
887pio=system.iobus.master[13]
888
889[system.realview.sp810_fake]
890type=AmbaFake
891amba_id=0
892ignore_access=true
893pio_addr=268439552
894pio_latency=1000
895system=system
896pio=system.iobus.master[14]
897
898[system.realview.ssp_fake]
899type=AmbaFake
900amba_id=0
901ignore_access=false
902pio_addr=268488704
903pio_latency=1000
904system=system
905pio=system.iobus.master[19]
906
907[system.realview.timer0]
908type=Sp804
909amba_id=1316868
910clock0=1000000
911clock1=1000000
912gic=system.realview.gic
913int_num0=36
914int_num1=36
915pio_addr=268505088
916pio_latency=1000
917system=system
918pio=system.iobus.master[2]
919
920[system.realview.timer1]
921type=Sp804
922amba_id=1316868
923clock0=1000000
924clock1=1000000
925gic=system.realview.gic
926int_num0=37
927int_num1=37
928pio_addr=268509184
929pio_latency=1000
930system=system
931pio=system.iobus.master[3]
932
933[system.realview.uart]
934type=Pl011
935end_on_eot=false
936gic=system.realview.gic
937int_delay=100000
938int_num=44
939pio_addr=268472320
940pio_latency=1000
941platform=system.realview
942system=system
943terminal=system.terminal
944pio=system.iobus.master[0]
945
946[system.realview.uart1_fake]
947type=AmbaFake
948amba_id=0
949ignore_access=false
950pio_addr=268476416
951pio_latency=1000
952system=system
953pio=system.iobus.master[10]
954
955[system.realview.uart2_fake]
956type=AmbaFake
957amba_id=0
958ignore_access=false
959pio_addr=268480512
960pio_latency=1000
961system=system
962pio=system.iobus.master[11]
963
964[system.realview.uart3_fake]
965type=AmbaFake
966amba_id=0
967ignore_access=false
968pio_addr=268484608
969pio_latency=1000
970system=system
971pio=system.iobus.master[12]
972
973[system.realview.watchdog_fake]
974type=AmbaFake
975amba_id=0
976ignore_access=false
977pio_addr=268500992
978pio_latency=1000
979system=system
980pio=system.iobus.master[15]
981
982[system.terminal]
983type=Terminal
984intr_control=system.intrctrl
985number=0
986output=true
987port=3456
988
989[system.toL2Bus]
990type=Bus
991block_size=64
992bus_id=0
993clock=1000
994header_cycles=1
995use_default_range=false
996width=64
997master=system.l2c.cpu_side
998slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port
999
1000[system.vncserver]
1001type=VncServer
1002frame_capture=false
1003number=0
1004port=5900
1005