Cross Reference: /gem5/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/config.ini

Deleted Added

sdiff udiff text old ( 11680:b4d943429dc6 ) new ( 11957:90bb43dfc028 )

full compact

config.ini (11680:b4d943429dc6)	config.ini (11957:90bb43dfc028)
1[root] 2type=Root 3children=system 4eventq_index=0 5full_system=true 6sim_quantum=0 7time_sync_enable=false 8time_sync_period=100000000000 9time_sync_spin_threshold=100000000 10 11[system] 12type=LinuxArmSystem 13children=bridge cf0 clk_domain cpu cpu_clk_domain dvfs_handler intrctrl iobus iocache membus physmem realview terminal vncserver voltage_domain 14atags_addr=134217728	1[root] 2type=Root 3children=system 4eventq_index=0 5full_system=true 6sim_quantum=0 7time_sync_enable=false 8time_sync_period=100000000000 9time_sync_spin_threshold=100000000 10 11[system] 12type=LinuxArmSystem 13children=bridge cf0 clk_domain cpu cpu_clk_domain dvfs_handler intrctrl iobus iocache membus physmem realview terminal vncserver voltage_domain 14atags_addr=134217728
15boot_loader=/arm/projectscratch/randd/systems/dist/binaries/boot_emm.arm	15boot_loader=/usr/local/google/home/gabeblack/gem5/dist/m5/system/binaries/boot_emm.arm
16boot_osflags=earlyprintk=pl011,0x1c090000 console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=256MB root=/dev/sda1 17cache_line_size=64 18clk_domain=system.clk_domain 19default_p_state=UNDEFINED	16boot_osflags=earlyprintk=pl011,0x1c090000 console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=256MB root=/dev/sda1 17cache_line_size=64 18clk_domain=system.clk_domain 19default_p_state=UNDEFINED
20dtb_filename=/arm/projectscratch/randd/systems/dist/binaries/vexpress.aarch32.ll_20131205.0-gem5.1cpu.dtb	20dtb_filename=/usr/local/google/home/gabeblack/gem5/dist/m5/system/binaries/vexpress.aarch32.ll_20131205.0-gem5.1cpu.dtb
21early_kernel_symbols=false 22enable_context_switch_stats_dump=false 23eventq_index=0 24exit_on_work_items=false 25flags_addr=469827632 26gic_cpu_addr=738205696 27have_large_asid_64=false 28have_lpae=true 29have_security=false 30have_virtualization=false 31highest_el_is_64=false 32init_param=0	21early_kernel_symbols=false 22enable_context_switch_stats_dump=false 23eventq_index=0 24exit_on_work_items=false 25flags_addr=469827632 26gic_cpu_addr=738205696 27have_large_asid_64=false 28have_lpae=true 29have_security=false 30have_virtualization=false 31highest_el_is_64=false 32init_param=0
33kernel=/arm/projectscratch/randd/systems/dist/binaries/vmlinux.aarch32.ll_20131205.0-gem5	33kernel=/usr/local/google/home/gabeblack/gem5/dist/m5/system/binaries/vmlinux.aarch32.ll_20131205.0-gem5
34kernel_addr_check=true 35load_addr_mask=268435455 36load_offset=2147483648 37machine_type=VExpress_EMM 38mem_mode=timing 39mem_ranges=2147483648:2415919103:0:0:0:0 40memories=system.physmem system.realview.nvmem system.realview.vram 41mmap_using_noreserve=false 42multi_proc=true 43multi_thread=false 44num_work_ids=16 45p_state_clk_gate_bins=20 46p_state_clk_gate_max=1000000000000 47p_state_clk_gate_min=1000 48panic_on_oops=true 49panic_on_panic=true 50phys_addr_range_64=40 51power_model=Null	34kernel_addr_check=true 35load_addr_mask=268435455 36load_offset=2147483648 37machine_type=VExpress_EMM 38mem_mode=timing 39mem_ranges=2147483648:2415919103:0:0:0:0 40memories=system.physmem system.realview.nvmem system.realview.vram 41mmap_using_noreserve=false 42multi_proc=true 43multi_thread=false 44num_work_ids=16 45p_state_clk_gate_bins=20 46p_state_clk_gate_max=1000000000000 47p_state_clk_gate_min=1000 48panic_on_oops=true 49panic_on_panic=true 50phys_addr_range_64=40 51power_model=Null
52readfile=/work/curdun01/gem5-external.hg/tests/testing/../halt.sh	52readfile=/usr/local/google/home/gabeblack/gem5/gem5-public/tests/testing/../halt.sh
53reset_addr_64=0 54symbolfile= 55thermal_components= 56thermal_model=Null 57work_begin_ckpt_count=0 58work_begin_cpu_id_exit=-1 59work_begin_exit_count=0 60work_cpus_ckpt_count=0 61work_end_ckpt_count=0 62work_end_exit_count=0 63work_item_id=-1 64system_port=system.membus.slave[1] 65 66[system.bridge] 67type=Bridge 68clk_domain=system.clk_domain 69default_p_state=UNDEFINED 70delay=50000 71eventq_index=0 72p_state_clk_gate_bins=20 73p_state_clk_gate_max=1000000000000 74p_state_clk_gate_min=1000 75power_model=Null 76ranges=788529152:805306367:0:0:0:0 721420288:725614591:0:0:0:0 805306368:1073741823:0:0:0:0 1073741824:1610612735:0:0:0:0 402653184:469762047:0:0:0:0 469762048:536870911:0:0:0:0 77req_size=16 78resp_size=16 79master=system.iobus.slave[0] 80slave=system.membus.master[0] 81 82[system.cf0] 83type=IdeDisk 84children=image 85delay=1000000 86driveID=master 87eventq_index=0 88image=system.cf0.image 89 90[system.cf0.image] 91type=CowDiskImage 92children=child 93child=system.cf0.image.child 94eventq_index=0 95image_file= 96read_only=false 97table_size=65536 98 99[system.cf0.image.child] 100type=RawDiskImage 101eventq_index=0	53reset_addr_64=0 54symbolfile= 55thermal_components= 56thermal_model=Null 57work_begin_ckpt_count=0 58work_begin_cpu_id_exit=-1 59work_begin_exit_count=0 60work_cpus_ckpt_count=0 61work_end_ckpt_count=0 62work_end_exit_count=0 63work_item_id=-1 64system_port=system.membus.slave[1] 65 66[system.bridge] 67type=Bridge 68clk_domain=system.clk_domain 69default_p_state=UNDEFINED 70delay=50000 71eventq_index=0 72p_state_clk_gate_bins=20 73p_state_clk_gate_max=1000000000000 74p_state_clk_gate_min=1000 75power_model=Null 76ranges=788529152:805306367:0:0:0:0 721420288:725614591:0:0:0:0 805306368:1073741823:0:0:0:0 1073741824:1610612735:0:0:0:0 402653184:469762047:0:0:0:0 469762048:536870911:0:0:0:0 77req_size=16 78resp_size=16 79master=system.iobus.slave[0] 80slave=system.membus.master[0] 81 82[system.cf0] 83type=IdeDisk 84children=image 85delay=1000000 86driveID=master 87eventq_index=0 88image=system.cf0.image 89 90[system.cf0.image] 91type=CowDiskImage 92children=child 93child=system.cf0.image.child 94eventq_index=0 95image_file= 96read_only=false 97table_size=65536 98 99[system.cf0.image.child] 100type=RawDiskImage 101eventq_index=0
102image_file=/arm/projectscratch/randd/systems/dist/disks/linux-aarch32-ael.img	102image_file=/usr/local/google/home/gabeblack/gem5/dist/m5/system/disks/linux-aarch32-ael.img
103read_only=true 104 105[system.clk_domain] 106type=SrcClockDomain 107clock=1000 108domain_id=-1 109eventq_index=0 110init_perf_level=0 111voltage_domain=system.voltage_domain 112 113[system.cpu] 114type=DerivO3CPU 115children=branchPred dcache dstage2_mmu dtb fuPool icache interrupts isa istage2_mmu itb l2cache toL2Bus tracer 116LFSTSize=1024 117LQEntries=16 118LSQCheckLoads=true 119LSQDepCheckShift=0 120SQEntries=16 121SSITSize=1024 122activity=0 123backComSize=5 124branchPred=system.cpu.branchPred	103read_only=true 104 105[system.clk_domain] 106type=SrcClockDomain 107clock=1000 108domain_id=-1 109eventq_index=0 110init_perf_level=0 111voltage_domain=system.voltage_domain 112 113[system.cpu] 114type=DerivO3CPU 115children=branchPred dcache dstage2_mmu dtb fuPool icache interrupts isa istage2_mmu itb l2cache toL2Bus tracer 116LFSTSize=1024 117LQEntries=16 118LSQCheckLoads=true 119LSQDepCheckShift=0 120SQEntries=16 121SSITSize=1024 122activity=0 123backComSize=5 124branchPred=system.cpu.branchPred
125cachePorts=200	125cacheStorePorts=200
126checker=Null 127clk_domain=system.cpu_clk_domain 128commitToDecodeDelay=1 129commitToFetchDelay=1 130commitToIEWDelay=1 131commitToRenameDelay=1 132commitWidth=8 133cpu_id=0 134decodeToFetchDelay=1 135decodeToRenameDelay=2 136decodeWidth=3 137default_p_state=UNDEFINED 138dispatchWidth=6 139do_checkpoint_insts=true 140do_quiesce=true 141do_statistics_insts=true 142dstage2_mmu=system.cpu.dstage2_mmu 143dtb=system.cpu.dtb 144eventq_index=0 145fetchBufferSize=16 146fetchQueueSize=32 147fetchToDecodeDelay=3 148fetchTrapLatency=1 149fetchWidth=3 150forwardComSize=5 151fuPool=system.cpu.fuPool 152function_trace=false 153function_trace_start=0 154iewToCommitDelay=1 155iewToDecodeDelay=1 156iewToFetchDelay=1 157iewToRenameDelay=1 158interrupts=system.cpu.interrupts 159isa=system.cpu.isa 160issueToExecuteDelay=1 161issueWidth=8 162istage2_mmu=system.cpu.istage2_mmu 163itb=system.cpu.itb 164max_insts_all_threads=0 165max_insts_any_thread=0 166max_loads_all_threads=0 167max_loads_any_thread=0 168needsTSO=false 169numIQEntries=32 170numPhysCCRegs=640 171numPhysFloatRegs=192 172numPhysIntRegs=128 173numROBEntries=40 174numRobs=1 175numThreads=1 176p_state_clk_gate_bins=20 177p_state_clk_gate_max=1000000000000 178p_state_clk_gate_min=1000 179power_model=Null 180profile=0 181progress_interval=0 182renameToDecodeDelay=1 183renameToFetchDelay=1 184renameToIEWDelay=1 185renameToROBDelay=1 186renameWidth=3 187simpoint_start_insts= 188smtCommitPolicy=RoundRobin 189smtFetchPolicy=SingleThread 190smtIQPolicy=Partitioned 191smtIQThreshold=100 192smtLSQPolicy=Partitioned 193smtLSQThreshold=100 194smtNumFetchingThreads=1 195smtROBPolicy=Partitioned 196smtROBThreshold=100 197socket_id=0 198squashWidth=8 199store_set_clear_period=250000 200switched_out=false	126checker=Null 127clk_domain=system.cpu_clk_domain 128commitToDecodeDelay=1 129commitToFetchDelay=1 130commitToIEWDelay=1 131commitToRenameDelay=1 132commitWidth=8 133cpu_id=0 134decodeToFetchDelay=1 135decodeToRenameDelay=2 136decodeWidth=3 137default_p_state=UNDEFINED 138dispatchWidth=6 139do_checkpoint_insts=true 140do_quiesce=true 141do_statistics_insts=true 142dstage2_mmu=system.cpu.dstage2_mmu 143dtb=system.cpu.dtb 144eventq_index=0 145fetchBufferSize=16 146fetchQueueSize=32 147fetchToDecodeDelay=3 148fetchTrapLatency=1 149fetchWidth=3 150forwardComSize=5 151fuPool=system.cpu.fuPool 152function_trace=false 153function_trace_start=0 154iewToCommitDelay=1 155iewToDecodeDelay=1 156iewToFetchDelay=1 157iewToRenameDelay=1 158interrupts=system.cpu.interrupts 159isa=system.cpu.isa 160issueToExecuteDelay=1 161issueWidth=8 162istage2_mmu=system.cpu.istage2_mmu 163itb=system.cpu.itb 164max_insts_all_threads=0 165max_insts_any_thread=0 166max_loads_all_threads=0 167max_loads_any_thread=0 168needsTSO=false 169numIQEntries=32 170numPhysCCRegs=640 171numPhysFloatRegs=192 172numPhysIntRegs=128 173numROBEntries=40 174numRobs=1 175numThreads=1 176p_state_clk_gate_bins=20 177p_state_clk_gate_max=1000000000000 178p_state_clk_gate_min=1000 179power_model=Null 180profile=0 181progress_interval=0 182renameToDecodeDelay=1 183renameToFetchDelay=1 184renameToIEWDelay=1 185renameToROBDelay=1 186renameWidth=3 187simpoint_start_insts= 188smtCommitPolicy=RoundRobin 189smtFetchPolicy=SingleThread 190smtIQPolicy=Partitioned 191smtIQThreshold=100 192smtLSQPolicy=Partitioned 193smtLSQThreshold=100 194smtNumFetchingThreads=1 195smtROBPolicy=Partitioned 196smtROBThreshold=100 197socket_id=0 198squashWidth=8 199store_set_clear_period=250000 200switched_out=false
	201syscallRetryLatency=10000
201system=system 202tracer=system.cpu.tracer 203trapLatency=13 204wbWidth=8 205workload= 206dcache_port=system.cpu.dcache.cpu_side 207icache_port=system.cpu.icache.cpu_side 208 209[system.cpu.branchPred] 210type=BiModeBP 211BTBEntries=2048 212BTBTagSize=18 213RASSize=16 214choiceCtrBits=2 215choicePredictorSize=8192 216eventq_index=0 217globalCtrBits=2 218globalPredictorSize=8192 219indirectHashGHR=true 220indirectHashTargets=true 221indirectPathLength=3 222indirectSets=256 223indirectTagSize=16 224indirectWays=2 225instShiftAmt=2 226numThreads=1 227useIndirect=true 228 229[system.cpu.dcache] 230type=Cache 231children=tags 232addr_ranges=0:18446744073709551615:0:0:0:0 233assoc=4 234clk_domain=system.cpu_clk_domain 235clusivity=mostly_incl	202system=system 203tracer=system.cpu.tracer 204trapLatency=13 205wbWidth=8 206workload= 207dcache_port=system.cpu.dcache.cpu_side 208icache_port=system.cpu.icache.cpu_side 209 210[system.cpu.branchPred] 211type=BiModeBP 212BTBEntries=2048 213BTBTagSize=18 214RASSize=16 215choiceCtrBits=2 216choicePredictorSize=8192 217eventq_index=0 218globalCtrBits=2 219globalPredictorSize=8192 220indirectHashGHR=true 221indirectHashTargets=true 222indirectPathLength=3 223indirectSets=256 224indirectTagSize=16 225indirectWays=2 226instShiftAmt=2 227numThreads=1 228useIndirect=true 229 230[system.cpu.dcache] 231type=Cache 232children=tags 233addr_ranges=0:18446744073709551615:0:0:0:0 234assoc=4 235clk_domain=system.cpu_clk_domain 236clusivity=mostly_incl
	237data_latency=2
236default_p_state=UNDEFINED 237demand_mshr_reserve=1 238eventq_index=0	238default_p_state=UNDEFINED 239demand_mshr_reserve=1 240eventq_index=0
239hit_latency=2
240is_read_only=false 241max_miss_count=0 242mshrs=4 243p_state_clk_gate_bins=20 244p_state_clk_gate_max=1000000000000 245p_state_clk_gate_min=1000 246power_model=Null 247prefetch_on_access=false 248prefetcher=Null 249response_latency=2 250sequential_access=false 251size=32768 252system=system	241is_read_only=false 242max_miss_count=0 243mshrs=4 244p_state_clk_gate_bins=20 245p_state_clk_gate_max=1000000000000 246p_state_clk_gate_min=1000 247power_model=Null 248prefetch_on_access=false 249prefetcher=Null 250response_latency=2 251sequential_access=false 252size=32768 253system=system
	254tag_latency=2
253tags=system.cpu.dcache.tags 254tgts_per_mshr=20 255write_buffers=8 256writeback_clean=false 257cpu_side=system.cpu.dcache_port 258mem_side=system.cpu.toL2Bus.slave[1] 259 260[system.cpu.dcache.tags] 261type=LRU 262assoc=4 263block_size=64 264clk_domain=system.cpu_clk_domain	255tags=system.cpu.dcache.tags 256tgts_per_mshr=20 257write_buffers=8 258writeback_clean=false 259cpu_side=system.cpu.dcache_port 260mem_side=system.cpu.toL2Bus.slave[1] 261 262[system.cpu.dcache.tags] 263type=LRU 264assoc=4 265block_size=64 266clk_domain=system.cpu_clk_domain
	267data_latency=2
265default_p_state=UNDEFINED 266eventq_index=0	268default_p_state=UNDEFINED 269eventq_index=0
267hit_latency=2
268p_state_clk_gate_bins=20 269p_state_clk_gate_max=1000000000000 270p_state_clk_gate_min=1000 271power_model=Null 272sequential_access=false 273size=32768	270p_state_clk_gate_bins=20 271p_state_clk_gate_max=1000000000000 272p_state_clk_gate_min=1000 273power_model=Null 274sequential_access=false 275size=32768
	276tag_latency=2
274 275[system.cpu.dstage2_mmu] 276type=ArmStage2MMU 277children=stage2_tlb 278eventq_index=0 279stage2_tlb=system.cpu.dstage2_mmu.stage2_tlb 280sys=system 281tlb=system.cpu.dtb 282 283[system.cpu.dstage2_mmu.stage2_tlb] 284type=ArmTLB 285children=walker 286eventq_index=0 287is_stage2=true 288size=32 289walker=system.cpu.dstage2_mmu.stage2_tlb.walker 290 291[system.cpu.dstage2_mmu.stage2_tlb.walker] 292type=ArmTableWalker 293clk_domain=system.cpu_clk_domain 294default_p_state=UNDEFINED 295eventq_index=0 296is_stage2=true 297num_squash_per_cycle=2 298p_state_clk_gate_bins=20 299p_state_clk_gate_max=1000000000000 300p_state_clk_gate_min=1000 301power_model=Null 302sys=system 303 304[system.cpu.dtb] 305type=ArmTLB 306children=walker 307eventq_index=0 308is_stage2=false 309size=64 310walker=system.cpu.dtb.walker 311 312[system.cpu.dtb.walker] 313type=ArmTableWalker 314clk_domain=system.cpu_clk_domain 315default_p_state=UNDEFINED 316eventq_index=0 317is_stage2=false 318num_squash_per_cycle=2 319p_state_clk_gate_bins=20 320p_state_clk_gate_max=1000000000000 321p_state_clk_gate_min=1000 322power_model=Null 323sys=system 324port=system.cpu.toL2Bus.slave[3] 325 326[system.cpu.fuPool] 327type=FUPool 328children=FUList0 FUList1 FUList2 FUList3 FUList4 329FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 330eventq_index=0 331 332[system.cpu.fuPool.FUList0] 333type=FUDesc 334children=opList 335count=2 336eventq_index=0 337opList=system.cpu.fuPool.FUList0.opList 338 339[system.cpu.fuPool.FUList0.opList] 340type=OpDesc 341eventq_index=0 342opClass=IntAlu 343opLat=1 344pipelined=true 345 346[system.cpu.fuPool.FUList1] 347type=FUDesc 348children=opList0 opList1 opList2 349count=1 350eventq_index=0 351opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1 system.cpu.fuPool.FUList1.opList2 352 353[system.cpu.fuPool.FUList1.opList0] 354type=OpDesc 355eventq_index=0 356opClass=IntMult 357opLat=3 358pipelined=true 359 360[system.cpu.fuPool.FUList1.opList1] 361type=OpDesc 362eventq_index=0 363opClass=IntDiv 364opLat=12 365pipelined=false 366 367[system.cpu.fuPool.FUList1.opList2] 368type=OpDesc 369eventq_index=0 370opClass=IprAccess 371opLat=3 372pipelined=true 373 374[system.cpu.fuPool.FUList2] 375type=FUDesc	277 278[system.cpu.dstage2_mmu] 279type=ArmStage2MMU 280children=stage2_tlb 281eventq_index=0 282stage2_tlb=system.cpu.dstage2_mmu.stage2_tlb 283sys=system 284tlb=system.cpu.dtb 285 286[system.cpu.dstage2_mmu.stage2_tlb] 287type=ArmTLB 288children=walker 289eventq_index=0 290is_stage2=true 291size=32 292walker=system.cpu.dstage2_mmu.stage2_tlb.walker 293 294[system.cpu.dstage2_mmu.stage2_tlb.walker] 295type=ArmTableWalker 296clk_domain=system.cpu_clk_domain 297default_p_state=UNDEFINED 298eventq_index=0 299is_stage2=true 300num_squash_per_cycle=2 301p_state_clk_gate_bins=20 302p_state_clk_gate_max=1000000000000 303p_state_clk_gate_min=1000 304power_model=Null 305sys=system 306 307[system.cpu.dtb] 308type=ArmTLB 309children=walker 310eventq_index=0 311is_stage2=false 312size=64 313walker=system.cpu.dtb.walker 314 315[system.cpu.dtb.walker] 316type=ArmTableWalker 317clk_domain=system.cpu_clk_domain 318default_p_state=UNDEFINED 319eventq_index=0 320is_stage2=false 321num_squash_per_cycle=2 322p_state_clk_gate_bins=20 323p_state_clk_gate_max=1000000000000 324p_state_clk_gate_min=1000 325power_model=Null 326sys=system 327port=system.cpu.toL2Bus.slave[3] 328 329[system.cpu.fuPool] 330type=FUPool 331children=FUList0 FUList1 FUList2 FUList3 FUList4 332FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 333eventq_index=0 334 335[system.cpu.fuPool.FUList0] 336type=FUDesc 337children=opList 338count=2 339eventq_index=0 340opList=system.cpu.fuPool.FUList0.opList 341 342[system.cpu.fuPool.FUList0.opList] 343type=OpDesc 344eventq_index=0 345opClass=IntAlu 346opLat=1 347pipelined=true 348 349[system.cpu.fuPool.FUList1] 350type=FUDesc 351children=opList0 opList1 opList2 352count=1 353eventq_index=0 354opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1 system.cpu.fuPool.FUList1.opList2 355 356[system.cpu.fuPool.FUList1.opList0] 357type=OpDesc 358eventq_index=0 359opClass=IntMult 360opLat=3 361pipelined=true 362 363[system.cpu.fuPool.FUList1.opList1] 364type=OpDesc 365eventq_index=0 366opClass=IntDiv 367opLat=12 368pipelined=false 369 370[system.cpu.fuPool.FUList1.opList2] 371type=OpDesc 372eventq_index=0 373opClass=IprAccess 374opLat=3 375pipelined=true 376 377[system.cpu.fuPool.FUList2] 378type=FUDesc
376children=opList	379children=opList0 opList1
377count=1 378eventq_index=0	380count=1 381eventq_index=0
379opList=system.cpu.fuPool.FUList2.opList	382opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1
380	383
381[system.cpu.fuPool.FUList2.opList]	384[system.cpu.fuPool.FUList2.opList0]
382type=OpDesc 383eventq_index=0 384opClass=MemRead 385opLat=2 386pipelined=true 387	385type=OpDesc 386eventq_index=0 387opClass=MemRead 388opLat=2 389pipelined=true 390
	391[system.cpu.fuPool.FUList2.opList1] 392type=OpDesc 393eventq_index=0 394opClass=FloatMemRead 395opLat=2 396pipelined=true 397
388[system.cpu.fuPool.FUList3] 389type=FUDesc	398[system.cpu.fuPool.FUList3] 399type=FUDesc
390children=opList	400children=opList0 opList1
391count=1 392eventq_index=0	401count=1 402eventq_index=0
393opList=system.cpu.fuPool.FUList3.opList	403opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1
394	404
395[system.cpu.fuPool.FUList3.opList]	405[system.cpu.fuPool.FUList3.opList0]
396type=OpDesc 397eventq_index=0 398opClass=MemWrite 399opLat=2 400pipelined=true 401	406type=OpDesc 407eventq_index=0 408opClass=MemWrite 409opLat=2 410pipelined=true 411
	412[system.cpu.fuPool.FUList3.opList1] 413type=OpDesc 414eventq_index=0 415opClass=FloatMemWrite 416opLat=2 417pipelined=true 418
402[system.cpu.fuPool.FUList4] 403type=FUDesc	419[system.cpu.fuPool.FUList4] 420type=FUDesc
404children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25	421children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25 opList26 opList27
405count=2 406eventq_index=0	422count=2 423eventq_index=0
407opList=system.cpu.fuPool.FUList4.opList00 system.cpu.fuPool.FUList4.opList01 system.cpu.fuPool.FUList4.opList02 system.cpu.fuPool.FUList4.opList03 system.cpu.fuPool.FUList4.opList04 system.cpu.fuPool.FUList4.opList05 system.cpu.fuPool.FUList4.opList06 system.cpu.fuPool.FUList4.opList07 system.cpu.fuPool.FUList4.opList08 system.cpu.fuPool.FUList4.opList09 system.cpu.fuPool.FUList4.opList10 system.cpu.fuPool.FUList4.opList11 system.cpu.fuPool.FUList4.opList12 system.cpu.fuPool.FUList4.opList13 system.cpu.fuPool.FUList4.opList14 system.cpu.fuPool.FUList4.opList15 system.cpu.fuPool.FUList4.opList16 system.cpu.fuPool.FUList4.opList17 system.cpu.fuPool.FUList4.opList18 system.cpu.fuPool.FUList4.opList19 system.cpu.fuPool.FUList4.opList20 system.cpu.fuPool.FUList4.opList21 system.cpu.fuPool.FUList4.opList22 system.cpu.fuPool.FUList4.opList23 system.cpu.fuPool.FUList4.opList24 system.cpu.fuPool.FUList4.opList25	424opList=system.cpu.fuPool.FUList4.opList00 system.cpu.fuPool.FUList4.opList01 system.cpu.fuPool.FUList4.opList02 system.cpu.fuPool.FUList4.opList03 system.cpu.fuPool.FUList4.opList04 system.cpu.fuPool.FUList4.opList05 system.cpu.fuPool.FUList4.opList06 system.cpu.fuPool.FUList4.opList07 system.cpu.fuPool.FUList4.opList08 system.cpu.fuPool.FUList4.opList09 system.cpu.fuPool.FUList4.opList10 system.cpu.fuPool.FUList4.opList11 system.cpu.fuPool.FUList4.opList12 system.cpu.fuPool.FUList4.opList13 system.cpu.fuPool.FUList4.opList14 system.cpu.fuPool.FUList4.opList15 system.cpu.fuPool.FUList4.opList16 system.cpu.fuPool.FUList4.opList17 system.cpu.fuPool.FUList4.opList18 system.cpu.fuPool.FUList4.opList19 system.cpu.fuPool.FUList4.opList20 system.cpu.fuPool.FUList4.opList21 system.cpu.fuPool.FUList4.opList22 system.cpu.fuPool.FUList4.opList23 system.cpu.fuPool.FUList4.opList24 system.cpu.fuPool.FUList4.opList25 system.cpu.fuPool.FUList4.opList26 system.cpu.fuPool.FUList4.opList27
408 409[system.cpu.fuPool.FUList4.opList00] 410type=OpDesc 411eventq_index=0 412opClass=SimdAdd 413opLat=4 414pipelined=true 415 416[system.cpu.fuPool.FUList4.opList01] 417type=OpDesc 418eventq_index=0 419opClass=SimdAddAcc 420opLat=4 421pipelined=true 422 423[system.cpu.fuPool.FUList4.opList02] 424type=OpDesc 425eventq_index=0 426opClass=SimdAlu 427opLat=4 428pipelined=true 429 430[system.cpu.fuPool.FUList4.opList03] 431type=OpDesc 432eventq_index=0 433opClass=SimdCmp 434opLat=4 435pipelined=true 436 437[system.cpu.fuPool.FUList4.opList04] 438type=OpDesc 439eventq_index=0 440opClass=SimdCvt 441opLat=3 442pipelined=true 443 444[system.cpu.fuPool.FUList4.opList05] 445type=OpDesc 446eventq_index=0 447opClass=SimdMisc 448opLat=3 449pipelined=true 450 451[system.cpu.fuPool.FUList4.opList06] 452type=OpDesc 453eventq_index=0 454opClass=SimdMult 455opLat=5 456pipelined=true 457 458[system.cpu.fuPool.FUList4.opList07] 459type=OpDesc 460eventq_index=0 461opClass=SimdMultAcc 462opLat=5 463pipelined=true 464 465[system.cpu.fuPool.FUList4.opList08] 466type=OpDesc 467eventq_index=0 468opClass=SimdShift 469opLat=3 470pipelined=true 471 472[system.cpu.fuPool.FUList4.opList09] 473type=OpDesc 474eventq_index=0 475opClass=SimdShiftAcc 476opLat=3 477pipelined=true 478 479[system.cpu.fuPool.FUList4.opList10] 480type=OpDesc 481eventq_index=0 482opClass=SimdSqrt 483opLat=9 484pipelined=true 485 486[system.cpu.fuPool.FUList4.opList11] 487type=OpDesc 488eventq_index=0 489opClass=SimdFloatAdd 490opLat=5 491pipelined=true 492 493[system.cpu.fuPool.FUList4.opList12] 494type=OpDesc 495eventq_index=0 496opClass=SimdFloatAlu 497opLat=5 498pipelined=true 499 500[system.cpu.fuPool.FUList4.opList13] 501type=OpDesc 502eventq_index=0 503opClass=SimdFloatCmp 504opLat=3 505pipelined=true 506 507[system.cpu.fuPool.FUList4.opList14] 508type=OpDesc 509eventq_index=0 510opClass=SimdFloatCvt 511opLat=3 512pipelined=true 513 514[system.cpu.fuPool.FUList4.opList15] 515type=OpDesc 516eventq_index=0 517opClass=SimdFloatDiv 518opLat=3 519pipelined=true 520 521[system.cpu.fuPool.FUList4.opList16] 522type=OpDesc 523eventq_index=0 524opClass=SimdFloatMisc 525opLat=3 526pipelined=true 527 528[system.cpu.fuPool.FUList4.opList17] 529type=OpDesc 530eventq_index=0 531opClass=SimdFloatMult 532opLat=3 533pipelined=true 534 535[system.cpu.fuPool.FUList4.opList18] 536type=OpDesc 537eventq_index=0 538opClass=SimdFloatMultAcc	425 426[system.cpu.fuPool.FUList4.opList00] 427type=OpDesc 428eventq_index=0 429opClass=SimdAdd 430opLat=4 431pipelined=true 432 433[system.cpu.fuPool.FUList4.opList01] 434type=OpDesc 435eventq_index=0 436opClass=SimdAddAcc 437opLat=4 438pipelined=true 439 440[system.cpu.fuPool.FUList4.opList02] 441type=OpDesc 442eventq_index=0 443opClass=SimdAlu 444opLat=4 445pipelined=true 446 447[system.cpu.fuPool.FUList4.opList03] 448type=OpDesc 449eventq_index=0 450opClass=SimdCmp 451opLat=4 452pipelined=true 453 454[system.cpu.fuPool.FUList4.opList04] 455type=OpDesc 456eventq_index=0 457opClass=SimdCvt 458opLat=3 459pipelined=true 460 461[system.cpu.fuPool.FUList4.opList05] 462type=OpDesc 463eventq_index=0 464opClass=SimdMisc 465opLat=3 466pipelined=true 467 468[system.cpu.fuPool.FUList4.opList06] 469type=OpDesc 470eventq_index=0 471opClass=SimdMult 472opLat=5 473pipelined=true 474 475[system.cpu.fuPool.FUList4.opList07] 476type=OpDesc 477eventq_index=0 478opClass=SimdMultAcc 479opLat=5 480pipelined=true 481 482[system.cpu.fuPool.FUList4.opList08] 483type=OpDesc 484eventq_index=0 485opClass=SimdShift 486opLat=3 487pipelined=true 488 489[system.cpu.fuPool.FUList4.opList09] 490type=OpDesc 491eventq_index=0 492opClass=SimdShiftAcc 493opLat=3 494pipelined=true 495 496[system.cpu.fuPool.FUList4.opList10] 497type=OpDesc 498eventq_index=0 499opClass=SimdSqrt 500opLat=9 501pipelined=true 502 503[system.cpu.fuPool.FUList4.opList11] 504type=OpDesc 505eventq_index=0 506opClass=SimdFloatAdd 507opLat=5 508pipelined=true 509 510[system.cpu.fuPool.FUList4.opList12] 511type=OpDesc 512eventq_index=0 513opClass=SimdFloatAlu 514opLat=5 515pipelined=true 516 517[system.cpu.fuPool.FUList4.opList13] 518type=OpDesc 519eventq_index=0 520opClass=SimdFloatCmp 521opLat=3 522pipelined=true 523 524[system.cpu.fuPool.FUList4.opList14] 525type=OpDesc 526eventq_index=0 527opClass=SimdFloatCvt 528opLat=3 529pipelined=true 530 531[system.cpu.fuPool.FUList4.opList15] 532type=OpDesc 533eventq_index=0 534opClass=SimdFloatDiv 535opLat=3 536pipelined=true 537 538[system.cpu.fuPool.FUList4.opList16] 539type=OpDesc 540eventq_index=0 541opClass=SimdFloatMisc 542opLat=3 543pipelined=true 544 545[system.cpu.fuPool.FUList4.opList17] 546type=OpDesc 547eventq_index=0 548opClass=SimdFloatMult 549opLat=3 550pipelined=true 551 552[system.cpu.fuPool.FUList4.opList18] 553type=OpDesc 554eventq_index=0 555opClass=SimdFloatMultAcc
539opLat=1	556opLat=5
540pipelined=true 541 542[system.cpu.fuPool.FUList4.opList19] 543type=OpDesc 544eventq_index=0 545opClass=SimdFloatSqrt 546opLat=9 547pipelined=true 548 549[system.cpu.fuPool.FUList4.opList20] 550type=OpDesc 551eventq_index=0 552opClass=FloatAdd 553opLat=5 554pipelined=true 555 556[system.cpu.fuPool.FUList4.opList21] 557type=OpDesc 558eventq_index=0 559opClass=FloatCmp 560opLat=5 561pipelined=true 562 563[system.cpu.fuPool.FUList4.opList22] 564type=OpDesc 565eventq_index=0 566opClass=FloatCvt 567opLat=5 568pipelined=true 569 570[system.cpu.fuPool.FUList4.opList23] 571type=OpDesc 572eventq_index=0 573opClass=FloatDiv 574opLat=9 575pipelined=false 576 577[system.cpu.fuPool.FUList4.opList24] 578type=OpDesc 579eventq_index=0 580opClass=FloatSqrt 581opLat=33 582pipelined=false 583 584[system.cpu.fuPool.FUList4.opList25] 585type=OpDesc 586eventq_index=0 587opClass=FloatMult 588opLat=4 589pipelined=true 590	557pipelined=true 558 559[system.cpu.fuPool.FUList4.opList19] 560type=OpDesc 561eventq_index=0 562opClass=SimdFloatSqrt 563opLat=9 564pipelined=true 565 566[system.cpu.fuPool.FUList4.opList20] 567type=OpDesc 568eventq_index=0 569opClass=FloatAdd 570opLat=5 571pipelined=true 572 573[system.cpu.fuPool.FUList4.opList21] 574type=OpDesc 575eventq_index=0 576opClass=FloatCmp 577opLat=5 578pipelined=true 579 580[system.cpu.fuPool.FUList4.opList22] 581type=OpDesc 582eventq_index=0 583opClass=FloatCvt 584opLat=5 585pipelined=true 586 587[system.cpu.fuPool.FUList4.opList23] 588type=OpDesc 589eventq_index=0 590opClass=FloatDiv 591opLat=9 592pipelined=false 593 594[system.cpu.fuPool.FUList4.opList24] 595type=OpDesc 596eventq_index=0 597opClass=FloatSqrt 598opLat=33 599pipelined=false 600 601[system.cpu.fuPool.FUList4.opList25] 602type=OpDesc 603eventq_index=0 604opClass=FloatMult 605opLat=4 606pipelined=true 607
	608[system.cpu.fuPool.FUList4.opList26] 609type=OpDesc 610eventq_index=0 611opClass=FloatMultAcc 612opLat=5 613pipelined=true 614 615[system.cpu.fuPool.FUList4.opList27] 616type=OpDesc 617eventq_index=0 618opClass=FloatMisc 619opLat=3 620pipelined=true 621
591[system.cpu.icache] 592type=Cache 593children=tags 594addr_ranges=0:18446744073709551615:0:0:0:0 595assoc=1 596clk_domain=system.cpu_clk_domain 597clusivity=mostly_incl	622[system.cpu.icache] 623type=Cache 624children=tags 625addr_ranges=0:18446744073709551615:0:0:0:0 626assoc=1 627clk_domain=system.cpu_clk_domain 628clusivity=mostly_incl
	629data_latency=2
598default_p_state=UNDEFINED 599demand_mshr_reserve=1 600eventq_index=0	630default_p_state=UNDEFINED 631demand_mshr_reserve=1 632eventq_index=0
601hit_latency=2
602is_read_only=true 603max_miss_count=0 604mshrs=4 605p_state_clk_gate_bins=20 606p_state_clk_gate_max=1000000000000 607p_state_clk_gate_min=1000 608power_model=Null 609prefetch_on_access=false 610prefetcher=Null 611response_latency=2 612sequential_access=false 613size=32768 614system=system	633is_read_only=true 634max_miss_count=0 635mshrs=4 636p_state_clk_gate_bins=20 637p_state_clk_gate_max=1000000000000 638p_state_clk_gate_min=1000 639power_model=Null 640prefetch_on_access=false 641prefetcher=Null 642response_latency=2 643sequential_access=false 644size=32768 645system=system
	646tag_latency=2
615tags=system.cpu.icache.tags 616tgts_per_mshr=20 617write_buffers=8 618writeback_clean=true 619cpu_side=system.cpu.icache_port 620mem_side=system.cpu.toL2Bus.slave[0] 621 622[system.cpu.icache.tags] 623type=LRU 624assoc=1 625block_size=64 626clk_domain=system.cpu_clk_domain	647tags=system.cpu.icache.tags 648tgts_per_mshr=20 649write_buffers=8 650writeback_clean=true 651cpu_side=system.cpu.icache_port 652mem_side=system.cpu.toL2Bus.slave[0] 653 654[system.cpu.icache.tags] 655type=LRU 656assoc=1 657block_size=64 658clk_domain=system.cpu_clk_domain
	659data_latency=2
627default_p_state=UNDEFINED 628eventq_index=0	660default_p_state=UNDEFINED 661eventq_index=0
629hit_latency=2
630p_state_clk_gate_bins=20 631p_state_clk_gate_max=1000000000000 632p_state_clk_gate_min=1000 633power_model=Null 634sequential_access=false 635size=32768	662p_state_clk_gate_bins=20 663p_state_clk_gate_max=1000000000000 664p_state_clk_gate_min=1000 665power_model=Null 666sequential_access=false 667size=32768
	668tag_latency=2
636 637[system.cpu.interrupts] 638type=ArmInterrupts 639eventq_index=0 640 641[system.cpu.isa] 642type=ArmISA 643decoderFlavour=Generic 644eventq_index=0 645fpsid=1090793632 646id_aa64afr0_el1=0 647id_aa64afr1_el1=0 648id_aa64dfr0_el1=1052678 649id_aa64dfr1_el1=0 650id_aa64isar0_el1=0 651id_aa64isar1_el1=0 652id_aa64mmfr0_el1=15728642 653id_aa64mmfr1_el1=0	669 670[system.cpu.interrupts] 671type=ArmInterrupts 672eventq_index=0 673 674[system.cpu.isa] 675type=ArmISA 676decoderFlavour=Generic 677eventq_index=0 678fpsid=1090793632 679id_aa64afr0_el1=0 680id_aa64afr1_el1=0 681id_aa64dfr0_el1=1052678 682id_aa64dfr1_el1=0 683id_aa64isar0_el1=0 684id_aa64isar1_el1=0 685id_aa64mmfr0_el1=15728642 686id_aa64mmfr1_el1=0
654id_aa64pfr0_el1=34 655id_aa64pfr1_el1=0
656id_isar0=34607377 657id_isar1=34677009 658id_isar2=555950401 659id_isar3=17899825 660id_isar4=268501314 661id_isar5=0 662id_mmfr0=270536963 663id_mmfr1=0 664id_mmfr2=19070976 665id_mmfr3=34611729	687id_isar0=34607377 688id_isar1=34677009 689id_isar2=555950401 690id_isar3=17899825 691id_isar4=268501314 692id_isar5=0 693id_mmfr0=270536963 694id_mmfr1=0 695id_mmfr2=19070976 696id_mmfr3=34611729
666id_pfr0=49 667id_pfr1=4113
668midr=1091551472 669pmu=Null 670system=system 671 672[system.cpu.istage2_mmu] 673type=ArmStage2MMU 674children=stage2_tlb 675eventq_index=0 676stage2_tlb=system.cpu.istage2_mmu.stage2_tlb 677sys=system 678tlb=system.cpu.itb 679 680[system.cpu.istage2_mmu.stage2_tlb] 681type=ArmTLB 682children=walker 683eventq_index=0 684is_stage2=true 685size=32 686walker=system.cpu.istage2_mmu.stage2_tlb.walker 687 688[system.cpu.istage2_mmu.stage2_tlb.walker] 689type=ArmTableWalker 690clk_domain=system.cpu_clk_domain 691default_p_state=UNDEFINED 692eventq_index=0 693is_stage2=true 694num_squash_per_cycle=2 695p_state_clk_gate_bins=20 696p_state_clk_gate_max=1000000000000 697p_state_clk_gate_min=1000 698power_model=Null 699sys=system 700 701[system.cpu.itb] 702type=ArmTLB 703children=walker 704eventq_index=0 705is_stage2=false 706size=64 707walker=system.cpu.itb.walker 708 709[system.cpu.itb.walker] 710type=ArmTableWalker 711clk_domain=system.cpu_clk_domain 712default_p_state=UNDEFINED 713eventq_index=0 714is_stage2=false 715num_squash_per_cycle=2 716p_state_clk_gate_bins=20 717p_state_clk_gate_max=1000000000000 718p_state_clk_gate_min=1000 719power_model=Null 720sys=system 721port=system.cpu.toL2Bus.slave[2] 722 723[system.cpu.l2cache] 724type=Cache 725children=tags 726addr_ranges=0:18446744073709551615:0:0:0:0 727assoc=8 728clk_domain=system.cpu_clk_domain 729clusivity=mostly_incl	697midr=1091551472 698pmu=Null 699system=system 700 701[system.cpu.istage2_mmu] 702type=ArmStage2MMU 703children=stage2_tlb 704eventq_index=0 705stage2_tlb=system.cpu.istage2_mmu.stage2_tlb 706sys=system 707tlb=system.cpu.itb 708 709[system.cpu.istage2_mmu.stage2_tlb] 710type=ArmTLB 711children=walker 712eventq_index=0 713is_stage2=true 714size=32 715walker=system.cpu.istage2_mmu.stage2_tlb.walker 716 717[system.cpu.istage2_mmu.stage2_tlb.walker] 718type=ArmTableWalker 719clk_domain=system.cpu_clk_domain 720default_p_state=UNDEFINED 721eventq_index=0 722is_stage2=true 723num_squash_per_cycle=2 724p_state_clk_gate_bins=20 725p_state_clk_gate_max=1000000000000 726p_state_clk_gate_min=1000 727power_model=Null 728sys=system 729 730[system.cpu.itb] 731type=ArmTLB 732children=walker 733eventq_index=0 734is_stage2=false 735size=64 736walker=system.cpu.itb.walker 737 738[system.cpu.itb.walker] 739type=ArmTableWalker 740clk_domain=system.cpu_clk_domain 741default_p_state=UNDEFINED 742eventq_index=0 743is_stage2=false 744num_squash_per_cycle=2 745p_state_clk_gate_bins=20 746p_state_clk_gate_max=1000000000000 747p_state_clk_gate_min=1000 748power_model=Null 749sys=system 750port=system.cpu.toL2Bus.slave[2] 751 752[system.cpu.l2cache] 753type=Cache 754children=tags 755addr_ranges=0:18446744073709551615:0:0:0:0 756assoc=8 757clk_domain=system.cpu_clk_domain 758clusivity=mostly_incl
	759data_latency=20
730default_p_state=UNDEFINED 731demand_mshr_reserve=1 732eventq_index=0	760default_p_state=UNDEFINED 761demand_mshr_reserve=1 762eventq_index=0
733hit_latency=20
734is_read_only=false 735max_miss_count=0 736mshrs=20 737p_state_clk_gate_bins=20 738p_state_clk_gate_max=1000000000000 739p_state_clk_gate_min=1000 740power_model=Null 741prefetch_on_access=false 742prefetcher=Null 743response_latency=20 744sequential_access=false 745size=4194304 746system=system	763is_read_only=false 764max_miss_count=0 765mshrs=20 766p_state_clk_gate_bins=20 767p_state_clk_gate_max=1000000000000 768p_state_clk_gate_min=1000 769power_model=Null 770prefetch_on_access=false 771prefetcher=Null 772response_latency=20 773sequential_access=false 774size=4194304 775system=system
	776tag_latency=20
747tags=system.cpu.l2cache.tags 748tgts_per_mshr=12 749write_buffers=8 750writeback_clean=false 751cpu_side=system.cpu.toL2Bus.master[0] 752mem_side=system.membus.slave[2] 753 754[system.cpu.l2cache.tags] 755type=LRU 756assoc=8 757block_size=64 758clk_domain=system.cpu_clk_domain	777tags=system.cpu.l2cache.tags 778tgts_per_mshr=12 779write_buffers=8 780writeback_clean=false 781cpu_side=system.cpu.toL2Bus.master[0] 782mem_side=system.membus.slave[2] 783 784[system.cpu.l2cache.tags] 785type=LRU 786assoc=8 787block_size=64 788clk_domain=system.cpu_clk_domain
	789data_latency=20
759default_p_state=UNDEFINED 760eventq_index=0	790default_p_state=UNDEFINED 791eventq_index=0
761hit_latency=20
762p_state_clk_gate_bins=20 763p_state_clk_gate_max=1000000000000 764p_state_clk_gate_min=1000 765power_model=Null 766sequential_access=false 767size=4194304	792p_state_clk_gate_bins=20 793p_state_clk_gate_max=1000000000000 794p_state_clk_gate_min=1000 795power_model=Null 796sequential_access=false 797size=4194304
	798tag_latency=20
768 769[system.cpu.toL2Bus] 770type=CoherentXBar 771children=snoop_filter 772clk_domain=system.cpu_clk_domain 773default_p_state=UNDEFINED 774eventq_index=0 775forward_latency=0 776frontend_latency=1 777p_state_clk_gate_bins=20 778p_state_clk_gate_max=1000000000000 779p_state_clk_gate_min=1000 780point_of_coherency=false 781power_model=Null 782response_latency=1 783snoop_filter=system.cpu.toL2Bus.snoop_filter 784snoop_response_latency=1 785system=system 786use_default_range=false 787width=32 788master=system.cpu.l2cache.cpu_side 789slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port 790 791[system.cpu.toL2Bus.snoop_filter] 792type=SnoopFilter 793eventq_index=0 794lookup_latency=0 795max_capacity=8388608 796system=system 797 798[system.cpu.tracer] 799type=ExeTracer 800eventq_index=0 801 802[system.cpu_clk_domain] 803type=SrcClockDomain 804clock=500 805domain_id=-1 806eventq_index=0 807init_perf_level=0 808voltage_domain=system.voltage_domain 809 810[system.dvfs_handler] 811type=DVFSHandler 812domains= 813enable=false 814eventq_index=0 815sys_clk_domain=system.clk_domain 816transition_latency=100000000 817 818[system.intrctrl] 819type=IntrControl 820eventq_index=0 821sys=system 822 823[system.iobus] 824type=NoncoherentXBar 825clk_domain=system.clk_domain 826default_p_state=UNDEFINED 827eventq_index=0 828forward_latency=1 829frontend_latency=2 830p_state_clk_gate_bins=20 831p_state_clk_gate_max=1000000000000 832p_state_clk_gate_min=1000 833power_model=Null 834response_latency=2 835use_default_range=false 836width=16 837master=system.realview.uart.pio system.realview.realview_io.pio system.realview.pci_host.pio system.realview.timer0.pio system.realview.timer1.pio system.realview.clcd.pio system.realview.hdlcd.pio system.realview.kmi0.pio system.realview.kmi1.pio system.realview.cf_ctrl.pio system.realview.rtc.pio system.realview.vram.port system.realview.l2x0_fake.pio system.realview.uart1_fake.pio system.realview.uart2_fake.pio system.realview.uart3_fake.pio system.realview.sp810_fake.pio system.realview.watchdog_fake.pio system.realview.aaci_fake.pio system.realview.lan_fake.pio system.realview.usb_fake.pio system.realview.mmc_fake.pio system.realview.energy_ctrl.pio system.realview.ide.pio system.realview.ethernet.pio system.iocache.cpu_side 838slave=system.bridge.master system.realview.clcd.dma system.realview.cf_ctrl.dma system.realview.ide.dma system.realview.ethernet.dma 839 840[system.iocache] 841type=Cache 842children=tags 843addr_ranges=2147483648:2415919103:0:0:0:0 844assoc=8 845clk_domain=system.clk_domain 846clusivity=mostly_incl	799 800[system.cpu.toL2Bus] 801type=CoherentXBar 802children=snoop_filter 803clk_domain=system.cpu_clk_domain 804default_p_state=UNDEFINED 805eventq_index=0 806forward_latency=0 807frontend_latency=1 808p_state_clk_gate_bins=20 809p_state_clk_gate_max=1000000000000 810p_state_clk_gate_min=1000 811point_of_coherency=false 812power_model=Null 813response_latency=1 814snoop_filter=system.cpu.toL2Bus.snoop_filter 815snoop_response_latency=1 816system=system 817use_default_range=false 818width=32 819master=system.cpu.l2cache.cpu_side 820slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port 821 822[system.cpu.toL2Bus.snoop_filter] 823type=SnoopFilter 824eventq_index=0 825lookup_latency=0 826max_capacity=8388608 827system=system 828 829[system.cpu.tracer] 830type=ExeTracer 831eventq_index=0 832 833[system.cpu_clk_domain] 834type=SrcClockDomain 835clock=500 836domain_id=-1 837eventq_index=0 838init_perf_level=0 839voltage_domain=system.voltage_domain 840 841[system.dvfs_handler] 842type=DVFSHandler 843domains= 844enable=false 845eventq_index=0 846sys_clk_domain=system.clk_domain 847transition_latency=100000000 848 849[system.intrctrl] 850type=IntrControl 851eventq_index=0 852sys=system 853 854[system.iobus] 855type=NoncoherentXBar 856clk_domain=system.clk_domain 857default_p_state=UNDEFINED 858eventq_index=0 859forward_latency=1 860frontend_latency=2 861p_state_clk_gate_bins=20 862p_state_clk_gate_max=1000000000000 863p_state_clk_gate_min=1000 864power_model=Null 865response_latency=2 866use_default_range=false 867width=16 868master=system.realview.uart.pio system.realview.realview_io.pio system.realview.pci_host.pio system.realview.timer0.pio system.realview.timer1.pio system.realview.clcd.pio system.realview.hdlcd.pio system.realview.kmi0.pio system.realview.kmi1.pio system.realview.cf_ctrl.pio system.realview.rtc.pio system.realview.vram.port system.realview.l2x0_fake.pio system.realview.uart1_fake.pio system.realview.uart2_fake.pio system.realview.uart3_fake.pio system.realview.sp810_fake.pio system.realview.watchdog_fake.pio system.realview.aaci_fake.pio system.realview.lan_fake.pio system.realview.usb_fake.pio system.realview.mmc_fake.pio system.realview.energy_ctrl.pio system.realview.ide.pio system.realview.ethernet.pio system.iocache.cpu_side 869slave=system.bridge.master system.realview.clcd.dma system.realview.cf_ctrl.dma system.realview.ide.dma system.realview.ethernet.dma 870 871[system.iocache] 872type=Cache 873children=tags 874addr_ranges=2147483648:2415919103:0:0:0:0 875assoc=8 876clk_domain=system.clk_domain 877clusivity=mostly_incl
	878data_latency=50
847default_p_state=UNDEFINED 848demand_mshr_reserve=1 849eventq_index=0	879default_p_state=UNDEFINED 880demand_mshr_reserve=1 881eventq_index=0
850hit_latency=50
851is_read_only=false 852max_miss_count=0 853mshrs=20 854p_state_clk_gate_bins=20 855p_state_clk_gate_max=1000000000000 856p_state_clk_gate_min=1000 857power_model=Null 858prefetch_on_access=false 859prefetcher=Null 860response_latency=50 861sequential_access=false 862size=1024 863system=system	882is_read_only=false 883max_miss_count=0 884mshrs=20 885p_state_clk_gate_bins=20 886p_state_clk_gate_max=1000000000000 887p_state_clk_gate_min=1000 888power_model=Null 889prefetch_on_access=false 890prefetcher=Null 891response_latency=50 892sequential_access=false 893size=1024 894system=system
	895tag_latency=50
864tags=system.iocache.tags 865tgts_per_mshr=12 866write_buffers=8 867writeback_clean=false 868cpu_side=system.iobus.master[25] 869mem_side=system.membus.slave[3] 870 871[system.iocache.tags] 872type=LRU 873assoc=8 874block_size=64 875clk_domain=system.clk_domain	896tags=system.iocache.tags 897tgts_per_mshr=12 898write_buffers=8 899writeback_clean=false 900cpu_side=system.iobus.master[25] 901mem_side=system.membus.slave[3] 902 903[system.iocache.tags] 904type=LRU 905assoc=8 906block_size=64 907clk_domain=system.clk_domain
	908data_latency=50
876default_p_state=UNDEFINED 877eventq_index=0	909default_p_state=UNDEFINED 910eventq_index=0
878hit_latency=50
879p_state_clk_gate_bins=20 880p_state_clk_gate_max=1000000000000 881p_state_clk_gate_min=1000 882power_model=Null 883sequential_access=false 884size=1024	911p_state_clk_gate_bins=20 912p_state_clk_gate_max=1000000000000 913p_state_clk_gate_min=1000 914power_model=Null 915sequential_access=false 916size=1024
	917tag_latency=50
885 886[system.membus] 887type=CoherentXBar 888children=badaddr_responder snoop_filter 889clk_domain=system.clk_domain 890default_p_state=UNDEFINED 891eventq_index=0 892forward_latency=4 893frontend_latency=3 894p_state_clk_gate_bins=20 895p_state_clk_gate_max=1000000000000 896p_state_clk_gate_min=1000 897point_of_coherency=true 898power_model=Null 899response_latency=2 900snoop_filter=system.membus.snoop_filter 901snoop_response_latency=4 902system=system 903use_default_range=false 904width=16 905default=system.membus.badaddr_responder.pio 906master=system.bridge.slave system.realview.nvmem.port system.realview.gic.pio system.realview.vgic.pio system.realview.local_cpu_timer.pio system.physmem.port 907slave=system.realview.hdlcd.dma system.system_port system.cpu.l2cache.mem_side system.iocache.mem_side 908 909[system.membus.badaddr_responder] 910type=IsaFake 911clk_domain=system.clk_domain 912default_p_state=UNDEFINED 913eventq_index=0 914fake_mem=false 915p_state_clk_gate_bins=20 916p_state_clk_gate_max=1000000000000 917p_state_clk_gate_min=1000 918pio_addr=0 919pio_latency=100000 920pio_size=8 921power_model=Null 922ret_bad_addr=true 923ret_data16=65535 924ret_data32=4294967295 925ret_data64=18446744073709551615 926ret_data8=255 927system=system 928update_data=false 929warn_access=warn 930pio=system.membus.default 931 932[system.membus.snoop_filter] 933type=SnoopFilter 934eventq_index=0 935lookup_latency=1 936max_capacity=8388608 937system=system 938 939[system.physmem] 940type=DRAMCtrl 941IDD0=0.055000 942IDD02=0.000000 943IDD2N=0.032000 944IDD2N2=0.000000 945IDD2P0=0.000000 946IDD2P02=0.000000 947IDD2P1=0.032000 948IDD2P12=0.000000 949IDD3N=0.038000 950IDD3N2=0.000000 951IDD3P0=0.000000 952IDD3P02=0.000000 953IDD3P1=0.038000 954IDD3P12=0.000000 955IDD4R=0.157000 956IDD4R2=0.000000 957IDD4W=0.125000 958IDD4W2=0.000000 959IDD5=0.235000 960IDD52=0.000000 961IDD6=0.020000 962IDD62=0.000000 963VDD=1.500000 964VDD2=0.000000 965activation_limit=4 966addr_mapping=RoRaBaCoCh 967bank_groups_per_rank=0 968banks_per_rank=8 969burst_length=8 970channels=1 971clk_domain=system.clk_domain 972conf_table_reported=true 973default_p_state=UNDEFINED 974device_bus_width=8 975device_rowbuffer_size=1024 976device_size=536870912 977devices_per_rank=8 978dll=true 979eventq_index=0 980in_addr_map=true 981kvm_map=true 982max_accesses_per_row=16 983mem_sched_policy=frfcfs 984min_writes_per_switch=16 985null=false 986p_state_clk_gate_bins=20 987p_state_clk_gate_max=1000000000000 988p_state_clk_gate_min=1000 989page_policy=open_adaptive 990power_model=Null 991range=2147483648:2415919103:0:0:0:0 992ranks_per_channel=2 993read_buffer_size=32 994static_backend_latency=10000 995static_frontend_latency=10000 996tBURST=5000 997tCCD_L=0 998tCK=1250 999tCL=13750 1000tCS=2500 1001tRAS=35000 1002tRCD=13750 1003tREFI=7800000 1004tRFC=260000 1005tRP=13750 1006tRRD=6000 1007tRRD_L=0 1008tRTP=7500 1009tRTW=2500 1010tWR=15000 1011tWTR=7500 1012tXAW=30000 1013tXP=6000 1014tXPDLL=0 1015tXS=270000 1016tXSDLL=0 1017write_buffer_size=64 1018write_high_thresh_perc=85 1019write_low_thresh_perc=50 1020port=system.membus.master[5] 1021 1022[system.realview] 1023type=RealView 1024children=aaci_fake cf_ctrl clcd dcc energy_ctrl ethernet generic_timer gic hdlcd ide kmi0 kmi1 l2x0_fake lan_fake local_cpu_timer mcc mmc_fake nvmem pci_host realview_io rtc sp810_fake timer0 timer1 uart uart1_fake uart2_fake uart3_fake usb_fake vgic vram watchdog_fake 1025eventq_index=0 1026intrctrl=system.intrctrl 1027system=system 1028 1029[system.realview.aaci_fake] 1030type=AmbaFake 1031amba_id=0 1032clk_domain=system.clk_domain 1033default_p_state=UNDEFINED 1034eventq_index=0 1035ignore_access=false 1036p_state_clk_gate_bins=20 1037p_state_clk_gate_max=1000000000000 1038p_state_clk_gate_min=1000 1039pio_addr=470024192 1040pio_latency=100000 1041power_model=Null 1042system=system 1043pio=system.iobus.master[18] 1044 1045[system.realview.cf_ctrl] 1046type=IdeController 1047BAR0=471465984 1048BAR0LegacyIO=true 1049BAR0Size=256 1050BAR1=471466240 1051BAR1LegacyIO=true 1052BAR1Size=4096 1053BAR2=1 1054BAR2LegacyIO=false 1055BAR2Size=8 1056BAR3=1 1057BAR3LegacyIO=false 1058BAR3Size=4 1059BAR4=1 1060BAR4LegacyIO=false 1061BAR4Size=16 1062BAR5=1 1063BAR5LegacyIO=false 1064BAR5Size=0 1065BIST=0 1066CacheLineSize=0 1067CapabilityPtr=0 1068CardbusCIS=0 1069ClassCode=1 1070Command=1 1071DeviceID=28945 1072ExpansionROM=0 1073HeaderType=0 1074InterruptLine=31 1075InterruptPin=1 1076LatencyTimer=0 1077LegacyIOBase=0 1078MSICAPBaseOffset=0 1079MSICAPCapId=0 1080MSICAPMaskBits=0 1081MSICAPMsgAddr=0 1082MSICAPMsgCtrl=0 1083MSICAPMsgData=0 1084MSICAPMsgUpperAddr=0 1085MSICAPNextCapability=0 1086MSICAPPendingBits=0 1087MSIXCAPBaseOffset=0 1088MSIXCAPCapId=0 1089MSIXCAPNextCapability=0 1090MSIXMsgCtrl=0 1091MSIXPbaOffset=0 1092MSIXTableOffset=0 1093MaximumLatency=0 1094MinimumGrant=0 1095PMCAPBaseOffset=0 1096PMCAPCapId=0 1097PMCAPCapabilities=0 1098PMCAPCtrlStatus=0 1099PMCAPNextCapability=0 1100PXCAPBaseOffset=0 1101PXCAPCapId=0 1102PXCAPCapabilities=0 1103PXCAPDevCap2=0 1104PXCAPDevCapabilities=0 1105PXCAPDevCtrl=0 1106PXCAPDevCtrl2=0 1107PXCAPDevStatus=0 1108PXCAPLinkCap=0 1109PXCAPLinkCtrl=0 1110PXCAPLinkStatus=0 1111PXCAPNextCapability=0 1112ProgIF=133 1113Revision=0 1114Status=640 1115SubClassCode=1 1116SubsystemID=0 1117SubsystemVendorID=0 1118VendorID=32902 1119clk_domain=system.clk_domain 1120config_latency=20000 1121ctrl_offset=2 1122default_p_state=UNDEFINED 1123disks= 1124eventq_index=0 1125host=system.realview.pci_host 1126io_shift=2 1127p_state_clk_gate_bins=20 1128p_state_clk_gate_max=1000000000000 1129p_state_clk_gate_min=1000 1130pci_bus=2 1131pci_dev=0 1132pci_func=0 1133pio_latency=30000 1134power_model=Null 1135system=system 1136dma=system.iobus.slave[2] 1137pio=system.iobus.master[9] 1138 1139[system.realview.clcd] 1140type=Pl111 1141amba_id=1315089 1142clk_domain=system.clk_domain 1143default_p_state=UNDEFINED 1144enable_capture=true 1145eventq_index=0 1146gic=system.realview.gic 1147int_num=46 1148p_state_clk_gate_bins=20 1149p_state_clk_gate_max=1000000000000 1150p_state_clk_gate_min=1000 1151pio_addr=471793664 1152pio_latency=10000 1153pixel_clock=41667 1154power_model=Null 1155system=system 1156vnc=system.vncserver 1157dma=system.iobus.slave[1] 1158pio=system.iobus.master[5] 1159 1160[system.realview.dcc] 1161type=SubSystem 1162children=osc_cpu osc_ddr osc_hsbm osc_pxl osc_smb osc_sys 1163eventq_index=0 1164thermal_domain=Null 1165 1166[system.realview.dcc.osc_cpu] 1167type=RealViewOsc 1168dcc=0 1169device=0 1170eventq_index=0 1171freq=16667 1172parent=system.realview.realview_io 1173position=0 1174site=1 1175voltage_domain=system.voltage_domain 1176 1177[system.realview.dcc.osc_ddr] 1178type=RealViewOsc 1179dcc=0 1180device=8 1181eventq_index=0 1182freq=25000 1183parent=system.realview.realview_io 1184position=0 1185site=1 1186voltage_domain=system.voltage_domain 1187 1188[system.realview.dcc.osc_hsbm] 1189type=RealViewOsc 1190dcc=0 1191device=4 1192eventq_index=0 1193freq=25000 1194parent=system.realview.realview_io 1195position=0 1196site=1 1197voltage_domain=system.voltage_domain 1198 1199[system.realview.dcc.osc_pxl] 1200type=RealViewOsc 1201dcc=0 1202device=5 1203eventq_index=0 1204freq=42105 1205parent=system.realview.realview_io 1206position=0 1207site=1 1208voltage_domain=system.voltage_domain 1209 1210[system.realview.dcc.osc_smb] 1211type=RealViewOsc 1212dcc=0 1213device=6 1214eventq_index=0 1215freq=20000 1216parent=system.realview.realview_io 1217position=0 1218site=1 1219voltage_domain=system.voltage_domain 1220 1221[system.realview.dcc.osc_sys] 1222type=RealViewOsc 1223dcc=0 1224device=7 1225eventq_index=0 1226freq=16667 1227parent=system.realview.realview_io 1228position=0 1229site=1 1230voltage_domain=system.voltage_domain 1231 1232[system.realview.energy_ctrl] 1233type=EnergyCtrl 1234clk_domain=system.clk_domain 1235default_p_state=UNDEFINED 1236dvfs_handler=system.dvfs_handler 1237eventq_index=0 1238p_state_clk_gate_bins=20 1239p_state_clk_gate_max=1000000000000 1240p_state_clk_gate_min=1000 1241pio_addr=470286336 1242pio_latency=100000 1243power_model=Null 1244system=system 1245pio=system.iobus.master[22] 1246 1247[system.realview.ethernet] 1248type=IGbE 1249BAR0=0 1250BAR0LegacyIO=false 1251BAR0Size=131072 1252BAR1=0 1253BAR1LegacyIO=false 1254BAR1Size=0 1255BAR2=0 1256BAR2LegacyIO=false 1257BAR2Size=0 1258BAR3=0 1259BAR3LegacyIO=false 1260BAR3Size=0 1261BAR4=0 1262BAR4LegacyIO=false 1263BAR4Size=0 1264BAR5=0 1265BAR5LegacyIO=false 1266BAR5Size=0 1267BIST=0 1268CacheLineSize=0 1269CapabilityPtr=0 1270CardbusCIS=0 1271ClassCode=2 1272Command=0 1273DeviceID=4213 1274ExpansionROM=0 1275HeaderType=0 1276InterruptLine=1 1277InterruptPin=1 1278LatencyTimer=0 1279LegacyIOBase=0 1280MSICAPBaseOffset=0 1281MSICAPCapId=0 1282MSICAPMaskBits=0 1283MSICAPMsgAddr=0 1284MSICAPMsgCtrl=0 1285MSICAPMsgData=0 1286MSICAPMsgUpperAddr=0 1287MSICAPNextCapability=0 1288MSICAPPendingBits=0 1289MSIXCAPBaseOffset=0 1290MSIXCAPCapId=0 1291MSIXCAPNextCapability=0 1292MSIXMsgCtrl=0 1293MSIXPbaOffset=0 1294MSIXTableOffset=0 1295MaximumLatency=0 1296MinimumGrant=255 1297PMCAPBaseOffset=0 1298PMCAPCapId=0 1299PMCAPCapabilities=0 1300PMCAPCtrlStatus=0 1301PMCAPNextCapability=0 1302PXCAPBaseOffset=0 1303PXCAPCapId=0 1304PXCAPCapabilities=0 1305PXCAPDevCap2=0 1306PXCAPDevCapabilities=0 1307PXCAPDevCtrl=0 1308PXCAPDevCtrl2=0 1309PXCAPDevStatus=0 1310PXCAPLinkCap=0 1311PXCAPLinkCtrl=0 1312PXCAPLinkStatus=0 1313PXCAPNextCapability=0 1314ProgIF=0 1315Revision=0 1316Status=0 1317SubClassCode=0 1318SubsystemID=4104 1319SubsystemVendorID=32902 1320VendorID=32902 1321clk_domain=system.clk_domain 1322config_latency=20000 1323default_p_state=UNDEFINED 1324eventq_index=0 1325fetch_comp_delay=10000 1326fetch_delay=10000 1327hardware_address=00:90:00:00:00:01 1328host=system.realview.pci_host 1329p_state_clk_gate_bins=20 1330p_state_clk_gate_max=1000000000000 1331p_state_clk_gate_min=1000 1332pci_bus=0 1333pci_dev=0 1334pci_func=0 1335phy_epid=896 1336phy_pid=680 1337pio_latency=30000 1338power_model=Null 1339rx_desc_cache_size=64 1340rx_fifo_size=393216 1341rx_write_delay=0 1342system=system 1343tx_desc_cache_size=64 1344tx_fifo_size=393216 1345tx_read_delay=0 1346wb_comp_delay=10000 1347wb_delay=10000 1348dma=system.iobus.slave[4] 1349pio=system.iobus.master[24] 1350 1351[system.realview.generic_timer] 1352type=GenericTimer 1353eventq_index=0 1354gic=system.realview.gic 1355int_phys=29 1356int_virt=27 1357system=system 1358 1359[system.realview.gic] 1360type=Pl390 1361clk_domain=system.clk_domain 1362cpu_addr=738205696 1363cpu_pio_delay=10000 1364default_p_state=UNDEFINED 1365dist_addr=738201600 1366dist_pio_delay=10000 1367eventq_index=0 1368gem5_extensions=false 1369int_latency=10000 1370it_lines=128 1371p_state_clk_gate_bins=20 1372p_state_clk_gate_max=1000000000000 1373p_state_clk_gate_min=1000 1374platform=system.realview 1375power_model=Null 1376system=system 1377pio=system.membus.master[2] 1378 1379[system.realview.hdlcd] 1380type=HDLcd 1381amba_id=1314816 1382clk_domain=system.clk_domain 1383default_p_state=UNDEFINED 1384enable_capture=true 1385eventq_index=0 1386gic=system.realview.gic 1387int_num=117 1388p_state_clk_gate_bins=20 1389p_state_clk_gate_max=1000000000000 1390p_state_clk_gate_min=1000 1391pio_addr=721420288 1392pio_latency=10000 1393pixel_buffer_size=2048 1394pixel_chunk=32 1395power_model=Null 1396pxl_clk=system.realview.dcc.osc_pxl 1397system=system 1398vnc=system.vncserver 1399workaround_dma_line_count=true 1400workaround_swap_rb=true 1401dma=system.membus.slave[0] 1402pio=system.iobus.master[6] 1403 1404[system.realview.ide] 1405type=IdeController 1406BAR0=1 1407BAR0LegacyIO=false 1408BAR0Size=8 1409BAR1=1 1410BAR1LegacyIO=false 1411BAR1Size=4 1412BAR2=1 1413BAR2LegacyIO=false 1414BAR2Size=8 1415BAR3=1 1416BAR3LegacyIO=false 1417BAR3Size=4 1418BAR4=1 1419BAR4LegacyIO=false 1420BAR4Size=16 1421BAR5=1 1422BAR5LegacyIO=false 1423BAR5Size=0 1424BIST=0 1425CacheLineSize=0 1426CapabilityPtr=0 1427CardbusCIS=0 1428ClassCode=1 1429Command=0 1430DeviceID=28945 1431ExpansionROM=0 1432HeaderType=0 1433InterruptLine=2 1434InterruptPin=2 1435LatencyTimer=0 1436LegacyIOBase=0 1437MSICAPBaseOffset=0 1438MSICAPCapId=0 1439MSICAPMaskBits=0 1440MSICAPMsgAddr=0 1441MSICAPMsgCtrl=0 1442MSICAPMsgData=0 1443MSICAPMsgUpperAddr=0 1444MSICAPNextCapability=0 1445MSICAPPendingBits=0 1446MSIXCAPBaseOffset=0 1447MSIXCAPCapId=0 1448MSIXCAPNextCapability=0 1449MSIXMsgCtrl=0 1450MSIXPbaOffset=0 1451MSIXTableOffset=0 1452MaximumLatency=0 1453MinimumGrant=0 1454PMCAPBaseOffset=0 1455PMCAPCapId=0 1456PMCAPCapabilities=0 1457PMCAPCtrlStatus=0 1458PMCAPNextCapability=0 1459PXCAPBaseOffset=0 1460PXCAPCapId=0 1461PXCAPCapabilities=0 1462PXCAPDevCap2=0 1463PXCAPDevCapabilities=0 1464PXCAPDevCtrl=0 1465PXCAPDevCtrl2=0 1466PXCAPDevStatus=0 1467PXCAPLinkCap=0 1468PXCAPLinkCtrl=0 1469PXCAPLinkStatus=0 1470PXCAPNextCapability=0 1471ProgIF=133 1472Revision=0 1473Status=640 1474SubClassCode=1 1475SubsystemID=0 1476SubsystemVendorID=0 1477VendorID=32902 1478clk_domain=system.clk_domain 1479config_latency=20000 1480ctrl_offset=0 1481default_p_state=UNDEFINED 1482disks=system.cf0 1483eventq_index=0 1484host=system.realview.pci_host 1485io_shift=0 1486p_state_clk_gate_bins=20 1487p_state_clk_gate_max=1000000000000 1488p_state_clk_gate_min=1000 1489pci_bus=0 1490pci_dev=1 1491pci_func=0 1492pio_latency=30000 1493power_model=Null 1494system=system 1495dma=system.iobus.slave[3] 1496pio=system.iobus.master[23] 1497 1498[system.realview.kmi0] 1499type=Pl050 1500amba_id=1314896 1501clk_domain=system.clk_domain 1502default_p_state=UNDEFINED 1503eventq_index=0 1504gic=system.realview.gic 1505int_delay=1000000 1506int_num=44 1507is_mouse=false 1508p_state_clk_gate_bins=20 1509p_state_clk_gate_max=1000000000000 1510p_state_clk_gate_min=1000 1511pio_addr=470155264 1512pio_latency=100000 1513power_model=Null 1514system=system 1515vnc=system.vncserver 1516pio=system.iobus.master[7] 1517 1518[system.realview.kmi1] 1519type=Pl050 1520amba_id=1314896 1521clk_domain=system.clk_domain 1522default_p_state=UNDEFINED 1523eventq_index=0 1524gic=system.realview.gic 1525int_delay=1000000 1526int_num=45 1527is_mouse=true 1528p_state_clk_gate_bins=20 1529p_state_clk_gate_max=1000000000000 1530p_state_clk_gate_min=1000 1531pio_addr=470220800 1532pio_latency=100000 1533power_model=Null 1534system=system 1535vnc=system.vncserver 1536pio=system.iobus.master[8] 1537 1538[system.realview.l2x0_fake] 1539type=IsaFake 1540clk_domain=system.clk_domain 1541default_p_state=UNDEFINED 1542eventq_index=0 1543fake_mem=false 1544p_state_clk_gate_bins=20 1545p_state_clk_gate_max=1000000000000 1546p_state_clk_gate_min=1000 1547pio_addr=739246080 1548pio_latency=100000 1549pio_size=4095 1550power_model=Null 1551ret_bad_addr=false 1552ret_data16=65535 1553ret_data32=4294967295 1554ret_data64=18446744073709551615 1555ret_data8=255 1556system=system 1557update_data=false 1558warn_access= 1559pio=system.iobus.master[12] 1560 1561[system.realview.lan_fake] 1562type=IsaFake 1563clk_domain=system.clk_domain 1564default_p_state=UNDEFINED 1565eventq_index=0 1566fake_mem=false 1567p_state_clk_gate_bins=20 1568p_state_clk_gate_max=1000000000000 1569p_state_clk_gate_min=1000 1570pio_addr=436207616 1571pio_latency=100000 1572pio_size=65535 1573power_model=Null 1574ret_bad_addr=false 1575ret_data16=65535 1576ret_data32=4294967295 1577ret_data64=18446744073709551615 1578ret_data8=255 1579system=system 1580update_data=false 1581warn_access= 1582pio=system.iobus.master[19] 1583 1584[system.realview.local_cpu_timer] 1585type=CpuLocalTimer 1586clk_domain=system.clk_domain 1587default_p_state=UNDEFINED 1588eventq_index=0 1589gic=system.realview.gic 1590int_num_timer=29 1591int_num_watchdog=30 1592p_state_clk_gate_bins=20 1593p_state_clk_gate_max=1000000000000 1594p_state_clk_gate_min=1000 1595pio_addr=738721792 1596pio_latency=100000 1597power_model=Null 1598system=system 1599pio=system.membus.master[4] 1600 1601[system.realview.mcc] 1602type=SubSystem 1603children=osc_clcd osc_mcc osc_peripheral osc_system_bus temp_crtl 1604eventq_index=0 1605thermal_domain=Null 1606 1607[system.realview.mcc.osc_clcd] 1608type=RealViewOsc 1609dcc=0 1610device=1 1611eventq_index=0 1612freq=42105 1613parent=system.realview.realview_io 1614position=0 1615site=0 1616voltage_domain=system.voltage_domain 1617 1618[system.realview.mcc.osc_mcc] 1619type=RealViewOsc 1620dcc=0 1621device=0 1622eventq_index=0 1623freq=20000 1624parent=system.realview.realview_io 1625position=0 1626site=0 1627voltage_domain=system.voltage_domain 1628 1629[system.realview.mcc.osc_peripheral] 1630type=RealViewOsc 1631dcc=0 1632device=2 1633eventq_index=0 1634freq=41667 1635parent=system.realview.realview_io 1636position=0 1637site=0 1638voltage_domain=system.voltage_domain 1639 1640[system.realview.mcc.osc_system_bus] 1641type=RealViewOsc 1642dcc=0 1643device=4 1644eventq_index=0 1645freq=41667 1646parent=system.realview.realview_io 1647position=0 1648site=0 1649voltage_domain=system.voltage_domain 1650 1651[system.realview.mcc.temp_crtl] 1652type=RealViewTemperatureSensor 1653dcc=0 1654device=0 1655eventq_index=0 1656parent=system.realview.realview_io 1657position=0 1658site=0 1659system=system 1660 1661[system.realview.mmc_fake] 1662type=AmbaFake 1663amba_id=0 1664clk_domain=system.clk_domain 1665default_p_state=UNDEFINED 1666eventq_index=0 1667ignore_access=false 1668p_state_clk_gate_bins=20 1669p_state_clk_gate_max=1000000000000 1670p_state_clk_gate_min=1000 1671pio_addr=470089728 1672pio_latency=100000 1673power_model=Null 1674system=system 1675pio=system.iobus.master[21] 1676 1677[system.realview.nvmem] 1678type=SimpleMemory 1679bandwidth=73.000000 1680clk_domain=system.clk_domain 1681conf_table_reported=false 1682default_p_state=UNDEFINED 1683eventq_index=0 1684in_addr_map=true 1685kvm_map=true 1686latency=30000 1687latency_var=0 1688null=false 1689p_state_clk_gate_bins=20 1690p_state_clk_gate_max=1000000000000 1691p_state_clk_gate_min=1000 1692power_model=Null 1693range=0:67108863:0:0:0:0 1694port=system.membus.master[1] 1695 1696[system.realview.pci_host] 1697type=GenericPciHost 1698clk_domain=system.clk_domain 1699conf_base=805306368 1700conf_device_bits=16 1701conf_size=268435456 1702default_p_state=UNDEFINED 1703eventq_index=0 1704p_state_clk_gate_bins=20 1705p_state_clk_gate_max=1000000000000 1706p_state_clk_gate_min=1000 1707pci_dma_base=0 1708pci_mem_base=0 1709pci_pio_base=0 1710platform=system.realview 1711power_model=Null 1712system=system 1713pio=system.iobus.master[2] 1714 1715[system.realview.realview_io] 1716type=RealViewCtrl 1717clk_domain=system.clk_domain 1718default_p_state=UNDEFINED 1719eventq_index=0 1720idreg=35979264 1721p_state_clk_gate_bins=20 1722p_state_clk_gate_max=1000000000000 1723p_state_clk_gate_min=1000 1724pio_addr=469827584 1725pio_latency=100000 1726power_model=Null 1727proc_id0=335544320 1728proc_id1=335544320 1729system=system 1730pio=system.iobus.master[1] 1731 1732[system.realview.rtc] 1733type=PL031 1734amba_id=3412017 1735clk_domain=system.clk_domain 1736default_p_state=UNDEFINED 1737eventq_index=0 1738gic=system.realview.gic 1739int_delay=100000 1740int_num=36 1741p_state_clk_gate_bins=20 1742p_state_clk_gate_max=1000000000000 1743p_state_clk_gate_min=1000 1744pio_addr=471269376 1745pio_latency=100000 1746power_model=Null 1747system=system 1748time=Thu Jan 1 00:00:00 2009 1749pio=system.iobus.master[10] 1750 1751[system.realview.sp810_fake] 1752type=AmbaFake 1753amba_id=0 1754clk_domain=system.clk_domain 1755default_p_state=UNDEFINED 1756eventq_index=0 1757ignore_access=true 1758p_state_clk_gate_bins=20 1759p_state_clk_gate_max=1000000000000 1760p_state_clk_gate_min=1000 1761pio_addr=469893120 1762pio_latency=100000 1763power_model=Null 1764system=system 1765pio=system.iobus.master[16] 1766 1767[system.realview.timer0] 1768type=Sp804 1769amba_id=1316868 1770clk_domain=system.clk_domain 1771clock0=1000000 1772clock1=1000000 1773default_p_state=UNDEFINED 1774eventq_index=0 1775gic=system.realview.gic 1776int_num0=34 1777int_num1=34 1778p_state_clk_gate_bins=20 1779p_state_clk_gate_max=1000000000000 1780p_state_clk_gate_min=1000 1781pio_addr=470876160 1782pio_latency=100000 1783power_model=Null 1784system=system 1785pio=system.iobus.master[3] 1786 1787[system.realview.timer1] 1788type=Sp804 1789amba_id=1316868 1790clk_domain=system.clk_domain 1791clock0=1000000 1792clock1=1000000 1793default_p_state=UNDEFINED 1794eventq_index=0 1795gic=system.realview.gic 1796int_num0=35 1797int_num1=35 1798p_state_clk_gate_bins=20 1799p_state_clk_gate_max=1000000000000 1800p_state_clk_gate_min=1000 1801pio_addr=470941696 1802pio_latency=100000 1803power_model=Null 1804system=system 1805pio=system.iobus.master[4] 1806 1807[system.realview.uart] 1808type=Pl011 1809clk_domain=system.clk_domain 1810default_p_state=UNDEFINED 1811end_on_eot=false 1812eventq_index=0 1813gic=system.realview.gic 1814int_delay=100000 1815int_num=37 1816p_state_clk_gate_bins=20 1817p_state_clk_gate_max=1000000000000 1818p_state_clk_gate_min=1000 1819pio_addr=470351872 1820pio_latency=100000 1821platform=system.realview 1822power_model=Null 1823system=system 1824terminal=system.terminal 1825pio=system.iobus.master[0] 1826 1827[system.realview.uart1_fake] 1828type=AmbaFake 1829amba_id=0 1830clk_domain=system.clk_domain 1831default_p_state=UNDEFINED 1832eventq_index=0 1833ignore_access=false 1834p_state_clk_gate_bins=20 1835p_state_clk_gate_max=1000000000000 1836p_state_clk_gate_min=1000 1837pio_addr=470417408 1838pio_latency=100000 1839power_model=Null 1840system=system 1841pio=system.iobus.master[13] 1842 1843[system.realview.uart2_fake] 1844type=AmbaFake 1845amba_id=0 1846clk_domain=system.clk_domain 1847default_p_state=UNDEFINED 1848eventq_index=0 1849ignore_access=false 1850p_state_clk_gate_bins=20 1851p_state_clk_gate_max=1000000000000 1852p_state_clk_gate_min=1000 1853pio_addr=470482944 1854pio_latency=100000 1855power_model=Null 1856system=system 1857pio=system.iobus.master[14] 1858 1859[system.realview.uart3_fake] 1860type=AmbaFake 1861amba_id=0 1862clk_domain=system.clk_domain 1863default_p_state=UNDEFINED 1864eventq_index=0 1865ignore_access=false 1866p_state_clk_gate_bins=20 1867p_state_clk_gate_max=1000000000000 1868p_state_clk_gate_min=1000 1869pio_addr=470548480 1870pio_latency=100000 1871power_model=Null 1872system=system 1873pio=system.iobus.master[15] 1874 1875[system.realview.usb_fake] 1876type=IsaFake 1877clk_domain=system.clk_domain 1878default_p_state=UNDEFINED 1879eventq_index=0 1880fake_mem=false 1881p_state_clk_gate_bins=20 1882p_state_clk_gate_max=1000000000000 1883p_state_clk_gate_min=1000 1884pio_addr=452984832 1885pio_latency=100000 1886pio_size=131071 1887power_model=Null 1888ret_bad_addr=false 1889ret_data16=65535 1890ret_data32=4294967295 1891ret_data64=18446744073709551615 1892ret_data8=255 1893system=system 1894update_data=false 1895warn_access= 1896pio=system.iobus.master[20] 1897 1898[system.realview.vgic] 1899type=VGic 1900clk_domain=system.clk_domain 1901default_p_state=UNDEFINED 1902eventq_index=0 1903gic=system.realview.gic 1904hv_addr=738213888 1905p_state_clk_gate_bins=20 1906p_state_clk_gate_max=1000000000000 1907p_state_clk_gate_min=1000 1908pio_delay=10000 1909platform=system.realview 1910power_model=Null 1911ppint=25 1912system=system 1913vcpu_addr=738222080 1914pio=system.membus.master[3] 1915 1916[system.realview.vram] 1917type=SimpleMemory 1918bandwidth=73.000000 1919clk_domain=system.clk_domain 1920conf_table_reported=false 1921default_p_state=UNDEFINED 1922eventq_index=0 1923in_addr_map=true 1924kvm_map=true 1925latency=30000 1926latency_var=0 1927null=false 1928p_state_clk_gate_bins=20 1929p_state_clk_gate_max=1000000000000 1930p_state_clk_gate_min=1000 1931power_model=Null 1932range=402653184:436207615:0:0:0:0 1933port=system.iobus.master[11] 1934 1935[system.realview.watchdog_fake] 1936type=AmbaFake 1937amba_id=0 1938clk_domain=system.clk_domain 1939default_p_state=UNDEFINED 1940eventq_index=0 1941ignore_access=false 1942p_state_clk_gate_bins=20 1943p_state_clk_gate_max=1000000000000 1944p_state_clk_gate_min=1000 1945pio_addr=470745088 1946pio_latency=100000 1947power_model=Null 1948system=system 1949pio=system.iobus.master[17] 1950 1951[system.terminal] 1952type=Terminal 1953eventq_index=0 1954intr_control=system.intrctrl 1955number=0 1956output=true 1957port=3456 1958 1959[system.vncserver] 1960type=VncServer 1961eventq_index=0 1962frame_capture=false 1963number=0 1964port=5900 1965 1966[system.voltage_domain] 1967type=VoltageDomain 1968eventq_index=0 1969voltage=1.000000 1970	918 919[system.membus] 920type=CoherentXBar 921children=badaddr_responder snoop_filter 922clk_domain=system.clk_domain 923default_p_state=UNDEFINED 924eventq_index=0 925forward_latency=4 926frontend_latency=3 927p_state_clk_gate_bins=20 928p_state_clk_gate_max=1000000000000 929p_state_clk_gate_min=1000 930point_of_coherency=true 931power_model=Null 932response_latency=2 933snoop_filter=system.membus.snoop_filter 934snoop_response_latency=4 935system=system 936use_default_range=false 937width=16 938default=system.membus.badaddr_responder.pio 939master=system.bridge.slave system.realview.nvmem.port system.realview.gic.pio system.realview.vgic.pio system.realview.local_cpu_timer.pio system.physmem.port 940slave=system.realview.hdlcd.dma system.system_port system.cpu.l2cache.mem_side system.iocache.mem_side 941 942[system.membus.badaddr_responder] 943type=IsaFake 944clk_domain=system.clk_domain 945default_p_state=UNDEFINED 946eventq_index=0 947fake_mem=false 948p_state_clk_gate_bins=20 949p_state_clk_gate_max=1000000000000 950p_state_clk_gate_min=1000 951pio_addr=0 952pio_latency=100000 953pio_size=8 954power_model=Null 955ret_bad_addr=true 956ret_data16=65535 957ret_data32=4294967295 958ret_data64=18446744073709551615 959ret_data8=255 960system=system 961update_data=false 962warn_access=warn 963pio=system.membus.default 964 965[system.membus.snoop_filter] 966type=SnoopFilter 967eventq_index=0 968lookup_latency=1 969max_capacity=8388608 970system=system 971 972[system.physmem] 973type=DRAMCtrl 974IDD0=0.055000 975IDD02=0.000000 976IDD2N=0.032000 977IDD2N2=0.000000 978IDD2P0=0.000000 979IDD2P02=0.000000 980IDD2P1=0.032000 981IDD2P12=0.000000 982IDD3N=0.038000 983IDD3N2=0.000000 984IDD3P0=0.000000 985IDD3P02=0.000000 986IDD3P1=0.038000 987IDD3P12=0.000000 988IDD4R=0.157000 989IDD4R2=0.000000 990IDD4W=0.125000 991IDD4W2=0.000000 992IDD5=0.235000 993IDD52=0.000000 994IDD6=0.020000 995IDD62=0.000000 996VDD=1.500000 997VDD2=0.000000 998activation_limit=4 999addr_mapping=RoRaBaCoCh 1000bank_groups_per_rank=0 1001banks_per_rank=8 1002burst_length=8 1003channels=1 1004clk_domain=system.clk_domain 1005conf_table_reported=true 1006default_p_state=UNDEFINED 1007device_bus_width=8 1008device_rowbuffer_size=1024 1009device_size=536870912 1010devices_per_rank=8 1011dll=true 1012eventq_index=0 1013in_addr_map=true 1014kvm_map=true 1015max_accesses_per_row=16 1016mem_sched_policy=frfcfs 1017min_writes_per_switch=16 1018null=false 1019p_state_clk_gate_bins=20 1020p_state_clk_gate_max=1000000000000 1021p_state_clk_gate_min=1000 1022page_policy=open_adaptive 1023power_model=Null 1024range=2147483648:2415919103:0:0:0:0 1025ranks_per_channel=2 1026read_buffer_size=32 1027static_backend_latency=10000 1028static_frontend_latency=10000 1029tBURST=5000 1030tCCD_L=0 1031tCK=1250 1032tCL=13750 1033tCS=2500 1034tRAS=35000 1035tRCD=13750 1036tREFI=7800000 1037tRFC=260000 1038tRP=13750 1039tRRD=6000 1040tRRD_L=0 1041tRTP=7500 1042tRTW=2500 1043tWR=15000 1044tWTR=7500 1045tXAW=30000 1046tXP=6000 1047tXPDLL=0 1048tXS=270000 1049tXSDLL=0 1050write_buffer_size=64 1051write_high_thresh_perc=85 1052write_low_thresh_perc=50 1053port=system.membus.master[5] 1054 1055[system.realview] 1056type=RealView 1057children=aaci_fake cf_ctrl clcd dcc energy_ctrl ethernet generic_timer gic hdlcd ide kmi0 kmi1 l2x0_fake lan_fake local_cpu_timer mcc mmc_fake nvmem pci_host realview_io rtc sp810_fake timer0 timer1 uart uart1_fake uart2_fake uart3_fake usb_fake vgic vram watchdog_fake 1058eventq_index=0 1059intrctrl=system.intrctrl 1060system=system 1061 1062[system.realview.aaci_fake] 1063type=AmbaFake 1064amba_id=0 1065clk_domain=system.clk_domain 1066default_p_state=UNDEFINED 1067eventq_index=0 1068ignore_access=false 1069p_state_clk_gate_bins=20 1070p_state_clk_gate_max=1000000000000 1071p_state_clk_gate_min=1000 1072pio_addr=470024192 1073pio_latency=100000 1074power_model=Null 1075system=system 1076pio=system.iobus.master[18] 1077 1078[system.realview.cf_ctrl] 1079type=IdeController 1080BAR0=471465984 1081BAR0LegacyIO=true 1082BAR0Size=256 1083BAR1=471466240 1084BAR1LegacyIO=true 1085BAR1Size=4096 1086BAR2=1 1087BAR2LegacyIO=false 1088BAR2Size=8 1089BAR3=1 1090BAR3LegacyIO=false 1091BAR3Size=4 1092BAR4=1 1093BAR4LegacyIO=false 1094BAR4Size=16 1095BAR5=1 1096BAR5LegacyIO=false 1097BAR5Size=0 1098BIST=0 1099CacheLineSize=0 1100CapabilityPtr=0 1101CardbusCIS=0 1102ClassCode=1 1103Command=1 1104DeviceID=28945 1105ExpansionROM=0 1106HeaderType=0 1107InterruptLine=31 1108InterruptPin=1 1109LatencyTimer=0 1110LegacyIOBase=0 1111MSICAPBaseOffset=0 1112MSICAPCapId=0 1113MSICAPMaskBits=0 1114MSICAPMsgAddr=0 1115MSICAPMsgCtrl=0 1116MSICAPMsgData=0 1117MSICAPMsgUpperAddr=0 1118MSICAPNextCapability=0 1119MSICAPPendingBits=0 1120MSIXCAPBaseOffset=0 1121MSIXCAPCapId=0 1122MSIXCAPNextCapability=0 1123MSIXMsgCtrl=0 1124MSIXPbaOffset=0 1125MSIXTableOffset=0 1126MaximumLatency=0 1127MinimumGrant=0 1128PMCAPBaseOffset=0 1129PMCAPCapId=0 1130PMCAPCapabilities=0 1131PMCAPCtrlStatus=0 1132PMCAPNextCapability=0 1133PXCAPBaseOffset=0 1134PXCAPCapId=0 1135PXCAPCapabilities=0 1136PXCAPDevCap2=0 1137PXCAPDevCapabilities=0 1138PXCAPDevCtrl=0 1139PXCAPDevCtrl2=0 1140PXCAPDevStatus=0 1141PXCAPLinkCap=0 1142PXCAPLinkCtrl=0 1143PXCAPLinkStatus=0 1144PXCAPNextCapability=0 1145ProgIF=133 1146Revision=0 1147Status=640 1148SubClassCode=1 1149SubsystemID=0 1150SubsystemVendorID=0 1151VendorID=32902 1152clk_domain=system.clk_domain 1153config_latency=20000 1154ctrl_offset=2 1155default_p_state=UNDEFINED 1156disks= 1157eventq_index=0 1158host=system.realview.pci_host 1159io_shift=2 1160p_state_clk_gate_bins=20 1161p_state_clk_gate_max=1000000000000 1162p_state_clk_gate_min=1000 1163pci_bus=2 1164pci_dev=0 1165pci_func=0 1166pio_latency=30000 1167power_model=Null 1168system=system 1169dma=system.iobus.slave[2] 1170pio=system.iobus.master[9] 1171 1172[system.realview.clcd] 1173type=Pl111 1174amba_id=1315089 1175clk_domain=system.clk_domain 1176default_p_state=UNDEFINED 1177enable_capture=true 1178eventq_index=0 1179gic=system.realview.gic 1180int_num=46 1181p_state_clk_gate_bins=20 1182p_state_clk_gate_max=1000000000000 1183p_state_clk_gate_min=1000 1184pio_addr=471793664 1185pio_latency=10000 1186pixel_clock=41667 1187power_model=Null 1188system=system 1189vnc=system.vncserver 1190dma=system.iobus.slave[1] 1191pio=system.iobus.master[5] 1192 1193[system.realview.dcc] 1194type=SubSystem 1195children=osc_cpu osc_ddr osc_hsbm osc_pxl osc_smb osc_sys 1196eventq_index=0 1197thermal_domain=Null 1198 1199[system.realview.dcc.osc_cpu] 1200type=RealViewOsc 1201dcc=0 1202device=0 1203eventq_index=0 1204freq=16667 1205parent=system.realview.realview_io 1206position=0 1207site=1 1208voltage_domain=system.voltage_domain 1209 1210[system.realview.dcc.osc_ddr] 1211type=RealViewOsc 1212dcc=0 1213device=8 1214eventq_index=0 1215freq=25000 1216parent=system.realview.realview_io 1217position=0 1218site=1 1219voltage_domain=system.voltage_domain 1220 1221[system.realview.dcc.osc_hsbm] 1222type=RealViewOsc 1223dcc=0 1224device=4 1225eventq_index=0 1226freq=25000 1227parent=system.realview.realview_io 1228position=0 1229site=1 1230voltage_domain=system.voltage_domain 1231 1232[system.realview.dcc.osc_pxl] 1233type=RealViewOsc 1234dcc=0 1235device=5 1236eventq_index=0 1237freq=42105 1238parent=system.realview.realview_io 1239position=0 1240site=1 1241voltage_domain=system.voltage_domain 1242 1243[system.realview.dcc.osc_smb] 1244type=RealViewOsc 1245dcc=0 1246device=6 1247eventq_index=0 1248freq=20000 1249parent=system.realview.realview_io 1250position=0 1251site=1 1252voltage_domain=system.voltage_domain 1253 1254[system.realview.dcc.osc_sys] 1255type=RealViewOsc 1256dcc=0 1257device=7 1258eventq_index=0 1259freq=16667 1260parent=system.realview.realview_io 1261position=0 1262site=1 1263voltage_domain=system.voltage_domain 1264 1265[system.realview.energy_ctrl] 1266type=EnergyCtrl 1267clk_domain=system.clk_domain 1268default_p_state=UNDEFINED 1269dvfs_handler=system.dvfs_handler 1270eventq_index=0 1271p_state_clk_gate_bins=20 1272p_state_clk_gate_max=1000000000000 1273p_state_clk_gate_min=1000 1274pio_addr=470286336 1275pio_latency=100000 1276power_model=Null 1277system=system 1278pio=system.iobus.master[22] 1279 1280[system.realview.ethernet] 1281type=IGbE 1282BAR0=0 1283BAR0LegacyIO=false 1284BAR0Size=131072 1285BAR1=0 1286BAR1LegacyIO=false 1287BAR1Size=0 1288BAR2=0 1289BAR2LegacyIO=false 1290BAR2Size=0 1291BAR3=0 1292BAR3LegacyIO=false 1293BAR3Size=0 1294BAR4=0 1295BAR4LegacyIO=false 1296BAR4Size=0 1297BAR5=0 1298BAR5LegacyIO=false 1299BAR5Size=0 1300BIST=0 1301CacheLineSize=0 1302CapabilityPtr=0 1303CardbusCIS=0 1304ClassCode=2 1305Command=0 1306DeviceID=4213 1307ExpansionROM=0 1308HeaderType=0 1309InterruptLine=1 1310InterruptPin=1 1311LatencyTimer=0 1312LegacyIOBase=0 1313MSICAPBaseOffset=0 1314MSICAPCapId=0 1315MSICAPMaskBits=0 1316MSICAPMsgAddr=0 1317MSICAPMsgCtrl=0 1318MSICAPMsgData=0 1319MSICAPMsgUpperAddr=0 1320MSICAPNextCapability=0 1321MSICAPPendingBits=0 1322MSIXCAPBaseOffset=0 1323MSIXCAPCapId=0 1324MSIXCAPNextCapability=0 1325MSIXMsgCtrl=0 1326MSIXPbaOffset=0 1327MSIXTableOffset=0 1328MaximumLatency=0 1329MinimumGrant=255 1330PMCAPBaseOffset=0 1331PMCAPCapId=0 1332PMCAPCapabilities=0 1333PMCAPCtrlStatus=0 1334PMCAPNextCapability=0 1335PXCAPBaseOffset=0 1336PXCAPCapId=0 1337PXCAPCapabilities=0 1338PXCAPDevCap2=0 1339PXCAPDevCapabilities=0 1340PXCAPDevCtrl=0 1341PXCAPDevCtrl2=0 1342PXCAPDevStatus=0 1343PXCAPLinkCap=0 1344PXCAPLinkCtrl=0 1345PXCAPLinkStatus=0 1346PXCAPNextCapability=0 1347ProgIF=0 1348Revision=0 1349Status=0 1350SubClassCode=0 1351SubsystemID=4104 1352SubsystemVendorID=32902 1353VendorID=32902 1354clk_domain=system.clk_domain 1355config_latency=20000 1356default_p_state=UNDEFINED 1357eventq_index=0 1358fetch_comp_delay=10000 1359fetch_delay=10000 1360hardware_address=00:90:00:00:00:01 1361host=system.realview.pci_host 1362p_state_clk_gate_bins=20 1363p_state_clk_gate_max=1000000000000 1364p_state_clk_gate_min=1000 1365pci_bus=0 1366pci_dev=0 1367pci_func=0 1368phy_epid=896 1369phy_pid=680 1370pio_latency=30000 1371power_model=Null 1372rx_desc_cache_size=64 1373rx_fifo_size=393216 1374rx_write_delay=0 1375system=system 1376tx_desc_cache_size=64 1377tx_fifo_size=393216 1378tx_read_delay=0 1379wb_comp_delay=10000 1380wb_delay=10000 1381dma=system.iobus.slave[4] 1382pio=system.iobus.master[24] 1383 1384[system.realview.generic_timer] 1385type=GenericTimer 1386eventq_index=0 1387gic=system.realview.gic 1388int_phys=29 1389int_virt=27 1390system=system 1391 1392[system.realview.gic] 1393type=Pl390 1394clk_domain=system.clk_domain 1395cpu_addr=738205696 1396cpu_pio_delay=10000 1397default_p_state=UNDEFINED 1398dist_addr=738201600 1399dist_pio_delay=10000 1400eventq_index=0 1401gem5_extensions=false 1402int_latency=10000 1403it_lines=128 1404p_state_clk_gate_bins=20 1405p_state_clk_gate_max=1000000000000 1406p_state_clk_gate_min=1000 1407platform=system.realview 1408power_model=Null 1409system=system 1410pio=system.membus.master[2] 1411 1412[system.realview.hdlcd] 1413type=HDLcd 1414amba_id=1314816 1415clk_domain=system.clk_domain 1416default_p_state=UNDEFINED 1417enable_capture=true 1418eventq_index=0 1419gic=system.realview.gic 1420int_num=117 1421p_state_clk_gate_bins=20 1422p_state_clk_gate_max=1000000000000 1423p_state_clk_gate_min=1000 1424pio_addr=721420288 1425pio_latency=10000 1426pixel_buffer_size=2048 1427pixel_chunk=32 1428power_model=Null 1429pxl_clk=system.realview.dcc.osc_pxl 1430system=system 1431vnc=system.vncserver 1432workaround_dma_line_count=true 1433workaround_swap_rb=true 1434dma=system.membus.slave[0] 1435pio=system.iobus.master[6] 1436 1437[system.realview.ide] 1438type=IdeController 1439BAR0=1 1440BAR0LegacyIO=false 1441BAR0Size=8 1442BAR1=1 1443BAR1LegacyIO=false 1444BAR1Size=4 1445BAR2=1 1446BAR2LegacyIO=false 1447BAR2Size=8 1448BAR3=1 1449BAR3LegacyIO=false 1450BAR3Size=4 1451BAR4=1 1452BAR4LegacyIO=false 1453BAR4Size=16 1454BAR5=1 1455BAR5LegacyIO=false 1456BAR5Size=0 1457BIST=0 1458CacheLineSize=0 1459CapabilityPtr=0 1460CardbusCIS=0 1461ClassCode=1 1462Command=0 1463DeviceID=28945 1464ExpansionROM=0 1465HeaderType=0 1466InterruptLine=2 1467InterruptPin=2 1468LatencyTimer=0 1469LegacyIOBase=0 1470MSICAPBaseOffset=0 1471MSICAPCapId=0 1472MSICAPMaskBits=0 1473MSICAPMsgAddr=0 1474MSICAPMsgCtrl=0 1475MSICAPMsgData=0 1476MSICAPMsgUpperAddr=0 1477MSICAPNextCapability=0 1478MSICAPPendingBits=0 1479MSIXCAPBaseOffset=0 1480MSIXCAPCapId=0 1481MSIXCAPNextCapability=0 1482MSIXMsgCtrl=0 1483MSIXPbaOffset=0 1484MSIXTableOffset=0 1485MaximumLatency=0 1486MinimumGrant=0 1487PMCAPBaseOffset=0 1488PMCAPCapId=0 1489PMCAPCapabilities=0 1490PMCAPCtrlStatus=0 1491PMCAPNextCapability=0 1492PXCAPBaseOffset=0 1493PXCAPCapId=0 1494PXCAPCapabilities=0 1495PXCAPDevCap2=0 1496PXCAPDevCapabilities=0 1497PXCAPDevCtrl=0 1498PXCAPDevCtrl2=0 1499PXCAPDevStatus=0 1500PXCAPLinkCap=0 1501PXCAPLinkCtrl=0 1502PXCAPLinkStatus=0 1503PXCAPNextCapability=0 1504ProgIF=133 1505Revision=0 1506Status=640 1507SubClassCode=1 1508SubsystemID=0 1509SubsystemVendorID=0 1510VendorID=32902 1511clk_domain=system.clk_domain 1512config_latency=20000 1513ctrl_offset=0 1514default_p_state=UNDEFINED 1515disks=system.cf0 1516eventq_index=0 1517host=system.realview.pci_host 1518io_shift=0 1519p_state_clk_gate_bins=20 1520p_state_clk_gate_max=1000000000000 1521p_state_clk_gate_min=1000 1522pci_bus=0 1523pci_dev=1 1524pci_func=0 1525pio_latency=30000 1526power_model=Null 1527system=system 1528dma=system.iobus.slave[3] 1529pio=system.iobus.master[23] 1530 1531[system.realview.kmi0] 1532type=Pl050 1533amba_id=1314896 1534clk_domain=system.clk_domain 1535default_p_state=UNDEFINED 1536eventq_index=0 1537gic=system.realview.gic 1538int_delay=1000000 1539int_num=44 1540is_mouse=false 1541p_state_clk_gate_bins=20 1542p_state_clk_gate_max=1000000000000 1543p_state_clk_gate_min=1000 1544pio_addr=470155264 1545pio_latency=100000 1546power_model=Null 1547system=system 1548vnc=system.vncserver 1549pio=system.iobus.master[7] 1550 1551[system.realview.kmi1] 1552type=Pl050 1553amba_id=1314896 1554clk_domain=system.clk_domain 1555default_p_state=UNDEFINED 1556eventq_index=0 1557gic=system.realview.gic 1558int_delay=1000000 1559int_num=45 1560is_mouse=true 1561p_state_clk_gate_bins=20 1562p_state_clk_gate_max=1000000000000 1563p_state_clk_gate_min=1000 1564pio_addr=470220800 1565pio_latency=100000 1566power_model=Null 1567system=system 1568vnc=system.vncserver 1569pio=system.iobus.master[8] 1570 1571[system.realview.l2x0_fake] 1572type=IsaFake 1573clk_domain=system.clk_domain 1574default_p_state=UNDEFINED 1575eventq_index=0 1576fake_mem=false 1577p_state_clk_gate_bins=20 1578p_state_clk_gate_max=1000000000000 1579p_state_clk_gate_min=1000 1580pio_addr=739246080 1581pio_latency=100000 1582pio_size=4095 1583power_model=Null 1584ret_bad_addr=false 1585ret_data16=65535 1586ret_data32=4294967295 1587ret_data64=18446744073709551615 1588ret_data8=255 1589system=system 1590update_data=false 1591warn_access= 1592pio=system.iobus.master[12] 1593 1594[system.realview.lan_fake] 1595type=IsaFake 1596clk_domain=system.clk_domain 1597default_p_state=UNDEFINED 1598eventq_index=0 1599fake_mem=false 1600p_state_clk_gate_bins=20 1601p_state_clk_gate_max=1000000000000 1602p_state_clk_gate_min=1000 1603pio_addr=436207616 1604pio_latency=100000 1605pio_size=65535 1606power_model=Null 1607ret_bad_addr=false 1608ret_data16=65535 1609ret_data32=4294967295 1610ret_data64=18446744073709551615 1611ret_data8=255 1612system=system 1613update_data=false 1614warn_access= 1615pio=system.iobus.master[19] 1616 1617[system.realview.local_cpu_timer] 1618type=CpuLocalTimer 1619clk_domain=system.clk_domain 1620default_p_state=UNDEFINED 1621eventq_index=0 1622gic=system.realview.gic 1623int_num_timer=29 1624int_num_watchdog=30 1625p_state_clk_gate_bins=20 1626p_state_clk_gate_max=1000000000000 1627p_state_clk_gate_min=1000 1628pio_addr=738721792 1629pio_latency=100000 1630power_model=Null 1631system=system 1632pio=system.membus.master[4] 1633 1634[system.realview.mcc] 1635type=SubSystem 1636children=osc_clcd osc_mcc osc_peripheral osc_system_bus temp_crtl 1637eventq_index=0 1638thermal_domain=Null 1639 1640[system.realview.mcc.osc_clcd] 1641type=RealViewOsc 1642dcc=0 1643device=1 1644eventq_index=0 1645freq=42105 1646parent=system.realview.realview_io 1647position=0 1648site=0 1649voltage_domain=system.voltage_domain 1650 1651[system.realview.mcc.osc_mcc] 1652type=RealViewOsc 1653dcc=0 1654device=0 1655eventq_index=0 1656freq=20000 1657parent=system.realview.realview_io 1658position=0 1659site=0 1660voltage_domain=system.voltage_domain 1661 1662[system.realview.mcc.osc_peripheral] 1663type=RealViewOsc 1664dcc=0 1665device=2 1666eventq_index=0 1667freq=41667 1668parent=system.realview.realview_io 1669position=0 1670site=0 1671voltage_domain=system.voltage_domain 1672 1673[system.realview.mcc.osc_system_bus] 1674type=RealViewOsc 1675dcc=0 1676device=4 1677eventq_index=0 1678freq=41667 1679parent=system.realview.realview_io 1680position=0 1681site=0 1682voltage_domain=system.voltage_domain 1683 1684[system.realview.mcc.temp_crtl] 1685type=RealViewTemperatureSensor 1686dcc=0 1687device=0 1688eventq_index=0 1689parent=system.realview.realview_io 1690position=0 1691site=0 1692system=system 1693 1694[system.realview.mmc_fake] 1695type=AmbaFake 1696amba_id=0 1697clk_domain=system.clk_domain 1698default_p_state=UNDEFINED 1699eventq_index=0 1700ignore_access=false 1701p_state_clk_gate_bins=20 1702p_state_clk_gate_max=1000000000000 1703p_state_clk_gate_min=1000 1704pio_addr=470089728 1705pio_latency=100000 1706power_model=Null 1707system=system 1708pio=system.iobus.master[21] 1709 1710[system.realview.nvmem] 1711type=SimpleMemory 1712bandwidth=73.000000 1713clk_domain=system.clk_domain 1714conf_table_reported=false 1715default_p_state=UNDEFINED 1716eventq_index=0 1717in_addr_map=true 1718kvm_map=true 1719latency=30000 1720latency_var=0 1721null=false 1722p_state_clk_gate_bins=20 1723p_state_clk_gate_max=1000000000000 1724p_state_clk_gate_min=1000 1725power_model=Null 1726range=0:67108863:0:0:0:0 1727port=system.membus.master[1] 1728 1729[system.realview.pci_host] 1730type=GenericPciHost 1731clk_domain=system.clk_domain 1732conf_base=805306368 1733conf_device_bits=16 1734conf_size=268435456 1735default_p_state=UNDEFINED 1736eventq_index=0 1737p_state_clk_gate_bins=20 1738p_state_clk_gate_max=1000000000000 1739p_state_clk_gate_min=1000 1740pci_dma_base=0 1741pci_mem_base=0 1742pci_pio_base=0 1743platform=system.realview 1744power_model=Null 1745system=system 1746pio=system.iobus.master[2] 1747 1748[system.realview.realview_io] 1749type=RealViewCtrl 1750clk_domain=system.clk_domain 1751default_p_state=UNDEFINED 1752eventq_index=0 1753idreg=35979264 1754p_state_clk_gate_bins=20 1755p_state_clk_gate_max=1000000000000 1756p_state_clk_gate_min=1000 1757pio_addr=469827584 1758pio_latency=100000 1759power_model=Null 1760proc_id0=335544320 1761proc_id1=335544320 1762system=system 1763pio=system.iobus.master[1] 1764 1765[system.realview.rtc] 1766type=PL031 1767amba_id=3412017 1768clk_domain=system.clk_domain 1769default_p_state=UNDEFINED 1770eventq_index=0 1771gic=system.realview.gic 1772int_delay=100000 1773int_num=36 1774p_state_clk_gate_bins=20 1775p_state_clk_gate_max=1000000000000 1776p_state_clk_gate_min=1000 1777pio_addr=471269376 1778pio_latency=100000 1779power_model=Null 1780system=system 1781time=Thu Jan 1 00:00:00 2009 1782pio=system.iobus.master[10] 1783 1784[system.realview.sp810_fake] 1785type=AmbaFake 1786amba_id=0 1787clk_domain=system.clk_domain 1788default_p_state=UNDEFINED 1789eventq_index=0 1790ignore_access=true 1791p_state_clk_gate_bins=20 1792p_state_clk_gate_max=1000000000000 1793p_state_clk_gate_min=1000 1794pio_addr=469893120 1795pio_latency=100000 1796power_model=Null 1797system=system 1798pio=system.iobus.master[16] 1799 1800[system.realview.timer0] 1801type=Sp804 1802amba_id=1316868 1803clk_domain=system.clk_domain 1804clock0=1000000 1805clock1=1000000 1806default_p_state=UNDEFINED 1807eventq_index=0 1808gic=system.realview.gic 1809int_num0=34 1810int_num1=34 1811p_state_clk_gate_bins=20 1812p_state_clk_gate_max=1000000000000 1813p_state_clk_gate_min=1000 1814pio_addr=470876160 1815pio_latency=100000 1816power_model=Null 1817system=system 1818pio=system.iobus.master[3] 1819 1820[system.realview.timer1] 1821type=Sp804 1822amba_id=1316868 1823clk_domain=system.clk_domain 1824clock0=1000000 1825clock1=1000000 1826default_p_state=UNDEFINED 1827eventq_index=0 1828gic=system.realview.gic 1829int_num0=35 1830int_num1=35 1831p_state_clk_gate_bins=20 1832p_state_clk_gate_max=1000000000000 1833p_state_clk_gate_min=1000 1834pio_addr=470941696 1835pio_latency=100000 1836power_model=Null 1837system=system 1838pio=system.iobus.master[4] 1839 1840[system.realview.uart] 1841type=Pl011 1842clk_domain=system.clk_domain 1843default_p_state=UNDEFINED 1844end_on_eot=false 1845eventq_index=0 1846gic=system.realview.gic 1847int_delay=100000 1848int_num=37 1849p_state_clk_gate_bins=20 1850p_state_clk_gate_max=1000000000000 1851p_state_clk_gate_min=1000 1852pio_addr=470351872 1853pio_latency=100000 1854platform=system.realview 1855power_model=Null 1856system=system 1857terminal=system.terminal 1858pio=system.iobus.master[0] 1859 1860[system.realview.uart1_fake] 1861type=AmbaFake 1862amba_id=0 1863clk_domain=system.clk_domain 1864default_p_state=UNDEFINED 1865eventq_index=0 1866ignore_access=false 1867p_state_clk_gate_bins=20 1868p_state_clk_gate_max=1000000000000 1869p_state_clk_gate_min=1000 1870pio_addr=470417408 1871pio_latency=100000 1872power_model=Null 1873system=system 1874pio=system.iobus.master[13] 1875 1876[system.realview.uart2_fake] 1877type=AmbaFake 1878amba_id=0 1879clk_domain=system.clk_domain 1880default_p_state=UNDEFINED 1881eventq_index=0 1882ignore_access=false 1883p_state_clk_gate_bins=20 1884p_state_clk_gate_max=1000000000000 1885p_state_clk_gate_min=1000 1886pio_addr=470482944 1887pio_latency=100000 1888power_model=Null 1889system=system 1890pio=system.iobus.master[14] 1891 1892[system.realview.uart3_fake] 1893type=AmbaFake 1894amba_id=0 1895clk_domain=system.clk_domain 1896default_p_state=UNDEFINED 1897eventq_index=0 1898ignore_access=false 1899p_state_clk_gate_bins=20 1900p_state_clk_gate_max=1000000000000 1901p_state_clk_gate_min=1000 1902pio_addr=470548480 1903pio_latency=100000 1904power_model=Null 1905system=system 1906pio=system.iobus.master[15] 1907 1908[system.realview.usb_fake] 1909type=IsaFake 1910clk_domain=system.clk_domain 1911default_p_state=UNDEFINED 1912eventq_index=0 1913fake_mem=false 1914p_state_clk_gate_bins=20 1915p_state_clk_gate_max=1000000000000 1916p_state_clk_gate_min=1000 1917pio_addr=452984832 1918pio_latency=100000 1919pio_size=131071 1920power_model=Null 1921ret_bad_addr=false 1922ret_data16=65535 1923ret_data32=4294967295 1924ret_data64=18446744073709551615 1925ret_data8=255 1926system=system 1927update_data=false 1928warn_access= 1929pio=system.iobus.master[20] 1930 1931[system.realview.vgic] 1932type=VGic 1933clk_domain=system.clk_domain 1934default_p_state=UNDEFINED 1935eventq_index=0 1936gic=system.realview.gic 1937hv_addr=738213888 1938p_state_clk_gate_bins=20 1939p_state_clk_gate_max=1000000000000 1940p_state_clk_gate_min=1000 1941pio_delay=10000 1942platform=system.realview 1943power_model=Null 1944ppint=25 1945system=system 1946vcpu_addr=738222080 1947pio=system.membus.master[3] 1948 1949[system.realview.vram] 1950type=SimpleMemory 1951bandwidth=73.000000 1952clk_domain=system.clk_domain 1953conf_table_reported=false 1954default_p_state=UNDEFINED 1955eventq_index=0 1956in_addr_map=true 1957kvm_map=true 1958latency=30000 1959latency_var=0 1960null=false 1961p_state_clk_gate_bins=20 1962p_state_clk_gate_max=1000000000000 1963p_state_clk_gate_min=1000 1964power_model=Null 1965range=402653184:436207615:0:0:0:0 1966port=system.iobus.master[11] 1967 1968[system.realview.watchdog_fake] 1969type=AmbaFake 1970amba_id=0 1971clk_domain=system.clk_domain 1972default_p_state=UNDEFINED 1973eventq_index=0 1974ignore_access=false 1975p_state_clk_gate_bins=20 1976p_state_clk_gate_max=1000000000000 1977p_state_clk_gate_min=1000 1978pio_addr=470745088 1979pio_latency=100000 1980power_model=Null 1981system=system 1982pio=system.iobus.master[17] 1983 1984[system.terminal] 1985type=Terminal 1986eventq_index=0 1987intr_control=system.intrctrl 1988number=0 1989output=true 1990port=3456 1991 1992[system.vncserver] 1993type=VncServer 1994eventq_index=0 1995frame_capture=false 1996number=0 1997port=5900 1998 1999[system.voltage_domain] 2000type=VoltageDomain 2001eventq_index=0 2002voltage=1.000000 2003