| stats.txt (11687:b3d5f0e9e258) | stats.txt (11754:c209cb86278a) |
|---|---|
| 1 2---------- Begin Simulation Statistics ---------- | 1 2---------- Begin Simulation Statistics ---------- |
| 3sim_seconds 2.826595 # Number of seconds simulated 4sim_ticks 2826594924500 # Number of ticks simulated 5final_tick 2826594924500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) | 3sim_seconds 2.826654 # Number of seconds simulated 4sim_ticks 2826653666000 # Number of ticks simulated 5final_tick 2826653666000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) |
| 6sim_freq 1000000000000 # Frequency of simulated ticks | 6sim_freq 1000000000000 # Frequency of simulated ticks |
| 7host_inst_rate 172097 # Simulator instruction rate (inst/s) 8host_op_rate 208779 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 4050742494 # Simulator tick rate (ticks/s) 10host_mem_usage 626976 # Number of bytes of host memory used 11host_seconds 697.80 # Real time elapsed on the host 12sim_insts 120088860 # Number of instructions simulated 13sim_ops 145685275 # Number of ops (including micro ops) simulated | 7host_inst_rate 170078 # Simulator instruction rate (inst/s) 8host_op_rate 206349 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 4004321035 # Simulator tick rate (ticks/s) 10host_mem_usage 626896 # Number of bytes of host memory used 11host_seconds 705.90 # Real time elapsed on the host 12sim_insts 120058397 # Number of instructions simulated 13sim_ops 145661611 # Number of ops (including micro ops) simulated |
| 14system.voltage_domain.voltage 1 # Voltage in Volts 15system.clk_domain.clock 1000 # Clock period in ticks | 14system.voltage_domain.voltage 1 # Voltage in Volts 15system.clk_domain.clock 1000 # Clock period in ticks |
| 16system.physmem.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 17system.physmem.bytes_read::cpu0.dtb.walker 1856 # Number of bytes read from this memory 18system.physmem.bytes_read::cpu0.itb.walker 192 # Number of bytes read from this memory 19system.physmem.bytes_read::cpu0.inst 1324752 # Number of bytes read from this memory 20system.physmem.bytes_read::cpu0.data 1304168 # Number of bytes read from this memory 21system.physmem.bytes_read::cpu0.l2cache.prefetcher 8428096 # Number of bytes read from this memory 22system.physmem.bytes_read::cpu1.dtb.walker 256 # Number of bytes read from this memory | 16system.physmem.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 17system.physmem.bytes_read::cpu0.dtb.walker 1664 # Number of bytes read from this memory 18system.physmem.bytes_read::cpu0.itb.walker 256 # Number of bytes read from this memory 19system.physmem.bytes_read::cpu0.inst 1325840 # Number of bytes read from this memory 20system.physmem.bytes_read::cpu0.data 1300840 # Number of bytes read from this memory 21system.physmem.bytes_read::cpu0.l2cache.prefetcher 8393920 # Number of bytes read from this memory 22system.physmem.bytes_read::cpu1.dtb.walker 384 # Number of bytes read from this memory |
| 23system.physmem.bytes_read::cpu1.itb.walker 64 # Number of bytes read from this memory | 23system.physmem.bytes_read::cpu1.itb.walker 64 # Number of bytes read from this memory |
| 24system.physmem.bytes_read::cpu1.inst 175008 # Number of bytes read from this memory | 24system.physmem.bytes_read::cpu1.inst 176672 # Number of bytes read from this memory |
| 25system.physmem.bytes_read::cpu1.data 586900 # Number of bytes read from this memory | 25system.physmem.bytes_read::cpu1.data 586900 # Number of bytes read from this memory |
| 26system.physmem.bytes_read::cpu1.l2cache.prefetcher 427200 # Number of bytes read from this memory | 26system.physmem.bytes_read::cpu1.l2cache.prefetcher 432960 # Number of bytes read from this memory |
| 27system.physmem.bytes_read::realview.ide 960 # Number of bytes read from this memory | 27system.physmem.bytes_read::realview.ide 960 # Number of bytes read from this memory |
| 28system.physmem.bytes_read::total 12249452 # Number of bytes read from this memory 29system.physmem.bytes_inst_read::cpu0.inst 1324752 # Number of instructions bytes read from this memory 30system.physmem.bytes_inst_read::cpu1.inst 175008 # Number of instructions bytes read from this memory 31system.physmem.bytes_inst_read::total 1499760 # Number of instructions bytes read from this memory 32system.physmem.bytes_written::writebacks 8803008 # Number of bytes written to this memory | 28system.physmem.bytes_read::total 12220460 # Number of bytes read from this memory 29system.physmem.bytes_inst_read::cpu0.inst 1325840 # Number of instructions bytes read from this memory 30system.physmem.bytes_inst_read::cpu1.inst 176672 # Number of instructions bytes read from this memory 31system.physmem.bytes_inst_read::total 1502512 # Number of instructions bytes read from this memory 32system.physmem.bytes_written::writebacks 8774720 # Number of bytes written to this memory |
| 33system.physmem.bytes_written::cpu0.data 17524 # Number of bytes written to this memory 34system.physmem.bytes_written::cpu1.data 40 # Number of bytes written to this memory | 33system.physmem.bytes_written::cpu0.data 17524 # Number of bytes written to this memory 34system.physmem.bytes_written::cpu1.data 40 # Number of bytes written to this memory |
| 35system.physmem.bytes_written::total 8820572 # Number of bytes written to this memory 36system.physmem.num_reads::cpu0.dtb.walker 29 # Number of read requests responded to by this memory 37system.physmem.num_reads::cpu0.itb.walker 3 # Number of read requests responded to by this memory 38system.physmem.num_reads::cpu0.inst 22950 # Number of read requests responded to by this memory 39system.physmem.num_reads::cpu0.data 20898 # Number of read requests responded to by this memory 40system.physmem.num_reads::cpu0.l2cache.prefetcher 131689 # Number of read requests responded to by this memory 41system.physmem.num_reads::cpu1.dtb.walker 4 # Number of read requests responded to by this memory | 35system.physmem.bytes_written::total 8792284 # Number of bytes written to this memory 36system.physmem.num_reads::cpu0.dtb.walker 26 # Number of read requests responded to by this memory 37system.physmem.num_reads::cpu0.itb.walker 4 # Number of read requests responded to by this memory 38system.physmem.num_reads::cpu0.inst 22967 # Number of read requests responded to by this memory 39system.physmem.num_reads::cpu0.data 20846 # Number of read requests responded to by this memory 40system.physmem.num_reads::cpu0.l2cache.prefetcher 131155 # Number of read requests responded to by this memory 41system.physmem.num_reads::cpu1.dtb.walker 6 # Number of read requests responded to by this memory |
| 42system.physmem.num_reads::cpu1.itb.walker 1 # Number of read requests responded to by this memory | 42system.physmem.num_reads::cpu1.itb.walker 1 # Number of read requests responded to by this memory |
| 43system.physmem.num_reads::cpu1.inst 2802 # Number of read requests responded to by this memory | 43system.physmem.num_reads::cpu1.inst 2828 # Number of read requests responded to by this memory |
| 44system.physmem.num_reads::cpu1.data 9191 # Number of read requests responded to by this memory | 44system.physmem.num_reads::cpu1.data 9191 # Number of read requests responded to by this memory |
| 45system.physmem.num_reads::cpu1.l2cache.prefetcher 6675 # Number of read requests responded to by this memory | 45system.physmem.num_reads::cpu1.l2cache.prefetcher 6765 # Number of read requests responded to by this memory |
| 46system.physmem.num_reads::realview.ide 15 # Number of read requests responded to by this memory | 46system.physmem.num_reads::realview.ide 15 # Number of read requests responded to by this memory |
| 47system.physmem.num_reads::total 194257 # Number of read requests responded to by this memory 48system.physmem.num_writes::writebacks 137547 # Number of write requests responded to by this memory | 47system.physmem.num_reads::total 193804 # Number of read requests responded to by this memory 48system.physmem.num_writes::writebacks 137105 # Number of write requests responded to by this memory |
| 49system.physmem.num_writes::cpu0.data 4381 # Number of write requests responded to by this memory 50system.physmem.num_writes::cpu1.data 10 # Number of write requests responded to by this memory | 49system.physmem.num_writes::cpu0.data 4381 # Number of write requests responded to by this memory 50system.physmem.num_writes::cpu1.data 10 # Number of write requests responded to by this memory |
| 51system.physmem.num_writes::total 141938 # Number of write requests responded to by this memory 52system.physmem.bw_read::cpu0.dtb.walker 657 # Total read bandwidth from this memory (bytes/s) 53system.physmem.bw_read::cpu0.itb.walker 68 # Total read bandwidth from this memory (bytes/s) 54system.physmem.bw_read::cpu0.inst 468674 # Total read bandwidth from this memory (bytes/s) 55system.physmem.bw_read::cpu0.data 461392 # Total read bandwidth from this memory (bytes/s) 56system.physmem.bw_read::cpu0.l2cache.prefetcher 2981713 # Total read bandwidth from this memory (bytes/s) 57system.physmem.bw_read::cpu1.dtb.walker 91 # Total read bandwidth from this memory (bytes/s) | 51system.physmem.num_writes::total 141496 # Number of write requests responded to by this memory 52system.physmem.bw_read::cpu0.dtb.walker 589 # Total read bandwidth from this memory (bytes/s) 53system.physmem.bw_read::cpu0.itb.walker 91 # Total read bandwidth from this memory (bytes/s) 54system.physmem.bw_read::cpu0.inst 469049 # Total read bandwidth from this memory (bytes/s) 55system.physmem.bw_read::cpu0.data 460205 # Total read bandwidth from this memory (bytes/s) 56system.physmem.bw_read::cpu0.l2cache.prefetcher 2969561 # Total read bandwidth from this memory (bytes/s) 57system.physmem.bw_read::cpu1.dtb.walker 136 # Total read bandwidth from this memory (bytes/s) |
| 58system.physmem.bw_read::cpu1.itb.walker 23 # Total read bandwidth from this memory (bytes/s) | 58system.physmem.bw_read::cpu1.itb.walker 23 # Total read bandwidth from this memory (bytes/s) |
| 59system.physmem.bw_read::cpu1.inst 61915 # Total read bandwidth from this memory (bytes/s) 60system.physmem.bw_read::cpu1.data 207635 # Total read bandwidth from this memory (bytes/s) 61system.physmem.bw_read::cpu1.l2cache.prefetcher 151136 # Total read bandwidth from this memory (bytes/s) | 59system.physmem.bw_read::cpu1.inst 62502 # Total read bandwidth from this memory (bytes/s) 60system.physmem.bw_read::cpu1.data 207631 # Total read bandwidth from this memory (bytes/s) 61system.physmem.bw_read::cpu1.l2cache.prefetcher 153171 # Total read bandwidth from this memory (bytes/s) |
| 62system.physmem.bw_read::realview.ide 340 # Total read bandwidth from this memory (bytes/s) | 62system.physmem.bw_read::realview.ide 340 # Total read bandwidth from this memory (bytes/s) |
| 63system.physmem.bw_read::total 4333643 # Total read bandwidth from this memory (bytes/s) 64system.physmem.bw_inst_read::cpu0.inst 468674 # Instruction read bandwidth from this memory (bytes/s) 65system.physmem.bw_inst_read::cpu1.inst 61915 # Instruction read bandwidth from this memory (bytes/s) 66system.physmem.bw_inst_read::total 530589 # Instruction read bandwidth from this memory (bytes/s) 67system.physmem.bw_write::writebacks 3114351 # Write bandwidth from this memory (bytes/s) | 63system.physmem.bw_read::total 4323296 # Total read bandwidth from this memory (bytes/s) 64system.physmem.bw_inst_read::cpu0.inst 469049 # Instruction read bandwidth from this memory (bytes/s) 65system.physmem.bw_inst_read::cpu1.inst 62502 # Instruction read bandwidth from this memory (bytes/s) 66system.physmem.bw_inst_read::total 531552 # Instruction read bandwidth from this memory (bytes/s) 67system.physmem.bw_write::writebacks 3104278 # Write bandwidth from this memory (bytes/s) |
| 68system.physmem.bw_write::cpu0.data 6200 # Write bandwidth from this memory (bytes/s) 69system.physmem.bw_write::cpu1.data 14 # Write bandwidth from this memory (bytes/s) | 68system.physmem.bw_write::cpu0.data 6200 # Write bandwidth from this memory (bytes/s) 69system.physmem.bw_write::cpu1.data 14 # Write bandwidth from this memory (bytes/s) |
| 70system.physmem.bw_write::total 3120565 # Write bandwidth from this memory (bytes/s) 71system.physmem.bw_total::writebacks 3114351 # Total bandwidth to/from this memory (bytes/s) 72system.physmem.bw_total::cpu0.dtb.walker 657 # Total bandwidth to/from this memory (bytes/s) 73system.physmem.bw_total::cpu0.itb.walker 68 # Total bandwidth to/from this memory (bytes/s) 74system.physmem.bw_total::cpu0.inst 468674 # Total bandwidth to/from this memory (bytes/s) 75system.physmem.bw_total::cpu0.data 467592 # Total bandwidth to/from this memory (bytes/s) 76system.physmem.bw_total::cpu0.l2cache.prefetcher 2981713 # Total bandwidth to/from this memory (bytes/s) 77system.physmem.bw_total::cpu1.dtb.walker 91 # Total bandwidth to/from this memory (bytes/s) | 70system.physmem.bw_write::total 3110492 # Write bandwidth from this memory (bytes/s) 71system.physmem.bw_total::writebacks 3104278 # Total bandwidth to/from this memory (bytes/s) 72system.physmem.bw_total::cpu0.dtb.walker 589 # Total bandwidth to/from this memory (bytes/s) 73system.physmem.bw_total::cpu0.itb.walker 91 # Total bandwidth to/from this memory (bytes/s) 74system.physmem.bw_total::cpu0.inst 469049 # Total bandwidth to/from this memory (bytes/s) 75system.physmem.bw_total::cpu0.data 466405 # Total bandwidth to/from this memory (bytes/s) 76system.physmem.bw_total::cpu0.l2cache.prefetcher 2969561 # Total bandwidth to/from this memory (bytes/s) 77system.physmem.bw_total::cpu1.dtb.walker 136 # Total bandwidth to/from this memory (bytes/s) |
| 78system.physmem.bw_total::cpu1.itb.walker 23 # Total bandwidth to/from this memory (bytes/s) | 78system.physmem.bw_total::cpu1.itb.walker 23 # Total bandwidth to/from this memory (bytes/s) |
| 79system.physmem.bw_total::cpu1.inst 61915 # Total bandwidth to/from this memory (bytes/s) 80system.physmem.bw_total::cpu1.data 207649 # Total bandwidth to/from this memory (bytes/s) 81system.physmem.bw_total::cpu1.l2cache.prefetcher 151136 # Total bandwidth to/from this memory (bytes/s) | 79system.physmem.bw_total::cpu1.inst 62502 # Total bandwidth to/from this memory (bytes/s) 80system.physmem.bw_total::cpu1.data 207645 # Total bandwidth to/from this memory (bytes/s) 81system.physmem.bw_total::cpu1.l2cache.prefetcher 153171 # Total bandwidth to/from this memory (bytes/s) |
| 82system.physmem.bw_total::realview.ide 340 # Total bandwidth to/from this memory (bytes/s) | 82system.physmem.bw_total::realview.ide 340 # Total bandwidth to/from this memory (bytes/s) |
| 83system.physmem.bw_total::total 7454207 # Total bandwidth to/from this memory (bytes/s) 84system.physmem.readReqs 194258 # Number of read requests accepted 85system.physmem.writeReqs 141938 # Number of write requests accepted 86system.physmem.readBursts 194258 # Number of DRAM read bursts, including those serviced by the write queue 87system.physmem.writeBursts 141938 # Number of DRAM write bursts, including those merged in the write queue 88system.physmem.bytesReadDRAM 12422976 # Total number of bytes read from DRAM 89system.physmem.bytesReadWrQ 9472 # Total number of bytes read from write queue 90system.physmem.bytesWritten 8833536 # Total number of bytes written to DRAM 91system.physmem.bytesReadSys 12249516 # Total read bytes from the system interface side 92system.physmem.bytesWrittenSys 8820572 # Total written bytes from the system interface side 93system.physmem.servicedByWrQ 148 # Number of DRAM read bursts serviced by the write queue | 83system.physmem.bw_total::total 7433788 # Total bandwidth to/from this memory (bytes/s) 84system.physmem.readReqs 193805 # Number of read requests accepted 85system.physmem.writeReqs 141496 # Number of write requests accepted 86system.physmem.readBursts 193805 # Number of DRAM read bursts, including those serviced by the write queue 87system.physmem.writeBursts 141496 # Number of DRAM write bursts, including those merged in the write queue 88system.physmem.bytesReadDRAM 12392576 # Total number of bytes read from DRAM 89system.physmem.bytesReadWrQ 10880 # Total number of bytes read from write queue 90system.physmem.bytesWritten 8805056 # Total number of bytes written to DRAM 91system.physmem.bytesReadSys 12220524 # Total read bytes from the system interface side 92system.physmem.bytesWrittenSys 8792284 # Total written bytes from the system interface side 93system.physmem.servicedByWrQ 170 # Number of DRAM read bursts serviced by the write queue |
| 94system.physmem.mergedWrBursts 3896 # Number of DRAM write bursts merged with an existing one 95system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write | 94system.physmem.mergedWrBursts 3896 # Number of DRAM write bursts merged with an existing one 95system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write |
| 96system.physmem.perBankRdBursts::0 12130 # Per bank write bursts 97system.physmem.perBankRdBursts::1 12140 # Per bank write bursts 98system.physmem.perBankRdBursts::2 12480 # Per bank write bursts 99system.physmem.perBankRdBursts::3 12151 # Per bank write bursts 100system.physmem.perBankRdBursts::4 14882 # Per bank write bursts 101system.physmem.perBankRdBursts::5 12677 # Per bank write bursts 102system.physmem.perBankRdBursts::6 12709 # Per bank write bursts 103system.physmem.perBankRdBursts::7 12606 # Per bank write bursts 104system.physmem.perBankRdBursts::8 11844 # Per bank write bursts 105system.physmem.perBankRdBursts::9 11522 # Per bank write bursts 106system.physmem.perBankRdBursts::10 11334 # Per bank write bursts 107system.physmem.perBankRdBursts::11 10175 # Per bank write bursts 108system.physmem.perBankRdBursts::12 11497 # Per bank write bursts 109system.physmem.perBankRdBursts::13 12486 # Per bank write bursts 110system.physmem.perBankRdBursts::14 11961 # Per bank write bursts 111system.physmem.perBankRdBursts::15 11515 # Per bank write bursts 112system.physmem.perBankWrBursts::0 8842 # Per bank write bursts 113system.physmem.perBankWrBursts::1 8923 # Per bank write bursts 114system.physmem.perBankWrBursts::2 9151 # Per bank write bursts 115system.physmem.perBankWrBursts::3 8834 # Per bank write bursts 116system.physmem.perBankWrBursts::4 8743 # Per bank write bursts 117system.physmem.perBankWrBursts::5 9257 # Per bank write bursts 118system.physmem.perBankWrBursts::6 9174 # Per bank write bursts 119system.physmem.perBankWrBursts::7 9022 # Per bank write bursts 120system.physmem.perBankWrBursts::8 8380 # Per bank write bursts 121system.physmem.perBankWrBursts::9 8199 # Per bank write bursts 122system.physmem.perBankWrBursts::10 8228 # Per bank write bursts 123system.physmem.perBankWrBursts::11 7543 # Per bank write bursts 124system.physmem.perBankWrBursts::12 8493 # Per bank write bursts 125system.physmem.perBankWrBursts::13 8795 # Per bank write bursts 126system.physmem.perBankWrBursts::14 8486 # Per bank write bursts 127system.physmem.perBankWrBursts::15 7954 # Per bank write bursts | 96system.physmem.perBankRdBursts::0 11925 # Per bank write bursts 97system.physmem.perBankRdBursts::1 11855 # Per bank write bursts 98system.physmem.perBankRdBursts::2 12297 # Per bank write bursts 99system.physmem.perBankRdBursts::3 12187 # Per bank write bursts 100system.physmem.perBankRdBursts::4 14909 # Per bank write bursts 101system.physmem.perBankRdBursts::5 12660 # Per bank write bursts 102system.physmem.perBankRdBursts::6 12587 # Per bank write bursts 103system.physmem.perBankRdBursts::7 12794 # Per bank write bursts 104system.physmem.perBankRdBursts::8 12033 # Per bank write bursts 105system.physmem.perBankRdBursts::9 12070 # Per bank write bursts 106system.physmem.perBankRdBursts::10 11247 # Per bank write bursts 107system.physmem.perBankRdBursts::11 10141 # Per bank write bursts 108system.physmem.perBankRdBursts::12 11323 # Per bank write bursts 109system.physmem.perBankRdBursts::13 11835 # Per bank write bursts 110system.physmem.perBankRdBursts::14 11954 # Per bank write bursts 111system.physmem.perBankRdBursts::15 11817 # Per bank write bursts 112system.physmem.perBankWrBursts::0 8684 # Per bank write bursts 113system.physmem.perBankWrBursts::1 8734 # Per bank write bursts 114system.physmem.perBankWrBursts::2 9001 # Per bank write bursts 115system.physmem.perBankWrBursts::3 8790 # Per bank write bursts 116system.physmem.perBankWrBursts::4 8747 # Per bank write bursts 117system.physmem.perBankWrBursts::5 9254 # Per bank write bursts 118system.physmem.perBankWrBursts::6 9144 # Per bank write bursts 119system.physmem.perBankWrBursts::7 9206 # Per bank write bursts 120system.physmem.perBankWrBursts::8 8582 # Per bank write bursts 121system.physmem.perBankWrBursts::9 8592 # Per bank write bursts 122system.physmem.perBankWrBursts::10 8144 # Per bank write bursts 123system.physmem.perBankWrBursts::11 7450 # Per bank write bursts 124system.physmem.perBankWrBursts::12 8375 # Per bank write bursts 125system.physmem.perBankWrBursts::13 8211 # Per bank write bursts 126system.physmem.perBankWrBursts::14 8456 # Per bank write bursts 127system.physmem.perBankWrBursts::15 8209 # Per bank write bursts |
| 128system.physmem.numRdRetry 0 # Number of times read queue was full causing retry | 128system.physmem.numRdRetry 0 # Number of times read queue was full causing retry |
| 129system.physmem.numWrRetry 65 # Number of times write queue was full causing retry 130system.physmem.totGap 2826594637500 # Total gap between requests | 129system.physmem.numWrRetry 72 # Number of times write queue was full causing retry 130system.physmem.totGap 2826653384500 # Total gap between requests |
| 131system.physmem.readPktSize::0 0 # Read request sizes (log2) 132system.physmem.readPktSize::1 0 # Read request sizes (log2) 133system.physmem.readPktSize::2 551 # Read request sizes (log2) 134system.physmem.readPktSize::3 28 # Read request sizes (log2) 135system.physmem.readPktSize::4 3091 # Read request sizes (log2) 136system.physmem.readPktSize::5 0 # Read request sizes (log2) | 131system.physmem.readPktSize::0 0 # Read request sizes (log2) 132system.physmem.readPktSize::1 0 # Read request sizes (log2) 133system.physmem.readPktSize::2 551 # Read request sizes (log2) 134system.physmem.readPktSize::3 28 # Read request sizes (log2) 135system.physmem.readPktSize::4 3091 # Read request sizes (log2) 136system.physmem.readPktSize::5 0 # Read request sizes (log2) |
| 137system.physmem.readPktSize::6 190588 # Read request sizes (log2) | 137system.physmem.readPktSize::6 190135 # Read request sizes (log2) |
| 138system.physmem.writePktSize::0 0 # Write request sizes (log2) 139system.physmem.writePktSize::1 0 # Write request sizes (log2) 140system.physmem.writePktSize::2 4391 # Write request sizes (log2) 141system.physmem.writePktSize::3 0 # Write request sizes (log2) 142system.physmem.writePktSize::4 0 # Write request sizes (log2) 143system.physmem.writePktSize::5 0 # Write request sizes (log2) | 138system.physmem.writePktSize::0 0 # Write request sizes (log2) 139system.physmem.writePktSize::1 0 # Write request sizes (log2) 140system.physmem.writePktSize::2 4391 # Write request sizes (log2) 141system.physmem.writePktSize::3 0 # Write request sizes (log2) 142system.physmem.writePktSize::4 0 # Write request sizes (log2) 143system.physmem.writePktSize::5 0 # Write request sizes (log2) |
| 144system.physmem.writePktSize::6 137547 # Write request sizes (log2) 145system.physmem.rdQLenPdf::0 58416 # What read queue length does an incoming req see 146system.physmem.rdQLenPdf::1 70500 # What read queue length does an incoming req see 147system.physmem.rdQLenPdf::2 15616 # What read queue length does an incoming req see 148system.physmem.rdQLenPdf::3 12705 # What read queue length does an incoming req see 149system.physmem.rdQLenPdf::4 8571 # What read queue length does an incoming req see 150system.physmem.rdQLenPdf::5 7500 # What read queue length does an incoming req see 151system.physmem.rdQLenPdf::6 6655 # What read queue length does an incoming req see 152system.physmem.rdQLenPdf::7 5421 # What read queue length does an incoming req see 153system.physmem.rdQLenPdf::8 4753 # What read queue length does an incoming req see 154system.physmem.rdQLenPdf::9 1522 # What read queue length does an incoming req see 155system.physmem.rdQLenPdf::10 1119 # What read queue length does an incoming req see 156system.physmem.rdQLenPdf::11 747 # What read queue length does an incoming req see 157system.physmem.rdQLenPdf::12 307 # What read queue length does an incoming req see 158system.physmem.rdQLenPdf::13 270 # What read queue length does an incoming req see 159system.physmem.rdQLenPdf::14 3 # What read queue length does an incoming req see | 144system.physmem.writePktSize::6 137105 # Write request sizes (log2) 145system.physmem.rdQLenPdf::0 58100 # What read queue length does an incoming req see 146system.physmem.rdQLenPdf::1 70874 # What read queue length does an incoming req see 147system.physmem.rdQLenPdf::2 15772 # What read queue length does an incoming req see 148system.physmem.rdQLenPdf::3 12783 # What read queue length does an incoming req see 149system.physmem.rdQLenPdf::4 8291 # What read queue length does an incoming req see 150system.physmem.rdQLenPdf::5 7517 # What read queue length does an incoming req see 151system.physmem.rdQLenPdf::6 6372 # What read queue length does an incoming req see 152system.physmem.rdQLenPdf::7 5340 # What read queue length does an incoming req see 153system.physmem.rdQLenPdf::8 4622 # What read queue length does an incoming req see 154system.physmem.rdQLenPdf::9 1482 # What read queue length does an incoming req see 155system.physmem.rdQLenPdf::10 1128 # What read queue length does an incoming req see 156system.physmem.rdQLenPdf::11 762 # What read queue length does an incoming req see 157system.physmem.rdQLenPdf::12 318 # What read queue length does an incoming req see 158system.physmem.rdQLenPdf::13 269 # What read queue length does an incoming req see 159system.physmem.rdQLenPdf::14 4 # What read queue length does an incoming req see |
| 160system.physmem.rdQLenPdf::15 1 # What read queue length does an incoming req see | 160system.physmem.rdQLenPdf::15 1 # What read queue length does an incoming req see |
| 161system.physmem.rdQLenPdf::16 1 # What read queue length does an incoming req see 162system.physmem.rdQLenPdf::17 1 # What read queue length does an incoming req see 163system.physmem.rdQLenPdf::18 1 # What read queue length does an incoming req see 164system.physmem.rdQLenPdf::19 1 # What read queue length does an incoming req see | 161system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see 162system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see 163system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see 164system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see |
| 165system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 166system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 167system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 168system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 169system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 170system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 171system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 172system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see --- 11 unchanged lines hidden (view full) --- 184system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see 185system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see 186system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see 187system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see 188system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see 189system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see 190system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see 191system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see | 165system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 166system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 167system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 168system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 169system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 170system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 171system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 172system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see --- 11 unchanged lines hidden (view full) --- 184system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see 185system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see 186system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see 187system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see 188system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see 189system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see 190system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see 191system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see |
| 192system.physmem.wrQLenPdf::15 2470 # What write queue length does an incoming req see 193system.physmem.wrQLenPdf::16 3315 # What write queue length does an incoming req see 194system.physmem.wrQLenPdf::17 3918 # What write queue length does an incoming req see 195system.physmem.wrQLenPdf::18 4463 # What write queue length does an incoming req see 196system.physmem.wrQLenPdf::19 5299 # What write queue length does an incoming req see 197system.physmem.wrQLenPdf::20 5685 # What write queue length does an incoming req see 198system.physmem.wrQLenPdf::21 6574 # What write queue length does an incoming req see 199system.physmem.wrQLenPdf::22 7253 # What write queue length does an incoming req see 200system.physmem.wrQLenPdf::23 8275 # What write queue length does an incoming req see 201system.physmem.wrQLenPdf::24 8191 # What write queue length does an incoming req see 202system.physmem.wrQLenPdf::25 9581 # What write queue length does an incoming req see 203system.physmem.wrQLenPdf::26 10090 # What write queue length does an incoming req see 204system.physmem.wrQLenPdf::27 8838 # What write queue length does an incoming req see 205system.physmem.wrQLenPdf::28 8671 # What write queue length does an incoming req see 206system.physmem.wrQLenPdf::29 9296 # What write queue length does an incoming req see 207system.physmem.wrQLenPdf::30 10600 # What write queue length does an incoming req see 208system.physmem.wrQLenPdf::31 8664 # What write queue length does an incoming req see 209system.physmem.wrQLenPdf::32 8349 # What write queue length does an incoming req see 210system.physmem.wrQLenPdf::33 1058 # What write queue length does an incoming req see 211system.physmem.wrQLenPdf::34 743 # What write queue length does an incoming req see 212system.physmem.wrQLenPdf::35 518 # What write queue length does an incoming req see 213system.physmem.wrQLenPdf::36 422 # What write queue length does an incoming req see 214system.physmem.wrQLenPdf::37 326 # What write queue length does an incoming req see 215system.physmem.wrQLenPdf::38 276 # What write queue length does an incoming req see 216system.physmem.wrQLenPdf::39 306 # What write queue length does an incoming req see 217system.physmem.wrQLenPdf::40 291 # What write queue length does an incoming req see 218system.physmem.wrQLenPdf::41 212 # What write queue length does an incoming req see 219system.physmem.wrQLenPdf::42 239 # What write queue length does an incoming req see 220system.physmem.wrQLenPdf::43 249 # What write queue length does an incoming req see 221system.physmem.wrQLenPdf::44 249 # What write queue length does an incoming req see 222system.physmem.wrQLenPdf::45 210 # What write queue length does an incoming req see 223system.physmem.wrQLenPdf::46 241 # What write queue length does an incoming req see 224system.physmem.wrQLenPdf::47 208 # What write queue length does an incoming req see 225system.physmem.wrQLenPdf::48 208 # What write queue length does an incoming req see 226system.physmem.wrQLenPdf::49 200 # What write queue length does an incoming req see 227system.physmem.wrQLenPdf::50 194 # What write queue length does an incoming req see 228system.physmem.wrQLenPdf::51 165 # What write queue length does an incoming req see 229system.physmem.wrQLenPdf::52 210 # What write queue length does an incoming req see 230system.physmem.wrQLenPdf::53 194 # What write queue length does an incoming req see 231system.physmem.wrQLenPdf::54 180 # What write queue length does an incoming req see 232system.physmem.wrQLenPdf::55 200 # What write queue length does an incoming req see 233system.physmem.wrQLenPdf::56 208 # What write queue length does an incoming req see 234system.physmem.wrQLenPdf::57 169 # What write queue length does an incoming req see 235system.physmem.wrQLenPdf::58 170 # What write queue length does an incoming req see 236system.physmem.wrQLenPdf::59 181 # What write queue length does an incoming req see 237system.physmem.wrQLenPdf::60 210 # What write queue length does an incoming req see 238system.physmem.wrQLenPdf::61 207 # What write queue length does an incoming req see 239system.physmem.wrQLenPdf::62 95 # What write queue length does an incoming req see 240system.physmem.wrQLenPdf::63 156 # What write queue length does an incoming req see 241system.physmem.bytesPerActivate::samples 84597 # Bytes accessed per row activation 242system.physmem.bytesPerActivate::mean 251.267917 # Bytes accessed per row activation 243system.physmem.bytesPerActivate::gmean 142.709069 # Bytes accessed per row activation 244system.physmem.bytesPerActivate::stdev 307.432600 # Bytes accessed per row activation 245system.physmem.bytesPerActivate::0-127 42654 50.42% 50.42% # Bytes accessed per row activation 246system.physmem.bytesPerActivate::128-255 17739 20.97% 71.39% # Bytes accessed per row activation 247system.physmem.bytesPerActivate::256-383 6092 7.20% 78.59% # Bytes accessed per row activation 248system.physmem.bytesPerActivate::384-511 3470 4.10% 82.69% # Bytes accessed per row activation 249system.physmem.bytesPerActivate::512-639 2903 3.43% 86.12% # Bytes accessed per row activation 250system.physmem.bytesPerActivate::640-767 1534 1.81% 87.94% # Bytes accessed per row activation 251system.physmem.bytesPerActivate::768-895 962 1.14% 89.07% # Bytes accessed per row activation 252system.physmem.bytesPerActivate::896-1023 998 1.18% 90.25% # Bytes accessed per row activation 253system.physmem.bytesPerActivate::1024-1151 8245 9.75% 100.00% # Bytes accessed per row activation 254system.physmem.bytesPerActivate::total 84597 # Bytes accessed per row activation 255system.physmem.rdPerTurnAround::samples 6823 # Reads before turning the bus around for writes 256system.physmem.rdPerTurnAround::mean 28.448923 # Reads before turning the bus around for writes 257system.physmem.rdPerTurnAround::stdev 563.375084 # Reads before turning the bus around for writes 258system.physmem.rdPerTurnAround::0-2047 6821 99.97% 99.97% # Reads before turning the bus around for writes | 192system.physmem.wrQLenPdf::15 2435 # What write queue length does an incoming req see 193system.physmem.wrQLenPdf::16 3327 # What write queue length does an incoming req see 194system.physmem.wrQLenPdf::17 3886 # What write queue length does an incoming req see 195system.physmem.wrQLenPdf::18 4434 # What write queue length does an incoming req see 196system.physmem.wrQLenPdf::19 5302 # What write queue length does an incoming req see 197system.physmem.wrQLenPdf::20 5614 # What write queue length does an incoming req see 198system.physmem.wrQLenPdf::21 6568 # What write queue length does an incoming req see 199system.physmem.wrQLenPdf::22 7248 # What write queue length does an incoming req see 200system.physmem.wrQLenPdf::23 8221 # What write queue length does an incoming req see 201system.physmem.wrQLenPdf::24 8154 # What write queue length does an incoming req see 202system.physmem.wrQLenPdf::25 9465 # What write queue length does an incoming req see 203system.physmem.wrQLenPdf::26 10030 # What write queue length does an incoming req see 204system.physmem.wrQLenPdf::27 8800 # What write queue length does an incoming req see 205system.physmem.wrQLenPdf::28 8694 # What write queue length does an incoming req see 206system.physmem.wrQLenPdf::29 9370 # What write queue length does an incoming req see 207system.physmem.wrQLenPdf::30 10301 # What write queue length does an incoming req see 208system.physmem.wrQLenPdf::31 8578 # What write queue length does an incoming req see 209system.physmem.wrQLenPdf::32 8277 # What write queue length does an incoming req see 210system.physmem.wrQLenPdf::33 1036 # What write queue length does an incoming req see 211system.physmem.wrQLenPdf::34 736 # What write queue length does an incoming req see 212system.physmem.wrQLenPdf::35 601 # What write queue length does an incoming req see 213system.physmem.wrQLenPdf::36 443 # What write queue length does an incoming req see 214system.physmem.wrQLenPdf::37 320 # What write queue length does an incoming req see 215system.physmem.wrQLenPdf::38 313 # What write queue length does an incoming req see 216system.physmem.wrQLenPdf::39 278 # What write queue length does an incoming req see 217system.physmem.wrQLenPdf::40 252 # What write queue length does an incoming req see 218system.physmem.wrQLenPdf::41 265 # What write queue length does an incoming req see 219system.physmem.wrQLenPdf::42 299 # What write queue length does an incoming req see 220system.physmem.wrQLenPdf::43 256 # What write queue length does an incoming req see 221system.physmem.wrQLenPdf::44 235 # What write queue length does an incoming req see 222system.physmem.wrQLenPdf::45 246 # What write queue length does an incoming req see 223system.physmem.wrQLenPdf::46 256 # What write queue length does an incoming req see 224system.physmem.wrQLenPdf::47 191 # What write queue length does an incoming req see 225system.physmem.wrQLenPdf::48 191 # What write queue length does an incoming req see 226system.physmem.wrQLenPdf::49 255 # What write queue length does an incoming req see 227system.physmem.wrQLenPdf::50 195 # What write queue length does an incoming req see 228system.physmem.wrQLenPdf::51 152 # What write queue length does an incoming req see 229system.physmem.wrQLenPdf::52 223 # What write queue length does an incoming req see 230system.physmem.wrQLenPdf::53 221 # What write queue length does an incoming req see 231system.physmem.wrQLenPdf::54 203 # What write queue length does an incoming req see 232system.physmem.wrQLenPdf::55 168 # What write queue length does an incoming req see 233system.physmem.wrQLenPdf::56 243 # What write queue length does an incoming req see 234system.physmem.wrQLenPdf::57 215 # What write queue length does an incoming req see 235system.physmem.wrQLenPdf::58 165 # What write queue length does an incoming req see 236system.physmem.wrQLenPdf::59 192 # What write queue length does an incoming req see 237system.physmem.wrQLenPdf::60 219 # What write queue length does an incoming req see 238system.physmem.wrQLenPdf::61 262 # What write queue length does an incoming req see 239system.physmem.wrQLenPdf::62 86 # What write queue length does an incoming req see 240system.physmem.wrQLenPdf::63 164 # What write queue length does an incoming req see 241system.physmem.bytesPerActivate::samples 84669 # Bytes accessed per row activation 242system.physmem.bytesPerActivate::mean 250.358833 # Bytes accessed per row activation 243system.physmem.bytesPerActivate::gmean 141.923887 # Bytes accessed per row activation 244system.physmem.bytesPerActivate::stdev 307.724934 # Bytes accessed per row activation 245system.physmem.bytesPerActivate::0-127 42961 50.74% 50.74% # Bytes accessed per row activation 246system.physmem.bytesPerActivate::128-255 17699 20.90% 71.64% # Bytes accessed per row activation 247system.physmem.bytesPerActivate::256-383 6074 7.17% 78.82% # Bytes accessed per row activation 248system.physmem.bytesPerActivate::384-511 3410 4.03% 82.84% # Bytes accessed per row activation 249system.physmem.bytesPerActivate::512-639 2753 3.25% 86.10% # Bytes accessed per row activation 250system.physmem.bytesPerActivate::640-767 1498 1.77% 87.87% # Bytes accessed per row activation 251system.physmem.bytesPerActivate::768-895 998 1.18% 89.04% # Bytes accessed per row activation 252system.physmem.bytesPerActivate::896-1023 977 1.15% 90.20% # Bytes accessed per row activation 253system.physmem.bytesPerActivate::1024-1151 8299 9.80% 100.00% # Bytes accessed per row activation 254system.physmem.bytesPerActivate::total 84669 # Bytes accessed per row activation 255system.physmem.rdPerTurnAround::samples 6797 # Reads before turning the bus around for writes 256system.physmem.rdPerTurnAround::mean 28.488009 # Reads before turning the bus around for writes 257system.physmem.rdPerTurnAround::stdev 564.388330 # Reads before turning the bus around for writes 258system.physmem.rdPerTurnAround::0-2047 6795 99.97% 99.97% # Reads before turning the bus around for writes |
| 259system.physmem.rdPerTurnAround::2048-4095 1 0.01% 99.99% # Reads before turning the bus around for writes 260system.physmem.rdPerTurnAround::45056-47103 1 0.01% 100.00% # Reads before turning the bus around for writes | 259system.physmem.rdPerTurnAround::2048-4095 1 0.01% 99.99% # Reads before turning the bus around for writes 260system.physmem.rdPerTurnAround::45056-47103 1 0.01% 100.00% # Reads before turning the bus around for writes |
| 261system.physmem.rdPerTurnAround::total 6823 # Reads before turning the bus around for writes 262system.physmem.wrPerTurnAround::samples 6823 # Writes before turning the bus around for reads 263system.physmem.wrPerTurnAround::mean 20.229225 # Writes before turning the bus around for reads 264system.physmem.wrPerTurnAround::gmean 18.516304 # Writes before turning the bus around for reads 265system.physmem.wrPerTurnAround::stdev 14.191757 # Writes before turning the bus around for reads 266system.physmem.wrPerTurnAround::16-19 5762 84.45% 84.45% # Writes before turning the bus around for reads 267system.physmem.wrPerTurnAround::20-23 386 5.66% 90.11% # Writes before turning the bus around for reads 268system.physmem.wrPerTurnAround::24-27 77 1.13% 91.24% # Writes before turning the bus around for reads 269system.physmem.wrPerTurnAround::28-31 44 0.64% 91.88% # Writes before turning the bus around for reads 270system.physmem.wrPerTurnAround::32-35 244 3.58% 95.46% # Writes before turning the bus around for reads 271system.physmem.wrPerTurnAround::36-39 18 0.26% 95.72% # Writes before turning the bus around for reads 272system.physmem.wrPerTurnAround::40-43 14 0.21% 95.93% # Writes before turning the bus around for reads 273system.physmem.wrPerTurnAround::44-47 12 0.18% 96.10% # Writes before turning the bus around for reads 274system.physmem.wrPerTurnAround::48-51 17 0.25% 96.35% # Writes before turning the bus around for reads 275system.physmem.wrPerTurnAround::52-55 2 0.03% 96.38% # Writes before turning the bus around for reads 276system.physmem.wrPerTurnAround::56-59 5 0.07% 96.45% # Writes before turning the bus around for reads 277system.physmem.wrPerTurnAround::60-63 8 0.12% 96.57% # Writes before turning the bus around for reads 278system.physmem.wrPerTurnAround::64-67 140 2.05% 98.62% # Writes before turning the bus around for reads 279system.physmem.wrPerTurnAround::68-71 6 0.09% 98.71% # Writes before turning the bus around for reads 280system.physmem.wrPerTurnAround::72-75 5 0.07% 98.78% # Writes before turning the bus around for reads 281system.physmem.wrPerTurnAround::76-79 10 0.15% 98.93% # Writes before turning the bus around for reads 282system.physmem.wrPerTurnAround::80-83 12 0.18% 99.11% # Writes before turning the bus around for reads 283system.physmem.wrPerTurnAround::84-87 1 0.01% 99.12% # Writes before turning the bus around for reads 284system.physmem.wrPerTurnAround::88-91 3 0.04% 99.16% # Writes before turning the bus around for reads 285system.physmem.wrPerTurnAround::92-95 2 0.03% 99.19% # Writes before turning the bus around for reads 286system.physmem.wrPerTurnAround::96-99 4 0.06% 99.25% # Writes before turning the bus around for reads 287system.physmem.wrPerTurnAround::100-103 3 0.04% 99.30% # Writes before turning the bus around for reads 288system.physmem.wrPerTurnAround::104-107 1 0.01% 99.31% # Writes before turning the bus around for reads 289system.physmem.wrPerTurnAround::108-111 8 0.12% 99.43% # Writes before turning the bus around for reads 290system.physmem.wrPerTurnAround::120-123 2 0.03% 99.46% # Writes before turning the bus around for reads 291system.physmem.wrPerTurnAround::124-127 2 0.03% 99.49% # Writes before turning the bus around for reads 292system.physmem.wrPerTurnAround::128-131 13 0.19% 99.68% # Writes before turning the bus around for reads 293system.physmem.wrPerTurnAround::132-135 1 0.01% 99.69% # Writes before turning the bus around for reads 294system.physmem.wrPerTurnAround::136-139 1 0.01% 99.71% # Writes before turning the bus around for reads 295system.physmem.wrPerTurnAround::140-143 2 0.03% 99.74% # Writes before turning the bus around for reads 296system.physmem.wrPerTurnAround::148-151 2 0.03% 99.77% # Writes before turning the bus around for reads 297system.physmem.wrPerTurnAround::156-159 2 0.03% 99.79% # Writes before turning the bus around for reads 298system.physmem.wrPerTurnAround::160-163 4 0.06% 99.85% # Writes before turning the bus around for reads 299system.physmem.wrPerTurnAround::176-179 4 0.06% 99.91% # Writes before turning the bus around for reads 300system.physmem.wrPerTurnAround::180-183 1 0.01% 99.93% # Writes before turning the bus around for reads 301system.physmem.wrPerTurnAround::188-191 1 0.01% 99.94% # Writes before turning the bus around for reads 302system.physmem.wrPerTurnAround::192-195 4 0.06% 100.00% # Writes before turning the bus around for reads 303system.physmem.wrPerTurnAround::total 6823 # Writes before turning the bus around for reads 304system.physmem.totQLat 10063104165 # Total ticks spent queuing 305system.physmem.totMemAccLat 13702647915 # Total ticks spent from burst creation until serviced by the DRAM 306system.physmem.totBusLat 970545000 # Total ticks spent in databus transfers 307system.physmem.avgQLat 51842.28 # Average queueing delay per DRAM burst | 261system.physmem.rdPerTurnAround::total 6797 # Reads before turning the bus around for writes 262system.physmem.wrPerTurnAround::samples 6797 # Writes before turning the bus around for reads 263system.physmem.wrPerTurnAround::mean 20.241136 # Writes before turning the bus around for reads 264system.physmem.wrPerTurnAround::gmean 18.514528 # Writes before turning the bus around for reads 265system.physmem.wrPerTurnAround::stdev 14.610339 # Writes before turning the bus around for reads 266system.physmem.wrPerTurnAround::16-23 6111 89.91% 89.91% # Writes before turning the bus around for reads 267system.physmem.wrPerTurnAround::24-31 128 1.88% 91.79% # Writes before turning the bus around for reads 268system.physmem.wrPerTurnAround::32-39 273 4.02% 95.81% # Writes before turning the bus around for reads 269system.physmem.wrPerTurnAround::40-47 31 0.46% 96.26% # Writes before turning the bus around for reads 270system.physmem.wrPerTurnAround::48-55 13 0.19% 96.45% # Writes before turning the bus around for reads 271system.physmem.wrPerTurnAround::56-63 14 0.21% 96.66% # Writes before turning the bus around for reads 272system.physmem.wrPerTurnAround::64-71 146 2.15% 98.81% # Writes before turning the bus around for reads 273system.physmem.wrPerTurnAround::72-79 13 0.19% 99.00% # Writes before turning the bus around for reads 274system.physmem.wrPerTurnAround::80-87 11 0.16% 99.16% # Writes before turning the bus around for reads 275system.physmem.wrPerTurnAround::96-103 7 0.10% 99.26% # Writes before turning the bus around for reads 276system.physmem.wrPerTurnAround::104-111 8 0.12% 99.38% # Writes before turning the bus around for reads 277system.physmem.wrPerTurnAround::112-119 5 0.07% 99.46% # Writes before turning the bus around for reads 278system.physmem.wrPerTurnAround::120-127 4 0.06% 99.51% # Writes before turning the bus around for reads 279system.physmem.wrPerTurnAround::128-135 8 0.12% 99.63% # Writes before turning the bus around for reads 280system.physmem.wrPerTurnAround::136-143 6 0.09% 99.72% # Writes before turning the bus around for reads 281system.physmem.wrPerTurnAround::144-151 2 0.03% 99.75% # Writes before turning the bus around for reads 282system.physmem.wrPerTurnAround::152-159 1 0.01% 99.76% # Writes before turning the bus around for reads 283system.physmem.wrPerTurnAround::160-167 3 0.04% 99.81% # Writes before turning the bus around for reads 284system.physmem.wrPerTurnAround::168-175 2 0.03% 99.84% # Writes before turning the bus around for reads 285system.physmem.wrPerTurnAround::176-183 5 0.07% 99.91% # Writes before turning the bus around for reads 286system.physmem.wrPerTurnAround::192-199 4 0.06% 99.97% # Writes before turning the bus around for reads 287system.physmem.wrPerTurnAround::200-207 1 0.01% 99.99% # Writes before turning the bus around for reads 288system.physmem.wrPerTurnAround::320-327 1 0.01% 100.00% # Writes before turning the bus around for reads 289system.physmem.wrPerTurnAround::total 6797 # Writes before turning the bus around for reads 290system.physmem.totQLat 9919718835 # Total ticks spent queuing 291system.physmem.totMemAccLat 13550356335 # Total ticks spent from burst creation until serviced by the DRAM 292system.physmem.totBusLat 968170000 # Total ticks spent in databus transfers 293system.physmem.avgQLat 51228.96 # Average queueing delay per DRAM burst |
| 308system.physmem.avgBusLat 4999.97 # Average bus latency per DRAM burst | 294system.physmem.avgBusLat 4999.97 # Average bus latency per DRAM burst |
| 309system.physmem.avgMemAccLat 70592.18 # Average memory access latency per DRAM burst 310system.physmem.avgRdBW 4.40 # Average DRAM read bandwidth in MiByte/s 311system.physmem.avgWrBW 3.13 # Average achieved write bandwidth in MiByte/s 312system.physmem.avgRdBWSys 4.33 # Average system read bandwidth in MiByte/s 313system.physmem.avgWrBWSys 3.12 # Average system write bandwidth in MiByte/s | 295system.physmem.avgMemAccLat 69978.86 # Average memory access latency per DRAM burst 296system.physmem.avgRdBW 4.38 # Average DRAM read bandwidth in MiByte/s 297system.physmem.avgWrBW 3.12 # Average achieved write bandwidth in MiByte/s 298system.physmem.avgRdBWSys 4.32 # Average system read bandwidth in MiByte/s 299system.physmem.avgWrBWSys 3.11 # Average system write bandwidth in MiByte/s |
| 314system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 315system.physmem.busUtil 0.06 # Data bus utilization in percentage 316system.physmem.busUtilRead 0.03 # Data bus utilization in percentage for reads 317system.physmem.busUtilWrite 0.02 # Data bus utilization in percentage for writes | 300system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 301system.physmem.busUtil 0.06 # Data bus utilization in percentage 302system.physmem.busUtilRead 0.03 # Data bus utilization in percentage for reads 303system.physmem.busUtilWrite 0.02 # Data bus utilization in percentage for writes |
| 318system.physmem.avgRdQLen 1.04 # Average read queue length when enqueuing 319system.physmem.avgWrQLen 23.32 # Average write queue length when enqueuing 320system.physmem.readRowHits 161915 # Number of row buffer hits during reads 321system.physmem.writeRowHits 85621 # Number of row buffer hits during writes 322system.physmem.readRowHitRate 83.41 # Row buffer hit rate for reads 323system.physmem.writeRowHitRate 62.03 # Row buffer hit rate for writes 324system.physmem.avgGap 8407579.62 # Average gap between requests 325system.physmem.pageHitRate 74.52 # Row buffer hit rate, read and write combined 326system.physmem_0.actEnergy 318172680 # Energy for activate commands per rank (pJ) 327system.physmem_0.preEnergy 169112790 # Energy for precharge commands per rank (pJ) 328system.physmem_0.readEnergy 726673500 # Energy for read commands per rank (pJ) 329system.physmem_0.writeEnergy 375558120 # Energy for write commands per rank (pJ) 330system.physmem_0.refreshEnergy 4535428560.000001 # Energy for refresh commands per rank (pJ) 331system.physmem_0.actBackEnergy 4774700760 # Energy for active background per rank (pJ) 332system.physmem_0.preBackEnergy 244257600 # Energy for precharge background per rank (pJ) 333system.physmem_0.actPowerDownEnergy 9148762200 # Energy for active power-down per rank (pJ) 334system.physmem_0.prePowerDownEnergy 6477825120 # Energy for precharge power-down per rank (pJ) 335system.physmem_0.selfRefreshEnergy 667571113185 # Energy for self refresh per rank (pJ) 336system.physmem_0.totalEnergy 694343780025 # Total energy per rank (pJ) 337system.physmem_0.averagePower 245.646723 # Core power per rank (mW) 338system.physmem_0.totalIdleTime 2815396783365 # Total Idle time Per DRAM Rank 339system.physmem_0.memoryStateTime::IDLE 428149701 # Time in different power states 340system.physmem_0.memoryStateTime::REF 1926538000 # Time in different power states 341system.physmem_0.memoryStateTime::SREF 2778550744250 # Time in different power states 342system.physmem_0.memoryStateTime::PRE_PDN 16869300047 # Time in different power states 343system.physmem_0.memoryStateTime::ACT 8757031934 # Time in different power states 344system.physmem_0.memoryStateTime::ACT_PDN 20063160568 # Time in different power states 345system.physmem_1.actEnergy 285849900 # Energy for activate commands per rank (pJ) 346system.physmem_1.preEnergy 151932825 # Energy for precharge commands per rank (pJ) 347system.physmem_1.readEnergy 659264760 # Energy for read commands per rank (pJ) 348system.physmem_1.writeEnergy 344927160 # Energy for write commands per rank (pJ) 349system.physmem_1.refreshEnergy 4569848400.000001 # Energy for refresh commands per rank (pJ) 350system.physmem_1.actBackEnergy 4671042840 # Energy for active background per rank (pJ) 351system.physmem_1.preBackEnergy 250741920 # Energy for precharge background per rank (pJ) 352system.physmem_1.actPowerDownEnergy 8727797820 # Energy for active power-down per rank (pJ) 353system.physmem_1.prePowerDownEnergy 6816319680 # Energy for precharge power-down per rank (pJ) 354system.physmem_1.selfRefreshEnergy 667684488600 # Energy for self refresh per rank (pJ) 355system.physmem_1.totalEnergy 694164121065 # Total energy per rank (pJ) 356system.physmem_1.averagePower 245.583162 # Core power per rank (mW) 357system.physmem_1.totalIdleTime 2815694283339 # Total Idle time Per DRAM Rank 358system.physmem_1.memoryStateTime::IDLE 440101951 # Time in different power states 359system.physmem_1.memoryStateTime::REF 1941710000 # Time in different power states 360system.physmem_1.memoryStateTime::SREF 2778803468000 # Time in different power states 361system.physmem_1.memoryStateTime::PRE_PDN 17750764755 # Time in different power states 362system.physmem_1.memoryStateTime::ACT 8518829210 # Time in different power states 363system.physmem_1.memoryStateTime::ACT_PDN 19140050584 # Time in different power states 364system.realview.nvmem.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states | 304system.physmem.avgRdQLen 1.23 # Average read queue length when enqueuing 305system.physmem.avgWrQLen 25.07 # Average write queue length when enqueuing 306system.physmem.readRowHits 161407 # Number of row buffer hits during reads 307system.physmem.writeRowHits 85137 # Number of row buffer hits during writes 308system.physmem.readRowHitRate 83.36 # Row buffer hit rate for reads 309system.physmem.writeRowHitRate 61.87 # Row buffer hit rate for writes 310system.physmem.avgGap 8430196.70 # Average gap between requests 311system.physmem.pageHitRate 74.43 # Row buffer hit rate, read and write combined 312system.physmem_0.actEnergy 316180620 # Energy for activate commands per rank (pJ) 313system.physmem_0.preEnergy 168053985 # Energy for precharge commands per rank (pJ) 314system.physmem_0.readEnergy 722667960 # Energy for read commands per rank (pJ) 315system.physmem_0.writeEnergy 373543200 # Energy for write commands per rank (pJ) 316system.physmem_0.refreshEnergy 4556326320.000001 # Energy for refresh commands per rank (pJ) 317system.physmem_0.actBackEnergy 4729873110 # Energy for active background per rank (pJ) 318system.physmem_0.preBackEnergy 240133440 # Energy for precharge background per rank (pJ) 319system.physmem_0.actPowerDownEnergy 9128983770 # Energy for active power-down per rank (pJ) 320system.physmem_0.prePowerDownEnergy 6579538080 # Energy for precharge power-down per rank (pJ) 321system.physmem_0.selfRefreshEnergy 667569876735 # Energy for self refresh per rank (pJ) 322system.physmem_0.totalEnergy 694387365510 # Total energy per rank (pJ) 323system.physmem_0.averagePower 245.657037 # Core power per rank (mW) 324system.physmem_0.totalIdleTime 2815586462334 # Total Idle time Per DRAM Rank 325system.physmem_0.memoryStateTime::IDLE 417040689 # Time in different power states 326system.physmem_0.memoryStateTime::REF 1935564000 # Time in different power states 327system.physmem_0.memoryStateTime::SREF 2778497008500 # Time in different power states 328system.physmem_0.memoryStateTime::PRE_PDN 17134268560 # Time in different power states 329system.physmem_0.memoryStateTime::ACT 8650044977 # Time in different power states 330system.physmem_0.memoryStateTime::ACT_PDN 20019739274 # Time in different power states 331system.physmem_1.actEnergy 288356040 # Energy for activate commands per rank (pJ) 332system.physmem_1.preEnergy 153264870 # Energy for precharge commands per rank (pJ) 333system.physmem_1.readEnergy 659878800 # Energy for read commands per rank (pJ) 334system.physmem_1.writeEnergy 344619180 # Energy for write commands per rank (pJ) 335system.physmem_1.refreshEnergy 4568619120.000001 # Energy for refresh commands per rank (pJ) 336system.physmem_1.actBackEnergy 4738351860 # Energy for active background per rank (pJ) 337system.physmem_1.preBackEnergy 236664480 # Energy for precharge background per rank (pJ) 338system.physmem_1.actPowerDownEnergy 8828064240 # Energy for active power-down per rank (pJ) 339system.physmem_1.prePowerDownEnergy 6766632480 # Energy for precharge power-down per rank (pJ) 340system.physmem_1.selfRefreshEnergy 667633644195 # Energy for self refresh per rank (pJ) 341system.physmem_1.totalEnergy 694220207745 # Total energy per rank (pJ) 342system.physmem_1.averagePower 245.597901 # Core power per rank (mW) 343system.physmem_1.totalIdleTime 2815641624954 # Total Idle time Per DRAM Rank 344system.physmem_1.memoryStateTime::IDLE 407791169 # Time in different power states 345system.physmem_1.memoryStateTime::REF 1940956000 # Time in different power states 346system.physmem_1.memoryStateTime::SREF 2778660280000 # Time in different power states 347system.physmem_1.memoryStateTime::PRE_PDN 17621547350 # Time in different power states 348system.physmem_1.memoryStateTime::ACT 8663293877 # Time in different power states 349system.physmem_1.memoryStateTime::ACT_PDN 19359797604 # Time in different power states 350system.realview.nvmem.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states |
| 365system.realview.nvmem.bytes_read::cpu0.inst 112 # Number of bytes read from this memory 366system.realview.nvmem.bytes_read::cpu1.inst 176 # Number of bytes read from this memory 367system.realview.nvmem.bytes_read::total 288 # Number of bytes read from this memory 368system.realview.nvmem.bytes_inst_read::cpu0.inst 112 # Number of instructions bytes read from this memory 369system.realview.nvmem.bytes_inst_read::cpu1.inst 176 # Number of instructions bytes read from this memory 370system.realview.nvmem.bytes_inst_read::total 288 # Number of instructions bytes read from this memory 371system.realview.nvmem.num_reads::cpu0.inst 7 # Number of read requests responded to by this memory 372system.realview.nvmem.num_reads::cpu1.inst 11 # Number of read requests responded to by this memory 373system.realview.nvmem.num_reads::total 18 # Number of read requests responded to by this memory 374system.realview.nvmem.bw_read::cpu0.inst 40 # Total read bandwidth from this memory (bytes/s) 375system.realview.nvmem.bw_read::cpu1.inst 62 # Total read bandwidth from this memory (bytes/s) 376system.realview.nvmem.bw_read::total 102 # Total read bandwidth from this memory (bytes/s) 377system.realview.nvmem.bw_inst_read::cpu0.inst 40 # Instruction read bandwidth from this memory (bytes/s) 378system.realview.nvmem.bw_inst_read::cpu1.inst 62 # Instruction read bandwidth from this memory (bytes/s) 379system.realview.nvmem.bw_inst_read::total 102 # Instruction read bandwidth from this memory (bytes/s) 380system.realview.nvmem.bw_total::cpu0.inst 40 # Total bandwidth to/from this memory (bytes/s) 381system.realview.nvmem.bw_total::cpu1.inst 62 # Total bandwidth to/from this memory (bytes/s) 382system.realview.nvmem.bw_total::total 102 # Total bandwidth to/from this memory (bytes/s) | 351system.realview.nvmem.bytes_read::cpu0.inst 112 # Number of bytes read from this memory 352system.realview.nvmem.bytes_read::cpu1.inst 176 # Number of bytes read from this memory 353system.realview.nvmem.bytes_read::total 288 # Number of bytes read from this memory 354system.realview.nvmem.bytes_inst_read::cpu0.inst 112 # Number of instructions bytes read from this memory 355system.realview.nvmem.bytes_inst_read::cpu1.inst 176 # Number of instructions bytes read from this memory 356system.realview.nvmem.bytes_inst_read::total 288 # Number of instructions bytes read from this memory 357system.realview.nvmem.num_reads::cpu0.inst 7 # Number of read requests responded to by this memory 358system.realview.nvmem.num_reads::cpu1.inst 11 # Number of read requests responded to by this memory 359system.realview.nvmem.num_reads::total 18 # Number of read requests responded to by this memory 360system.realview.nvmem.bw_read::cpu0.inst 40 # Total read bandwidth from this memory (bytes/s) 361system.realview.nvmem.bw_read::cpu1.inst 62 # Total read bandwidth from this memory (bytes/s) 362system.realview.nvmem.bw_read::total 102 # Total read bandwidth from this memory (bytes/s) 363system.realview.nvmem.bw_inst_read::cpu0.inst 40 # Instruction read bandwidth from this memory (bytes/s) 364system.realview.nvmem.bw_inst_read::cpu1.inst 62 # Instruction read bandwidth from this memory (bytes/s) 365system.realview.nvmem.bw_inst_read::total 102 # Instruction read bandwidth from this memory (bytes/s) 366system.realview.nvmem.bw_total::cpu0.inst 40 # Total bandwidth to/from this memory (bytes/s) 367system.realview.nvmem.bw_total::cpu1.inst 62 # Total bandwidth to/from this memory (bytes/s) 368system.realview.nvmem.bw_total::total 102 # Total bandwidth to/from this memory (bytes/s) |
| 383system.realview.vram.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 384system.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 385system.bridge.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states | 369system.realview.vram.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 370system.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 371system.bridge.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states |
| 386system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). 387system.cf0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). 388system.cf0.dma_read_txs 1 # Number of DMA read transactions (not PRD). 389system.cf0.dma_write_full_pages 540 # Number of full page size DMA writes. 390system.cf0.dma_write_bytes 2318336 # Number of bytes transfered via DMA writes. 391system.cf0.dma_write_txs 631 # Number of DMA write transactions. | 372system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). 373system.cf0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). 374system.cf0.dma_read_txs 1 # Number of DMA read transactions (not PRD). 375system.cf0.dma_write_full_pages 540 # Number of full page size DMA writes. 376system.cf0.dma_write_bytes 2318336 # Number of bytes transfered via DMA writes. 377system.cf0.dma_write_txs 631 # Number of DMA write transactions. |
| 392system.cpu0.branchPred.lookups 53161527 # Number of BP lookups 393system.cpu0.branchPred.condPredicted 24432585 # Number of conditional branches predicted 394system.cpu0.branchPred.condIncorrect 935077 # Number of conditional branches incorrect 395system.cpu0.branchPred.BTBLookups 32150468 # Number of BTB lookups 396system.cpu0.branchPred.BTBHits 13984916 # Number of BTB hits | 378system.cpu0.branchPred.lookups 53099847 # Number of BP lookups 379system.cpu0.branchPred.condPredicted 24413538 # Number of conditional branches predicted 380system.cpu0.branchPred.condIncorrect 933900 # Number of conditional branches incorrect 381system.cpu0.branchPred.BTBLookups 32114969 # Number of BTB lookups 382system.cpu0.branchPred.BTBHits 13973138 # Number of BTB hits |
| 397system.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. | 383system.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. |
| 398system.cpu0.branchPred.BTBHitPct 43.498328 # BTB Hit Percentage 399system.cpu0.branchPred.usedRAS 15489494 # Number of times the RAS was used to get a target. 400system.cpu0.branchPred.RASInCorrect 33173 # Number of incorrect RAS predictions. 401system.cpu0.branchPred.indirectLookups 10133739 # Number of indirect predictor lookups. 402system.cpu0.branchPred.indirectHits 9977658 # Number of indirect target hits. 403system.cpu0.branchPred.indirectMisses 156081 # Number of indirect misses. 404system.cpu0.branchPredindirectMispredicted 49006 # Number of mispredicted indirect branches. | 384system.cpu0.branchPred.BTBHitPct 43.509735 # BTB Hit Percentage 385system.cpu0.branchPred.usedRAS 15469071 # Number of times the RAS was used to get a target. 386system.cpu0.branchPred.RASInCorrect 33231 # Number of incorrect RAS predictions. 387system.cpu0.branchPred.indirectLookups 10119740 # Number of indirect predictor lookups. 388system.cpu0.branchPred.indirectHits 9963994 # Number of indirect target hits. 389system.cpu0.branchPred.indirectMisses 155746 # Number of indirect misses. 390system.cpu0.branchPredindirectMispredicted 49057 # Number of mispredicted indirect branches. |
| 405system.cpu_clk_domain.clock 500 # Clock period in ticks | 391system.cpu_clk_domain.clock 500 # Clock period in ticks |
| 406system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states | 392system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states |
| 407system.cpu0.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 408system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 409system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 410system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 411system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 412system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 413system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 414system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst --- 13 unchanged lines hidden (view full) --- 428system.cpu0.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 429system.cpu0.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 430system.cpu0.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 431system.cpu0.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 432system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 433system.cpu0.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 434system.cpu0.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 435system.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses | 393system.cpu0.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 394system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 395system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 396system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 397system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 398system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 399system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 400system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst --- 13 unchanged lines hidden (view full) --- 414system.cpu0.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 415system.cpu0.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 416system.cpu0.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 417system.cpu0.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 418system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 419system.cpu0.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 420system.cpu0.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 421system.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses |
| 436system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 437system.cpu0.dtb.walker.walks 66483 # Table walker walks requested 438system.cpu0.dtb.walker.walksShort 66483 # Table walker walks initiated with short descriptors 439system.cpu0.dtb.walker.walksShortTerminationLevel::Level1 25519 # Level at which table walker walks with short descriptors terminate 440system.cpu0.dtb.walker.walksShortTerminationLevel::Level2 19054 # Level at which table walker walks with short descriptors terminate 441system.cpu0.dtb.walker.walksSquashedBefore 21910 # Table walks squashed before starting 442system.cpu0.dtb.walker.walkWaitTime::samples 44573 # Table walker wait (enqueue to first request) latency 443system.cpu0.dtb.walker.walkWaitTime::mean 499.046508 # Table walker wait (enqueue to first request) latency 444system.cpu0.dtb.walker.walkWaitTime::stdev 3114.296115 # Table walker wait (enqueue to first request) latency 445system.cpu0.dtb.walker.walkWaitTime::0-8191 43354 97.27% 97.27% # Table walker wait (enqueue to first request) latency 446system.cpu0.dtb.walker.walkWaitTime::8192-16383 917 2.06% 99.32% # Table walker wait (enqueue to first request) latency 447system.cpu0.dtb.walker.walkWaitTime::16384-24575 125 0.28% 99.60% # Table walker wait (enqueue to first request) latency 448system.cpu0.dtb.walker.walkWaitTime::24576-32767 116 0.26% 99.86% # Table walker wait (enqueue to first request) latency 449system.cpu0.dtb.walker.walkWaitTime::32768-40959 24 0.05% 99.92% # Table walker wait (enqueue to first request) latency 450system.cpu0.dtb.walker.walkWaitTime::40960-49151 21 0.05% 99.96% # Table walker wait (enqueue to first request) latency 451system.cpu0.dtb.walker.walkWaitTime::57344-65535 14 0.03% 100.00% # Table walker wait (enqueue to first request) latency | 422system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 423system.cpu0.dtb.walker.walks 65583 # Table walker walks requested 424system.cpu0.dtb.walker.walksShort 65583 # Table walker walks initiated with short descriptors 425system.cpu0.dtb.walker.walksShortTerminationLevel::Level1 25222 # Level at which table walker walks with short descriptors terminate 426system.cpu0.dtb.walker.walksShortTerminationLevel::Level2 18949 # Level at which table walker walks with short descriptors terminate 427system.cpu0.dtb.walker.walksSquashedBefore 21412 # Table walks squashed before starting 428system.cpu0.dtb.walker.walkWaitTime::samples 44171 # Table walker wait (enqueue to first request) latency 429system.cpu0.dtb.walker.walkWaitTime::mean 487.310679 # Table walker wait (enqueue to first request) latency 430system.cpu0.dtb.walker.walkWaitTime::stdev 3087.040611 # Table walker wait (enqueue to first request) latency 431system.cpu0.dtb.walker.walkWaitTime::0-8191 42986 97.32% 97.32% # Table walker wait (enqueue to first request) latency 432system.cpu0.dtb.walker.walkWaitTime::8192-16383 897 2.03% 99.35% # Table walker wait (enqueue to first request) latency 433system.cpu0.dtb.walker.walkWaitTime::16384-24575 125 0.28% 99.63% # Table walker wait (enqueue to first request) latency 434system.cpu0.dtb.walker.walkWaitTime::24576-32767 93 0.21% 99.84% # Table walker wait (enqueue to first request) latency 435system.cpu0.dtb.walker.walkWaitTime::32768-40959 33 0.07% 99.92% # Table walker wait (enqueue to first request) latency 436system.cpu0.dtb.walker.walkWaitTime::40960-49151 20 0.05% 99.96% # Table walker wait (enqueue to first request) latency 437system.cpu0.dtb.walker.walkWaitTime::57344-65535 15 0.03% 100.00% # Table walker wait (enqueue to first request) latency |
| 452system.cpu0.dtb.walker.walkWaitTime::65536-73727 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency 453system.cpu0.dtb.walker.walkWaitTime::73728-81919 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency | 438system.cpu0.dtb.walker.walkWaitTime::65536-73727 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency 439system.cpu0.dtb.walker.walkWaitTime::73728-81919 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency |
| 454system.cpu0.dtb.walker.walkWaitTime::total 44573 # Table walker wait (enqueue to first request) latency 455system.cpu0.dtb.walker.walkCompletionTime::samples 16394 # Table walker service (enqueue to completion) latency 456system.cpu0.dtb.walker.walkCompletionTime::mean 11498.017567 # Table walker service (enqueue to completion) latency 457system.cpu0.dtb.walker.walkCompletionTime::gmean 9809.718618 # Table walker service (enqueue to completion) latency 458system.cpu0.dtb.walker.walkCompletionTime::stdev 10152.442305 # Table walker service (enqueue to completion) latency 459system.cpu0.dtb.walker.walkCompletionTime::0-16383 14883 90.78% 90.78% # Table walker service (enqueue to completion) latency 460system.cpu0.dtb.walker.walkCompletionTime::16384-32767 1339 8.17% 98.95% # Table walker service (enqueue to completion) latency 461system.cpu0.dtb.walker.walkCompletionTime::32768-49151 129 0.79% 99.74% # Table walker service (enqueue to completion) latency 462system.cpu0.dtb.walker.walkCompletionTime::49152-65535 18 0.11% 99.85% # Table walker service (enqueue to completion) latency 463system.cpu0.dtb.walker.walkCompletionTime::98304-114687 2 0.01% 99.86% # Table walker service (enqueue to completion) latency 464system.cpu0.dtb.walker.walkCompletionTime::114688-131071 6 0.04% 99.90% # Table walker service (enqueue to completion) latency 465system.cpu0.dtb.walker.walkCompletionTime::196608-212991 1 0.01% 99.90% # Table walker service (enqueue to completion) latency 466system.cpu0.dtb.walker.walkCompletionTime::245760-262143 16 0.10% 100.00% # Table walker service (enqueue to completion) latency 467system.cpu0.dtb.walker.walkCompletionTime::total 16394 # Table walker service (enqueue to completion) latency 468system.cpu0.dtb.walker.walksPending::samples 86404933652 # Table walker pending requests distribution 469system.cpu0.dtb.walker.walksPending::mean 0.566419 # Table walker pending requests distribution 470system.cpu0.dtb.walker.walksPending::stdev 0.506005 # Table walker pending requests distribution 471system.cpu0.dtb.walker.walksPending::0-1 86345641152 99.93% 99.93% # Table walker pending requests distribution 472system.cpu0.dtb.walker.walksPending::2-3 41095500 0.05% 99.98% # Table walker pending requests distribution 473system.cpu0.dtb.walker.walksPending::4-5 8202000 0.01% 99.99% # Table walker pending requests distribution 474system.cpu0.dtb.walker.walksPending::6-7 4970000 0.01% 99.99% # Table walker pending requests distribution 475system.cpu0.dtb.walker.walksPending::8-9 2695000 0.00% 100.00% # Table walker pending requests distribution 476system.cpu0.dtb.walker.walksPending::10-11 946000 0.00% 100.00% # Table walker pending requests distribution 477system.cpu0.dtb.walker.walksPending::12-13 940000 0.00% 100.00% # Table walker pending requests distribution 478system.cpu0.dtb.walker.walksPending::14-15 429500 0.00% 100.00% # Table walker pending requests distribution 479system.cpu0.dtb.walker.walksPending::16-17 14500 0.00% 100.00% # Table walker pending requests distribution 480system.cpu0.dtb.walker.walksPending::total 86404933652 # Table walker pending requests distribution 481system.cpu0.dtb.walker.walkPageSizes::4K 5203 78.33% 78.33% # Table walker page sizes translated 482system.cpu0.dtb.walker.walkPageSizes::1M 1439 21.67% 100.00% # Table walker page sizes translated 483system.cpu0.dtb.walker.walkPageSizes::total 6642 # Table walker page sizes translated 484system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data 66483 # Table walker requests started/completed, data/inst | 440system.cpu0.dtb.walker.walkWaitTime::total 44171 # Table walker wait (enqueue to first request) latency 441system.cpu0.dtb.walker.walkCompletionTime::samples 16005 # Table walker service (enqueue to completion) latency 442system.cpu0.dtb.walker.walkCompletionTime::mean 11349.047173 # Table walker service (enqueue to completion) latency 443system.cpu0.dtb.walker.walkCompletionTime::gmean 9735.111358 # Table walker service (enqueue to completion) latency 444system.cpu0.dtb.walker.walkCompletionTime::stdev 7638.174811 # Table walker service (enqueue to completion) latency 445system.cpu0.dtb.walker.walkCompletionTime::0-16383 14581 91.10% 91.10% # Table walker service (enqueue to completion) latency 446system.cpu0.dtb.walker.walkCompletionTime::16384-32767 1176 7.35% 98.45% # Table walker service (enqueue to completion) latency 447system.cpu0.dtb.walker.walkCompletionTime::32768-49151 210 1.31% 99.76% # Table walker service (enqueue to completion) latency 448system.cpu0.dtb.walker.walkCompletionTime::49152-65535 16 0.10% 99.86% # Table walker service (enqueue to completion) latency 449system.cpu0.dtb.walker.walkCompletionTime::81920-98303 1 0.01% 99.87% # Table walker service (enqueue to completion) latency 450system.cpu0.dtb.walker.walkCompletionTime::98304-114687 1 0.01% 99.88% # Table walker service (enqueue to completion) latency 451system.cpu0.dtb.walker.walkCompletionTime::114688-131071 7 0.04% 99.92% # Table walker service (enqueue to completion) latency 452system.cpu0.dtb.walker.walkCompletionTime::131072-147455 12 0.07% 99.99% # Table walker service (enqueue to completion) latency 453system.cpu0.dtb.walker.walkCompletionTime::196608-212991 1 0.01% 100.00% # Table walker service (enqueue to completion) latency 454system.cpu0.dtb.walker.walkCompletionTime::total 16005 # Table walker service (enqueue to completion) latency 455system.cpu0.dtb.walker.walksPending::samples 82168586356 # Table walker pending requests distribution 456system.cpu0.dtb.walker.walksPending::mean 0.591771 # Table walker pending requests distribution 457system.cpu0.dtb.walker.walksPending::stdev 0.502145 # Table walker pending requests distribution 458system.cpu0.dtb.walker.walksPending::0-1 82111702356 99.93% 99.93% # Table walker pending requests distribution 459system.cpu0.dtb.walker.walksPending::2-3 39388000 0.05% 99.98% # Table walker pending requests distribution 460system.cpu0.dtb.walker.walksPending::4-5 7963500 0.01% 99.99% # Table walker pending requests distribution 461system.cpu0.dtb.walker.walksPending::6-7 4902500 0.01% 99.99% # Table walker pending requests distribution 462system.cpu0.dtb.walker.walksPending::8-9 2427000 0.00% 100.00% # Table walker pending requests distribution 463system.cpu0.dtb.walker.walksPending::10-11 777000 0.00% 100.00% # Table walker pending requests distribution 464system.cpu0.dtb.walker.walksPending::12-13 938000 0.00% 100.00% # Table walker pending requests distribution 465system.cpu0.dtb.walker.walksPending::14-15 463500 0.00% 100.00% # Table walker pending requests distribution 466system.cpu0.dtb.walker.walksPending::16-17 24500 0.00% 100.00% # Table walker pending requests distribution 467system.cpu0.dtb.walker.walksPending::total 82168586356 # Table walker pending requests distribution 468system.cpu0.dtb.walker.walkPageSizes::4K 5127 78.72% 78.72% # Table walker page sizes translated 469system.cpu0.dtb.walker.walkPageSizes::1M 1386 21.28% 100.00% # Table walker page sizes translated 470system.cpu0.dtb.walker.walkPageSizes::total 6513 # Table walker page sizes translated 471system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data 65583 # Table walker requests started/completed, data/inst |
| 485system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst | 472system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst |
| 486system.cpu0.dtb.walker.walkRequestOrigin_Requested::total 66483 # Table walker requests started/completed, data/inst 487system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data 6642 # Table walker requests started/completed, data/inst | 473system.cpu0.dtb.walker.walkRequestOrigin_Requested::total 65583 # Table walker requests started/completed, data/inst 474system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data 6513 # Table walker requests started/completed, data/inst |
| 488system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst | 475system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst |
| 489system.cpu0.dtb.walker.walkRequestOrigin_Completed::total 6642 # Table walker requests started/completed, data/inst 490system.cpu0.dtb.walker.walkRequestOrigin::total 73125 # Table walker requests started/completed, data/inst | 476system.cpu0.dtb.walker.walkRequestOrigin_Completed::total 6513 # Table walker requests started/completed, data/inst 477system.cpu0.dtb.walker.walkRequestOrigin::total 72096 # Table walker requests started/completed, data/inst |
| 491system.cpu0.dtb.inst_hits 0 # ITB inst hits 492system.cpu0.dtb.inst_misses 0 # ITB inst misses | 478system.cpu0.dtb.inst_hits 0 # ITB inst hits 479system.cpu0.dtb.inst_misses 0 # ITB inst misses |
| 493system.cpu0.dtb.read_hits 23680324 # DTB read hits 494system.cpu0.dtb.read_misses 56461 # DTB read misses 495system.cpu0.dtb.write_hits 17598903 # DTB write hits 496system.cpu0.dtb.write_misses 10022 # DTB write misses | 480system.cpu0.dtb.read_hits 23662283 # DTB read hits 481system.cpu0.dtb.read_misses 55655 # DTB read misses 482system.cpu0.dtb.write_hits 17589226 # DTB write hits 483system.cpu0.dtb.write_misses 9928 # DTB write misses |
| 497system.cpu0.dtb.flush_tlb 66 # Number of times complete TLB was flushed 498system.cpu0.dtb.flush_tlb_mva 917 # Number of times TLB was flushed by MVA 499system.cpu0.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 500system.cpu0.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID | 484system.cpu0.dtb.flush_tlb 66 # Number of times complete TLB was flushed 485system.cpu0.dtb.flush_tlb_mva 917 # Number of times TLB was flushed by MVA 486system.cpu0.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 487system.cpu0.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID |
| 501system.cpu0.dtb.flush_entries 3449 # Number of entries that have been flushed from TLB 502system.cpu0.dtb.align_faults 156 # Number of TLB faults due to alignment restrictions 503system.cpu0.dtb.prefetch_faults 2246 # Number of TLB faults due to prefetch | 488system.cpu0.dtb.flush_entries 3427 # Number of entries that have been flushed from TLB 489system.cpu0.dtb.align_faults 148 # Number of TLB faults due to alignment restrictions 490system.cpu0.dtb.prefetch_faults 2234 # Number of TLB faults due to prefetch |
| 504system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions | 491system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions |
| 505system.cpu0.dtb.perms_faults 902 # Number of TLB faults due to permissions restrictions 506system.cpu0.dtb.read_accesses 23736785 # DTB read accesses 507system.cpu0.dtb.write_accesses 17608925 # DTB write accesses | 492system.cpu0.dtb.perms_faults 915 # Number of TLB faults due to permissions restrictions 493system.cpu0.dtb.read_accesses 23717938 # DTB read accesses 494system.cpu0.dtb.write_accesses 17599154 # DTB write accesses |
| 508system.cpu0.dtb.inst_accesses 0 # ITB inst accesses | 495system.cpu0.dtb.inst_accesses 0 # ITB inst accesses |
| 509system.cpu0.dtb.hits 41279227 # DTB hits 510system.cpu0.dtb.misses 66483 # DTB misses 511system.cpu0.dtb.accesses 41345710 # DTB accesses 512system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states | 496system.cpu0.dtb.hits 41251509 # DTB hits 497system.cpu0.dtb.misses 65583 # DTB misses 498system.cpu0.dtb.accesses 41317092 # DTB accesses 499system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states |
| 513system.cpu0.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 514system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 515system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 516system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 517system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 518system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 519system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 520system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst --- 13 unchanged lines hidden (view full) --- 534system.cpu0.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 535system.cpu0.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 536system.cpu0.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 537system.cpu0.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 538system.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 539system.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits 540system.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses 541system.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses | 500system.cpu0.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 501system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 502system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 503system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 504system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 505system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 506system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 507system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst --- 13 unchanged lines hidden (view full) --- 521system.cpu0.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 522system.cpu0.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 523system.cpu0.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 524system.cpu0.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 525system.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 526system.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits 527system.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses 528system.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses |
| 542system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 543system.cpu0.itb.walker.walks 11041 # Table walker walks requested 544system.cpu0.itb.walker.walksShort 11041 # Table walker walks initiated with short descriptors 545system.cpu0.itb.walker.walksShortTerminationLevel::Level1 4028 # Level at which table walker walks with short descriptors terminate 546system.cpu0.itb.walker.walksShortTerminationLevel::Level2 5930 # Level at which table walker walks with short descriptors terminate 547system.cpu0.itb.walker.walksSquashedBefore 1083 # Table walks squashed before starting 548system.cpu0.itb.walker.walkWaitTime::samples 9958 # Table walker wait (enqueue to first request) latency 549system.cpu0.itb.walker.walkWaitTime::mean 410.574413 # Table walker wait (enqueue to first request) latency 550system.cpu0.itb.walker.walkWaitTime::stdev 2129.037976 # Table walker wait (enqueue to first request) latency 551system.cpu0.itb.walker.walkWaitTime::0-4095 9588 96.28% 96.28% # Table walker wait (enqueue to first request) latency 552system.cpu0.itb.walker.walkWaitTime::4096-8191 186 1.87% 98.15% # Table walker wait (enqueue to first request) latency 553system.cpu0.itb.walker.walkWaitTime::8192-12287 118 1.18% 99.34% # Table walker wait (enqueue to first request) latency 554system.cpu0.itb.walker.walkWaitTime::12288-16383 38 0.38% 99.72% # Table walker wait (enqueue to first request) latency 555system.cpu0.itb.walker.walkWaitTime::16384-20479 5 0.05% 99.77% # Table walker wait (enqueue to first request) latency 556system.cpu0.itb.walker.walkWaitTime::20480-24575 15 0.15% 99.92% # Table walker wait (enqueue to first request) latency 557system.cpu0.itb.walker.walkWaitTime::24576-28671 4 0.04% 99.96% # Table walker wait (enqueue to first request) latency | 529system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 530system.cpu0.itb.walker.walks 10907 # Table walker walks requested 531system.cpu0.itb.walker.walksShort 10907 # Table walker walks initiated with short descriptors 532system.cpu0.itb.walker.walksShortTerminationLevel::Level1 3899 # Level at which table walker walks with short descriptors terminate 533system.cpu0.itb.walker.walksShortTerminationLevel::Level2 5942 # Level at which table walker walks with short descriptors terminate 534system.cpu0.itb.walker.walksSquashedBefore 1066 # Table walks squashed before starting 535system.cpu0.itb.walker.walkWaitTime::samples 9841 # Table walker wait (enqueue to first request) latency 536system.cpu0.itb.walker.walkWaitTime::mean 431.460217 # Table walker wait (enqueue to first request) latency 537system.cpu0.itb.walker.walkWaitTime::stdev 2241.549622 # Table walker wait (enqueue to first request) latency 538system.cpu0.itb.walker.walkWaitTime::0-4095 9464 96.17% 96.17% # Table walker wait (enqueue to first request) latency 539system.cpu0.itb.walker.walkWaitTime::4096-8191 172 1.75% 97.92% # Table walker wait (enqueue to first request) latency 540system.cpu0.itb.walker.walkWaitTime::8192-12287 123 1.25% 99.17% # Table walker wait (enqueue to first request) latency 541system.cpu0.itb.walker.walkWaitTime::12288-16383 49 0.50% 99.66% # Table walker wait (enqueue to first request) latency 542system.cpu0.itb.walker.walkWaitTime::16384-20479 6 0.06% 99.73% # Table walker wait (enqueue to first request) latency 543system.cpu0.itb.walker.walkWaitTime::20480-24575 19 0.19% 99.92% # Table walker wait (enqueue to first request) latency 544system.cpu0.itb.walker.walkWaitTime::24576-28671 3 0.03% 99.95% # Table walker wait (enqueue to first request) latency 545system.cpu0.itb.walker.walkWaitTime::28672-32767 1 0.01% 99.96% # Table walker wait (enqueue to first request) latency |
| 558system.cpu0.itb.walker.walkWaitTime::32768-36863 2 0.02% 99.98% # Table walker wait (enqueue to first request) latency 559system.cpu0.itb.walker.walkWaitTime::36864-40959 1 0.01% 99.99% # Table walker wait (enqueue to first request) latency 560system.cpu0.itb.walker.walkWaitTime::40960-45055 1 0.01% 100.00% # Table walker wait (enqueue to first request) latency | 546system.cpu0.itb.walker.walkWaitTime::32768-36863 2 0.02% 99.98% # Table walker wait (enqueue to first request) latency 547system.cpu0.itb.walker.walkWaitTime::36864-40959 1 0.01% 99.99% # Table walker wait (enqueue to first request) latency 548system.cpu0.itb.walker.walkWaitTime::40960-45055 1 0.01% 100.00% # Table walker wait (enqueue to first request) latency |
| 561system.cpu0.itb.walker.walkWaitTime::total 9958 # Table walker wait (enqueue to first request) latency 562system.cpu0.itb.walker.walkCompletionTime::samples 3663 # Table walker service (enqueue to completion) latency 563system.cpu0.itb.walker.walkCompletionTime::mean 12262.353262 # Table walker service (enqueue to completion) latency 564system.cpu0.itb.walker.walkCompletionTime::gmean 11250.035596 # Table walker service (enqueue to completion) latency 565system.cpu0.itb.walker.walkCompletionTime::stdev 5522.553888 # Table walker service (enqueue to completion) latency 566system.cpu0.itb.walker.walkCompletionTime::0-8191 663 18.10% 18.10% # Table walker service (enqueue to completion) latency 567system.cpu0.itb.walker.walkCompletionTime::8192-16383 2695 73.57% 91.67% # Table walker service (enqueue to completion) latency 568system.cpu0.itb.walker.walkCompletionTime::16384-24575 173 4.72% 96.40% # Table walker service (enqueue to completion) latency 569system.cpu0.itb.walker.walkCompletionTime::24576-32767 79 2.16% 98.55% # Table walker service (enqueue to completion) latency 570system.cpu0.itb.walker.walkCompletionTime::32768-40959 49 1.34% 99.89% # Table walker service (enqueue to completion) latency 571system.cpu0.itb.walker.walkCompletionTime::49152-57343 3 0.08% 99.97% # Table walker service (enqueue to completion) latency | 549system.cpu0.itb.walker.walkWaitTime::total 9841 # Table walker wait (enqueue to first request) latency 550system.cpu0.itb.walker.walkCompletionTime::samples 3645 # Table walker service (enqueue to completion) latency 551system.cpu0.itb.walker.walkCompletionTime::mean 12380.384088 # Table walker service (enqueue to completion) latency 552system.cpu0.itb.walker.walkCompletionTime::gmean 11386.423562 # Table walker service (enqueue to completion) latency 553system.cpu0.itb.walker.walkCompletionTime::stdev 5549.123195 # Table walker service (enqueue to completion) latency 554system.cpu0.itb.walker.walkCompletionTime::0-8191 601 16.49% 16.49% # Table walker service (enqueue to completion) latency 555system.cpu0.itb.walker.walkCompletionTime::8192-16383 2727 74.81% 91.30% # Table walker service (enqueue to completion) latency 556system.cpu0.itb.walker.walkCompletionTime::16384-24575 175 4.80% 96.10% # Table walker service (enqueue to completion) latency 557system.cpu0.itb.walker.walkCompletionTime::24576-32767 87 2.39% 98.49% # Table walker service (enqueue to completion) latency 558system.cpu0.itb.walker.walkCompletionTime::32768-40959 49 1.34% 99.84% # Table walker service (enqueue to completion) latency 559system.cpu0.itb.walker.walkCompletionTime::40960-49151 3 0.08% 99.92% # Table walker service (enqueue to completion) latency 560system.cpu0.itb.walker.walkCompletionTime::57344-65535 1 0.03% 99.95% # Table walker service (enqueue to completion) latency 561system.cpu0.itb.walker.walkCompletionTime::65536-73727 1 0.03% 99.97% # Table walker service (enqueue to completion) latency |
| 572system.cpu0.itb.walker.walkCompletionTime::81920-90111 1 0.03% 100.00% # Table walker service (enqueue to completion) latency | 562system.cpu0.itb.walker.walkCompletionTime::81920-90111 1 0.03% 100.00% # Table walker service (enqueue to completion) latency |
| 573system.cpu0.itb.walker.walkCompletionTime::total 3663 # Table walker service (enqueue to completion) latency 574system.cpu0.itb.walker.walksPending::samples 21980185712 # Table walker pending requests distribution 575system.cpu0.itb.walker.walksPending::mean 0.834654 # Table walker pending requests distribution 576system.cpu0.itb.walker.walksPending::stdev 0.371618 # Table walker pending requests distribution 577system.cpu0.itb.walker.walksPending::0 3635314000 16.54% 16.54% # Table walker pending requests distribution 578system.cpu0.itb.walker.walksPending::1 18343952712 83.46% 100.00% # Table walker pending requests distribution 579system.cpu0.itb.walker.walksPending::2 868500 0.00% 100.00% # Table walker pending requests distribution 580system.cpu0.itb.walker.walksPending::3 50500 0.00% 100.00% # Table walker pending requests distribution 581system.cpu0.itb.walker.walksPending::total 21980185712 # Table walker pending requests distribution 582system.cpu0.itb.walker.walkPageSizes::4K 2243 86.94% 86.94% # Table walker page sizes translated 583system.cpu0.itb.walker.walkPageSizes::1M 337 13.06% 100.00% # Table walker page sizes translated 584system.cpu0.itb.walker.walkPageSizes::total 2580 # Table walker page sizes translated | 563system.cpu0.itb.walker.walkCompletionTime::total 3645 # Table walker service (enqueue to completion) latency 564system.cpu0.itb.walker.walksPending::samples 22038229712 # Table walker pending requests distribution 565system.cpu0.itb.walker.walksPending::mean 0.837207 # Table walker pending requests distribution 566system.cpu0.itb.walker.walksPending::stdev 0.369334 # Table walker pending requests distribution 567system.cpu0.itb.walker.walksPending::0 3588883500 16.28% 16.28% # Table walker pending requests distribution 568system.cpu0.itb.walker.walksPending::1 18448211212 83.71% 99.99% # Table walker pending requests distribution 569system.cpu0.itb.walker.walksPending::2 1065000 0.00% 100.00% # Table walker pending requests distribution 570system.cpu0.itb.walker.walksPending::3 70000 0.00% 100.00% # Table walker pending requests distribution 571system.cpu0.itb.walker.walksPending::total 22038229712 # Table walker pending requests distribution 572system.cpu0.itb.walker.walkPageSizes::4K 2246 87.09% 87.09% # Table walker page sizes translated 573system.cpu0.itb.walker.walkPageSizes::1M 333 12.91% 100.00% # Table walker page sizes translated 574system.cpu0.itb.walker.walkPageSizes::total 2579 # Table walker page sizes translated |
| 585system.cpu0.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst | 575system.cpu0.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst |
| 586system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst 11041 # Table walker requests started/completed, data/inst 587system.cpu0.itb.walker.walkRequestOrigin_Requested::total 11041 # Table walker requests started/completed, data/inst | 576system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst 10907 # Table walker requests started/completed, data/inst 577system.cpu0.itb.walker.walkRequestOrigin_Requested::total 10907 # Table walker requests started/completed, data/inst |
| 588system.cpu0.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst | 578system.cpu0.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst |
| 589system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst 2580 # Table walker requests started/completed, data/inst 590system.cpu0.itb.walker.walkRequestOrigin_Completed::total 2580 # Table walker requests started/completed, data/inst 591system.cpu0.itb.walker.walkRequestOrigin::total 13621 # Table walker requests started/completed, data/inst 592system.cpu0.itb.inst_hits 72829698 # ITB inst hits 593system.cpu0.itb.inst_misses 11041 # ITB inst misses | 579system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst 2579 # Table walker requests started/completed, data/inst 580system.cpu0.itb.walker.walkRequestOrigin_Completed::total 2579 # Table walker requests started/completed, data/inst 581system.cpu0.itb.walker.walkRequestOrigin::total 13486 # Table walker requests started/completed, data/inst 582system.cpu0.itb.inst_hits 72758108 # ITB inst hits 583system.cpu0.itb.inst_misses 10907 # ITB inst misses |
| 594system.cpu0.itb.read_hits 0 # DTB read hits 595system.cpu0.itb.read_misses 0 # DTB read misses 596system.cpu0.itb.write_hits 0 # DTB write hits 597system.cpu0.itb.write_misses 0 # DTB write misses 598system.cpu0.itb.flush_tlb 66 # Number of times complete TLB was flushed 599system.cpu0.itb.flush_tlb_mva 917 # Number of times TLB was flushed by MVA 600system.cpu0.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 601system.cpu0.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID | 584system.cpu0.itb.read_hits 0 # DTB read hits 585system.cpu0.itb.read_misses 0 # DTB read misses 586system.cpu0.itb.write_hits 0 # DTB write hits 587system.cpu0.itb.write_misses 0 # DTB write misses 588system.cpu0.itb.flush_tlb 66 # Number of times complete TLB was flushed 589system.cpu0.itb.flush_tlb_mva 917 # Number of times TLB was flushed by MVA 590system.cpu0.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 591system.cpu0.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID |
| 602system.cpu0.itb.flush_entries 2280 # Number of entries that have been flushed from TLB | 592system.cpu0.itb.flush_entries 2282 # Number of entries that have been flushed from TLB |
| 603system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 604system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 605system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions | 593system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 594system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 595system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions |
| 606system.cpu0.itb.perms_faults 1929 # Number of TLB faults due to permissions restrictions | 596system.cpu0.itb.perms_faults 1937 # Number of TLB faults due to permissions restrictions |
| 607system.cpu0.itb.read_accesses 0 # DTB read accesses 608system.cpu0.itb.write_accesses 0 # DTB write accesses | 597system.cpu0.itb.read_accesses 0 # DTB read accesses 598system.cpu0.itb.write_accesses 0 # DTB write accesses |
| 609system.cpu0.itb.inst_accesses 72840739 # ITB inst accesses 610system.cpu0.itb.hits 72829698 # DTB hits 611system.cpu0.itb.misses 11041 # DTB misses 612system.cpu0.itb.accesses 72840739 # DTB accesses 613system.cpu0.numPwrStateTransitions 3740 # Number of power state transitions 614system.cpu0.pwrStateClkGateDist::samples 1870 # Distribution of time spent in the clock gated state 615system.cpu0.pwrStateClkGateDist::mean 1456796210.372727 # Distribution of time spent in the clock gated state 616system.cpu0.pwrStateClkGateDist::stdev 23672658216.113400 # Distribution of time spent in the clock gated state 617system.cpu0.pwrStateClkGateDist::underflows 1093 58.45% 58.45% # Distribution of time spent in the clock gated state 618system.cpu0.pwrStateClkGateDist::1000-5e+10 772 41.28% 99.73% # Distribution of time spent in the clock gated state 619system.cpu0.pwrStateClkGateDist::1.5e+11-2e+11 1 0.05% 99.79% # Distribution of time spent in the clock gated state 620system.cpu0.pwrStateClkGateDist::4.5e+11-5e+11 4 0.21% 100.00% # Distribution of time spent in the clock gated state | 599system.cpu0.itb.inst_accesses 72769015 # ITB inst accesses 600system.cpu0.itb.hits 72758108 # DTB hits 601system.cpu0.itb.misses 10907 # DTB misses 602system.cpu0.itb.accesses 72769015 # DTB accesses 603system.cpu0.numPwrStateTransitions 3670 # Number of power state transitions 604system.cpu0.pwrStateClkGateDist::samples 1835 # Distribution of time spent in the clock gated state 605system.cpu0.pwrStateClkGateDist::mean 1484523232.318801 # Distribution of time spent in the clock gated state 606system.cpu0.pwrStateClkGateDist::stdev 23903491534.812244 # Distribution of time spent in the clock gated state 607system.cpu0.pwrStateClkGateDist::underflows 1057 57.60% 57.60% # Distribution of time spent in the clock gated state 608system.cpu0.pwrStateClkGateDist::1000-5e+10 773 42.13% 99.73% # Distribution of time spent in the clock gated state 609system.cpu0.pwrStateClkGateDist::1.5e+11-2e+11 1 0.05% 99.78% # Distribution of time spent in the clock gated state 610system.cpu0.pwrStateClkGateDist::4.5e+11-5e+11 4 0.22% 100.00% # Distribution of time spent in the clock gated state |
| 621system.cpu0.pwrStateClkGateDist::min_value 501 # Distribution of time spent in the clock gated state | 611system.cpu0.pwrStateClkGateDist::min_value 501 # Distribution of time spent in the clock gated state |
| 622system.cpu0.pwrStateClkGateDist::max_value 499970757520 # Distribution of time spent in the clock gated state 623system.cpu0.pwrStateClkGateDist::total 1870 # Distribution of time spent in the clock gated state 624system.cpu0.pwrStateResidencyTicks::ON 102386011103 # Cumulative time (in ticks) in various power states 625system.cpu0.pwrStateResidencyTicks::CLK_GATED 2724208913397 # Cumulative time (in ticks) in various power states 626system.cpu0.numCycles 204773026 # number of cpu cycles simulated | 612system.cpu0.pwrStateClkGateDist::max_value 499970835992 # Distribution of time spent in the clock gated state 613system.cpu0.pwrStateClkGateDist::total 1835 # Distribution of time spent in the clock gated state 614system.cpu0.pwrStateResidencyTicks::ON 102553534695 # Cumulative time (in ticks) in various power states 615system.cpu0.pwrStateResidencyTicks::CLK_GATED 2724100131305 # Cumulative time (in ticks) in various power states 616system.cpu0.numCycles 205108250 # number of cpu cycles simulated |
| 627system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started 628system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed | 617system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started 618system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed |
| 629system.cpu0.fetch.icacheStallCycles 20714269 # Number of cycles fetch is stalled on an Icache miss 630system.cpu0.fetch.Insts 196101622 # Number of instructions fetch has processed 631system.cpu0.fetch.Branches 53161527 # Number of branches that fetch encountered 632system.cpu0.fetch.predictedBranches 39452068 # Number of branches that fetch has predicted taken 633system.cpu0.fetch.Cycles 175603283 # Number of cycles fetch has run and was not squashing or blocked 634system.cpu0.fetch.SquashCycles 5698298 # Number of cycles fetch has spent squashing 635system.cpu0.fetch.TlbCycles 148281 # Number of cycles fetch has spent waiting for tlb 636system.cpu0.fetch.MiscStallCycles 57647 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 637system.cpu0.fetch.PendingTrapStallCycles 420719 # Number of stall cycles due to pending traps 638system.cpu0.fetch.PendingQuiesceStallCycles 418648 # Number of stall cycles due to pending quiesce instructions 639system.cpu0.fetch.IcacheWaitRetryStallCycles 100050 # Number of stall cycles due to full MSHR 640system.cpu0.fetch.CacheLines 72829386 # Number of cache lines fetched 641system.cpu0.fetch.IcacheSquashes 258768 # Number of outstanding Icache misses that were squashed 642system.cpu0.fetch.ItlbSquashes 5384 # Number of outstanding ITLB misses that were squashed 643system.cpu0.fetch.rateDist::samples 200312046 # Number of instructions fetched each cycle (Total) 644system.cpu0.fetch.rateDist::mean 1.196487 # Number of instructions fetched each cycle (Total) 645system.cpu0.fetch.rateDist::stdev 1.307164 # Number of instructions fetched each cycle (Total) | 619system.cpu0.fetch.icacheStallCycles 20843459 # Number of cycles fetch is stalled on an Icache miss 620system.cpu0.fetch.Insts 195936196 # Number of instructions fetch has processed 621system.cpu0.fetch.Branches 53099847 # Number of branches that fetch encountered 622system.cpu0.fetch.predictedBranches 39406203 # Number of branches that fetch has predicted taken 623system.cpu0.fetch.Cycles 175823444 # Number of cycles fetch has run and was not squashing or blocked 624system.cpu0.fetch.SquashCycles 5691288 # Number of cycles fetch has spent squashing 625system.cpu0.fetch.TlbCycles 148299 # Number of cycles fetch has spent waiting for tlb 626system.cpu0.fetch.MiscStallCycles 58157 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 627system.cpu0.fetch.PendingTrapStallCycles 416860 # Number of stall cycles due to pending traps 628system.cpu0.fetch.PendingQuiesceStallCycles 413792 # Number of stall cycles due to pending quiesce instructions 629system.cpu0.fetch.IcacheWaitRetryStallCycles 98564 # Number of stall cycles due to full MSHR 630system.cpu0.fetch.CacheLines 72757810 # Number of cache lines fetched 631system.cpu0.fetch.IcacheSquashes 257476 # Number of outstanding Icache misses that were squashed 632system.cpu0.fetch.ItlbSquashes 5315 # Number of outstanding ITLB misses that were squashed 633system.cpu0.fetch.rateDist::samples 200648219 # Number of instructions fetched each cycle (Total) 634system.cpu0.fetch.rateDist::mean 1.193498 # Number of instructions fetched each cycle (Total) 635system.cpu0.fetch.rateDist::stdev 1.306871 # Number of instructions fetched each cycle (Total) |
| 646system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) | 636system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) |
| 647system.cpu0.fetch.rateDist::0 95293979 47.57% 47.57% # Number of instructions fetched each cycle (Total) 648system.cpu0.fetch.rateDist::1 30393228 15.17% 62.75% # Number of instructions fetched each cycle (Total) 649system.cpu0.fetch.rateDist::2 14596992 7.29% 70.03% # Number of instructions fetched each cycle (Total) 650system.cpu0.fetch.rateDist::3 60027847 29.97% 100.00% # Number of instructions fetched each cycle (Total) | 637system.cpu0.fetch.rateDist::0 95712766 47.70% 47.70% # Number of instructions fetched each cycle (Total) 638system.cpu0.fetch.rateDist::1 30373277 15.14% 62.84% # Number of instructions fetched each cycle (Total) 639system.cpu0.fetch.rateDist::2 14586568 7.27% 70.11% # Number of instructions fetched each cycle (Total) 640system.cpu0.fetch.rateDist::3 59975608 29.89% 100.00% # Number of instructions fetched each cycle (Total) |
| 651system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 652system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 653system.cpu0.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total) | 641system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 642system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 643system.cpu0.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total) |
| 654system.cpu0.fetch.rateDist::total 200312046 # Number of instructions fetched each cycle (Total) 655system.cpu0.fetch.branchRate 0.259612 # Number of branch fetches per cycle 656system.cpu0.fetch.rate 0.957654 # Number of inst fetches per cycle 657system.cpu0.decode.IdleCycles 25714917 # Number of cycles decode is idle 658system.cpu0.decode.BlockedCycles 108196913 # Number of cycles decode is blocked 659system.cpu0.decode.RunCycles 58914772 # Number of cycles decode is running 660system.cpu0.decode.UnblockCycles 4966892 # Number of cycles decode is unblocking 661system.cpu0.decode.SquashCycles 2518552 # Number of cycles decode is squashing 662system.cpu0.decode.BranchResolved 3065050 # Number of times decode resolved a branch 663system.cpu0.decode.BranchMispred 334861 # Number of times decode detected a branch misprediction 664system.cpu0.decode.DecodedInsts 154468947 # Number of instructions handled by decode 665system.cpu0.decode.SquashedInsts 3822056 # Number of squashed instructions handled by decode 666system.cpu0.rename.SquashCycles 2518552 # Number of cycles rename is squashing 667system.cpu0.rename.IdleCycles 34338225 # Number of cycles rename is idle 668system.cpu0.rename.BlockCycles 12857218 # Number of cycles rename is blocking 669system.cpu0.rename.serializeStallCycles 83619486 # count of cycles rename stalled for serializing inst 670system.cpu0.rename.RunCycles 55122113 # Number of cycles rename is running 671system.cpu0.rename.UnblockCycles 11856452 # Number of cycles rename is unblocking 672system.cpu0.rename.RenamedInsts 137773765 # Number of instructions processed by rename 673system.cpu0.rename.SquashedInsts 1037168 # Number of squashed instructions processed by rename 674system.cpu0.rename.ROBFullEvents 1494015 # Number of times rename has blocked due to ROB full 675system.cpu0.rename.IQFullEvents 163408 # Number of times rename has blocked due to IQ full 676system.cpu0.rename.LQFullEvents 59807 # Number of times rename has blocked due to LQ full 677system.cpu0.rename.SQFullEvents 7647937 # Number of times rename has blocked due to SQ full 678system.cpu0.rename.RenamedOperands 141868428 # Number of destination operands rename has renamed 679system.cpu0.rename.RenameLookups 635547314 # Number of register rename lookups that rename has made 680system.cpu0.rename.int_rename_lookups 152852010 # Number of integer rename lookups 681system.cpu0.rename.fp_rename_lookups 9442 # Number of floating rename lookups 682system.cpu0.rename.CommittedMaps 130675877 # Number of HB maps that are committed 683system.cpu0.rename.UndoneMaps 11192540 # Number of HB maps that are undone due to squashing 684system.cpu0.rename.serializingInsts 2699923 # count of serializing insts renamed 685system.cpu0.rename.tempSerializingInsts 2556575 # count of temporary serializing insts renamed 686system.cpu0.rename.skidInsts 22590232 # count of insts added to the skid buffer 687system.cpu0.memDep0.insertedLoads 24607184 # Number of loads inserted to the mem dependence unit. 688system.cpu0.memDep0.insertedStores 19088589 # Number of stores inserted to the mem dependence unit. 689system.cpu0.memDep0.conflictingLoads 1696558 # Number of conflicting loads. 690system.cpu0.memDep0.conflictingStores 2229617 # Number of conflicting stores. 691system.cpu0.iq.iqInstsAdded 134839557 # Number of instructions added to the IQ (excludes non-spec) 692system.cpu0.iq.iqNonSpecInstsAdded 1714900 # Number of non-speculative instructions added to the IQ 693system.cpu0.iq.iqInstsIssued 132985122 # Number of instructions issued 694system.cpu0.iq.iqSquashedInstsIssued 452743 # Number of squashed instructions issued 695system.cpu0.iq.iqSquashedInstsExamined 10598058 # Number of squashed instructions iterated over during squash; mainly for profiling 696system.cpu0.iq.iqSquashedOperandsExamined 21682682 # Number of squashed operands that are examined and possibly removed from graph 697system.cpu0.iq.iqSquashedNonSpecRemoved 119247 # Number of squashed non-spec instructions that were removed 698system.cpu0.iq.issued_per_cycle::samples 200312046 # Number of insts issued each cycle 699system.cpu0.iq.issued_per_cycle::mean 0.663890 # Number of insts issued each cycle 700system.cpu0.iq.issued_per_cycle::stdev 0.961819 # Number of insts issued each cycle | 644system.cpu0.fetch.rateDist::total 200648219 # Number of instructions fetched each cycle (Total) 645system.cpu0.fetch.branchRate 0.258887 # Number of branch fetches per cycle 646system.cpu0.fetch.rate 0.955282 # Number of inst fetches per cycle 647system.cpu0.decode.IdleCycles 25818393 # Number of cycles decode is idle 648system.cpu0.decode.BlockedCycles 108480918 # Number of cycles decode is blocked 649system.cpu0.decode.RunCycles 58863420 # Number of cycles decode is running 650system.cpu0.decode.UnblockCycles 4969304 # Number of cycles decode is unblocking 651system.cpu0.decode.SquashCycles 2516184 # Number of cycles decode is squashing 652system.cpu0.decode.BranchResolved 3061987 # Number of times decode resolved a branch 653system.cpu0.decode.BranchMispred 333558 # Number of times decode detected a branch misprediction 654system.cpu0.decode.DecodedInsts 154376244 # Number of instructions handled by decode 655system.cpu0.decode.SquashedInsts 3806825 # Number of squashed instructions handled by decode 656system.cpu0.rename.SquashCycles 2516184 # Number of cycles rename is squashing 657system.cpu0.rename.IdleCycles 34429607 # Number of cycles rename is idle 658system.cpu0.rename.BlockCycles 12873889 # Number of cycles rename is blocking 659system.cpu0.rename.serializeStallCycles 83899455 # count of cycles rename stalled for serializing inst 660system.cpu0.rename.RunCycles 55085453 # Number of cycles rename is running 661system.cpu0.rename.UnblockCycles 11843631 # Number of cycles rename is unblocking 662system.cpu0.rename.RenamedInsts 137696782 # Number of instructions processed by rename 663system.cpu0.rename.SquashedInsts 1037438 # Number of squashed instructions processed by rename 664system.cpu0.rename.ROBFullEvents 1493634 # Number of times rename has blocked due to ROB full 665system.cpu0.rename.IQFullEvents 164344 # Number of times rename has blocked due to IQ full 666system.cpu0.rename.LQFullEvents 57817 # Number of times rename has blocked due to LQ full 667system.cpu0.rename.SQFullEvents 7635337 # Number of times rename has blocked due to SQ full 668system.cpu0.rename.RenamedOperands 141807029 # Number of destination operands rename has renamed 669system.cpu0.rename.RenameLookups 635200062 # Number of register rename lookups that rename has made 670system.cpu0.rename.int_rename_lookups 152788581 # Number of integer rename lookups 671system.cpu0.rename.fp_rename_lookups 9462 # Number of floating rename lookups 672system.cpu0.rename.CommittedMaps 130609661 # Number of HB maps that are committed 673system.cpu0.rename.UndoneMaps 11197357 # Number of HB maps that are undone due to squashing 674system.cpu0.rename.serializingInsts 2697375 # count of serializing insts renamed 675system.cpu0.rename.tempSerializingInsts 2554361 # count of temporary serializing insts renamed 676system.cpu0.rename.skidInsts 22576827 # count of insts added to the skid buffer 677system.cpu0.memDep0.insertedLoads 24592847 # Number of loads inserted to the mem dependence unit. 678system.cpu0.memDep0.insertedStores 19077592 # Number of stores inserted to the mem dependence unit. 679system.cpu0.memDep0.conflictingLoads 1691886 # Number of conflicting loads. 680system.cpu0.memDep0.conflictingStores 2320615 # Number of conflicting stores. 681system.cpu0.iq.iqInstsAdded 134759616 # Number of instructions added to the IQ (excludes non-spec) 682system.cpu0.iq.iqNonSpecInstsAdded 1714081 # Number of non-speculative instructions added to the IQ 683system.cpu0.iq.iqInstsIssued 132897861 # Number of instructions issued 684system.cpu0.iq.iqSquashedInstsIssued 450666 # Number of squashed instructions issued 685system.cpu0.iq.iqSquashedInstsExamined 10595447 # Number of squashed instructions iterated over during squash; mainly for profiling 686system.cpu0.iq.iqSquashedOperandsExamined 21697472 # Number of squashed operands that are examined and possibly removed from graph 687system.cpu0.iq.iqSquashedNonSpecRemoved 119702 # Number of squashed non-spec instructions that were removed 688system.cpu0.iq.issued_per_cycle::samples 200648219 # Number of insts issued each cycle 689system.cpu0.iq.issued_per_cycle::mean 0.662343 # Number of insts issued each cycle 690system.cpu0.iq.issued_per_cycle::stdev 0.961216 # Number of insts issued each cycle |
| 701system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle | 691system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle |
| 702system.cpu0.iq.issued_per_cycle::0 123495652 61.65% 61.65% # Number of insts issued each cycle 703system.cpu0.iq.issued_per_cycle::1 33655276 16.80% 78.45% # Number of insts issued each cycle 704system.cpu0.iq.issued_per_cycle::2 31282184 15.62% 94.07% # Number of insts issued each cycle 705system.cpu0.iq.issued_per_cycle::3 10750314 5.37% 99.44% # Number of insts issued each cycle 706system.cpu0.iq.issued_per_cycle::4 1128564 0.56% 100.00% # Number of insts issued each cycle 707system.cpu0.iq.issued_per_cycle::5 56 0.00% 100.00% # Number of insts issued each cycle | 692system.cpu0.iq.issued_per_cycle::0 123885975 61.74% 61.74% # Number of insts issued each cycle 693system.cpu0.iq.issued_per_cycle::1 33618455 16.75% 78.50% # Number of insts issued each cycle 694system.cpu0.iq.issued_per_cycle::2 31280513 15.59% 94.09% # Number of insts issued each cycle 695system.cpu0.iq.issued_per_cycle::3 10734778 5.35% 99.44% # Number of insts issued each cycle 696system.cpu0.iq.issued_per_cycle::4 1128444 0.56% 100.00% # Number of insts issued each cycle 697system.cpu0.iq.issued_per_cycle::5 54 0.00% 100.00% # Number of insts issued each cycle |
| 708system.cpu0.iq.issued_per_cycle::6 0 0.00% 100.00% # Number of insts issued each cycle 709system.cpu0.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle 710system.cpu0.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle 711system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 712system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 713system.cpu0.iq.issued_per_cycle::max_value 5 # Number of insts issued each cycle | 698system.cpu0.iq.issued_per_cycle::6 0 0.00% 100.00% # Number of insts issued each cycle 699system.cpu0.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle 700system.cpu0.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle 701system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 702system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 703system.cpu0.iq.issued_per_cycle::max_value 5 # Number of insts issued each cycle |
| 714system.cpu0.iq.issued_per_cycle::total 200312046 # Number of insts issued each cycle | 704system.cpu0.iq.issued_per_cycle::total 200648219 # Number of insts issued each cycle |
| 715system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available | 705system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available |
| 716system.cpu0.iq.fu_full::IntAlu 10816144 43.95% 43.95% # attempts to use FU when none available 717system.cpu0.iq.fu_full::IntMult 73 0.00% 43.95% # attempts to use FU when none available 718system.cpu0.iq.fu_full::IntDiv 0 0.00% 43.95% # attempts to use FU when none available 719system.cpu0.iq.fu_full::FloatAdd 0 0.00% 43.95% # attempts to use FU when none available 720system.cpu0.iq.fu_full::FloatCmp 0 0.00% 43.95% # attempts to use FU when none available 721system.cpu0.iq.fu_full::FloatCvt 0 0.00% 43.95% # attempts to use FU when none available 722system.cpu0.iq.fu_full::FloatMult 0 0.00% 43.95% # attempts to use FU when none available 723system.cpu0.iq.fu_full::FloatMultAcc 0 0.00% 43.95% # attempts to use FU when none available 724system.cpu0.iq.fu_full::FloatDiv 0 0.00% 43.95% # attempts to use FU when none available 725system.cpu0.iq.fu_full::FloatMisc 0 0.00% 43.95% # attempts to use FU when none available 726system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 43.95% # attempts to use FU when none available 727system.cpu0.iq.fu_full::SimdAdd 0 0.00% 43.95% # attempts to use FU when none available 728system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 43.95% # attempts to use FU when none available 729system.cpu0.iq.fu_full::SimdAlu 0 0.00% 43.95% # attempts to use FU when none available 730system.cpu0.iq.fu_full::SimdCmp 0 0.00% 43.95% # attempts to use FU when none available 731system.cpu0.iq.fu_full::SimdCvt 0 0.00% 43.95% # attempts to use FU when none available 732system.cpu0.iq.fu_full::SimdMisc 0 0.00% 43.95% # attempts to use FU when none available 733system.cpu0.iq.fu_full::SimdMult 0 0.00% 43.95% # attempts to use FU when none available 734system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 43.95% # attempts to use FU when none available 735system.cpu0.iq.fu_full::SimdShift 0 0.00% 43.95% # attempts to use FU when none available 736system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 43.95% # attempts to use FU when none available 737system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 43.95% # attempts to use FU when none available 738system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 43.95% # attempts to use FU when none available 739system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 43.95% # attempts to use FU when none available 740system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 43.95% # attempts to use FU when none available 741system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 43.95% # attempts to use FU when none available 742system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 43.95% # attempts to use FU when none available 743system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 43.95% # attempts to use FU when none available 744system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 43.95% # attempts to use FU when none available 745system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 43.95% # attempts to use FU when none available 746system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 43.95% # attempts to use FU when none available 747system.cpu0.iq.fu_full::MemRead 5625612 22.86% 66.80% # attempts to use FU when none available 748system.cpu0.iq.fu_full::MemWrite 8160344 33.16% 99.96% # attempts to use FU when none available 749system.cpu0.iq.fu_full::FloatMemRead 2838 0.01% 99.97% # attempts to use FU when none available 750system.cpu0.iq.fu_full::FloatMemWrite 7018 0.03% 100.00% # attempts to use FU when none available | 706system.cpu0.iq.fu_full::IntAlu 10806493 43.96% 43.96% # attempts to use FU when none available 707system.cpu0.iq.fu_full::IntMult 67 0.00% 43.96% # attempts to use FU when none available 708system.cpu0.iq.fu_full::IntDiv 0 0.00% 43.96% # attempts to use FU when none available 709system.cpu0.iq.fu_full::FloatAdd 0 0.00% 43.96% # attempts to use FU when none available 710system.cpu0.iq.fu_full::FloatCmp 0 0.00% 43.96% # attempts to use FU when none available 711system.cpu0.iq.fu_full::FloatCvt 0 0.00% 43.96% # attempts to use FU when none available 712system.cpu0.iq.fu_full::FloatMult 0 0.00% 43.96% # attempts to use FU when none available 713system.cpu0.iq.fu_full::FloatMultAcc 0 0.00% 43.96% # attempts to use FU when none available 714system.cpu0.iq.fu_full::FloatDiv 0 0.00% 43.96% # attempts to use FU when none available 715system.cpu0.iq.fu_full::FloatMisc 0 0.00% 43.96% # attempts to use FU when none available 716system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 43.96% # attempts to use FU when none available 717system.cpu0.iq.fu_full::SimdAdd 0 0.00% 43.96% # attempts to use FU when none available 718system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 43.96% # attempts to use FU when none available 719system.cpu0.iq.fu_full::SimdAlu 0 0.00% 43.96% # attempts to use FU when none available 720system.cpu0.iq.fu_full::SimdCmp 0 0.00% 43.96% # attempts to use FU when none available 721system.cpu0.iq.fu_full::SimdCvt 0 0.00% 43.96% # attempts to use FU when none available 722system.cpu0.iq.fu_full::SimdMisc 0 0.00% 43.96% # attempts to use FU when none available 723system.cpu0.iq.fu_full::SimdMult 0 0.00% 43.96% # attempts to use FU when none available 724system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 43.96% # attempts to use FU when none available 725system.cpu0.iq.fu_full::SimdShift 0 0.00% 43.96% # attempts to use FU when none available 726system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 43.96% # attempts to use FU when none available 727system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 43.96% # attempts to use FU when none available 728system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 43.96% # attempts to use FU when none available 729system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 43.96% # attempts to use FU when none available 730system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 43.96% # attempts to use FU when none available 731system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 43.96% # attempts to use FU when none available 732system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 43.96% # attempts to use FU when none available 733system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 43.96% # attempts to use FU when none available 734system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 43.96% # attempts to use FU when none available 735system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 43.96% # attempts to use FU when none available 736system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 43.96% # attempts to use FU when none available 737system.cpu0.iq.fu_full::MemRead 5620315 22.86% 66.82% # attempts to use FU when none available 738system.cpu0.iq.fu_full::MemWrite 8146085 33.14% 99.96% # attempts to use FU when none available 739system.cpu0.iq.fu_full::FloatMemRead 2848 0.01% 99.97% # attempts to use FU when none available 740system.cpu0.iq.fu_full::FloatMemWrite 7137 0.03% 100.00% # attempts to use FU when none available |
| 751system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 752system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 753system.cpu0.iq.FU_type_0::No_OpClass 2273 0.00% 0.00% # Type of FU issued | 741system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 742system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 743system.cpu0.iq.FU_type_0::No_OpClass 2273 0.00% 0.00% # Type of FU issued |
| 754system.cpu0.iq.FU_type_0::IntAlu 89847428 67.56% 67.56% # Type of FU issued 755system.cpu0.iq.FU_type_0::IntMult 110447 0.08% 67.65% # Type of FU issued | 744system.cpu0.iq.FU_type_0::IntAlu 89788621 67.56% 67.56% # Type of FU issued 745system.cpu0.iq.FU_type_0::IntMult 110178 0.08% 67.65% # Type of FU issued |
| 756system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 67.65% # Type of FU issued 757system.cpu0.iq.FU_type_0::FloatAdd 0 0.00% 67.65% # Type of FU issued 758system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 67.65% # Type of FU issued 759system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 67.65% # Type of FU issued 760system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 67.65% # Type of FU issued 761system.cpu0.iq.FU_type_0::FloatMultAcc 0 0.00% 67.65% # Type of FU issued 762system.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 67.65% # Type of FU issued 763system.cpu0.iq.FU_type_0::FloatMisc 0 0.00% 67.65% # Type of FU issued 764system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 67.65% # Type of FU issued 765system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 67.65% # Type of FU issued 766system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 67.65% # Type of FU issued 767system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 67.65% # Type of FU issued 768system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 67.65% # Type of FU issued 769system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 67.65% # Type of FU issued | 746system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 67.65% # Type of FU issued 747system.cpu0.iq.FU_type_0::FloatAdd 0 0.00% 67.65% # Type of FU issued 748system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 67.65% # Type of FU issued 749system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 67.65% # Type of FU issued 750system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 67.65% # Type of FU issued 751system.cpu0.iq.FU_type_0::FloatMultAcc 0 0.00% 67.65% # Type of FU issued 752system.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 67.65% # Type of FU issued 753system.cpu0.iq.FU_type_0::FloatMisc 0 0.00% 67.65% # Type of FU issued 754system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 67.65% # Type of FU issued 755system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 67.65% # Type of FU issued 756system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 67.65% # Type of FU issued 757system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 67.65% # Type of FU issued 758system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 67.65% # Type of FU issued 759system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 67.65% # Type of FU issued |
| 770system.cpu0.iq.FU_type_0::SimdMisc 1 0.00% 67.65% # Type of FU issued | 760system.cpu0.iq.FU_type_0::SimdMisc 0 0.00% 67.65% # Type of FU issued |
| 771system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 67.65% # Type of FU issued 772system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 67.65% # Type of FU issued 773system.cpu0.iq.FU_type_0::SimdShift 0 0.00% 67.65% # Type of FU issued 774system.cpu0.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.65% # Type of FU issued 775system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 67.65% # Type of FU issued 776system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.65% # Type of FU issued 777system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.65% # Type of FU issued 778system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.65% # Type of FU issued 779system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.65% # Type of FU issued | 761system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 67.65% # Type of FU issued 762system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 67.65% # Type of FU issued 763system.cpu0.iq.FU_type_0::SimdShift 0 0.00% 67.65% # Type of FU issued 764system.cpu0.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.65% # Type of FU issued 765system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 67.65% # Type of FU issued 766system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.65% # Type of FU issued 767system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.65% # Type of FU issued 768system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.65% # Type of FU issued 769system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.65% # Type of FU issued |
| 780system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.65% # Type of FU issued 781system.cpu0.iq.FU_type_0::SimdFloatMisc 7864 0.01% 67.65% # Type of FU issued | 770system.cpu0.iq.FU_type_0::SimdFloatDiv 2 0.00% 67.65% # Type of FU issued 771system.cpu0.iq.FU_type_0::SimdFloatMisc 8088 0.01% 67.65% # Type of FU issued |
| 782system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 67.65% # Type of FU issued | 772system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 67.65% # Type of FU issued |
| 783system.cpu0.iq.FU_type_0::SimdFloatMultAcc 1 0.00% 67.65% # Type of FU issued | 773system.cpu0.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.65% # Type of FU issued |
| 784system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.65% # Type of FU issued | 774system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.65% # Type of FU issued |
| 785system.cpu0.iq.FU_type_0::MemRead 24366318 18.32% 85.98% # Type of FU issued 786system.cpu0.iq.FU_type_0::MemWrite 18639513 14.02% 99.99% # Type of FU issued 787system.cpu0.iq.FU_type_0::FloatMemRead 3092 0.00% 99.99% # Type of FU issued 788system.cpu0.iq.FU_type_0::FloatMemWrite 8185 0.01% 100.00% # Type of FU issued | 775system.cpu0.iq.FU_type_0::MemRead 24348007 18.32% 85.97% # Type of FU issued 776system.cpu0.iq.FU_type_0::MemWrite 18629393 14.02% 99.99% # Type of FU issued 777system.cpu0.iq.FU_type_0::FloatMemRead 3106 0.00% 99.99% # Type of FU issued 778system.cpu0.iq.FU_type_0::FloatMemWrite 8193 0.01% 100.00% # Type of FU issued |
| 789system.cpu0.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 790system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued | 779system.cpu0.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 780system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued |
| 791system.cpu0.iq.FU_type_0::total 132985122 # Type of FU issued 792system.cpu0.iq.rate 0.649427 # Inst issue rate 793system.cpu0.iq.fu_busy_cnt 24612029 # FU busy when requested 794system.cpu0.iq.fu_busy_rate 0.185074 # FU busy rate (busy events/executed inst) 795system.cpu0.iq.int_inst_queue_reads 491314637 # Number of integer instruction queue reads 796system.cpu0.iq.int_inst_queue_writes 147160457 # Number of integer instruction queue writes 797system.cpu0.iq.int_inst_queue_wakeup_accesses 129454820 # Number of integer instruction queue wakeup accesses 798system.cpu0.iq.fp_inst_queue_reads 32424 # Number of floating instruction queue reads 799system.cpu0.iq.fp_inst_queue_writes 11262 # Number of floating instruction queue writes | 781system.cpu0.iq.FU_type_0::total 132897861 # Type of FU issued 782system.cpu0.iq.rate 0.647940 # Inst issue rate 783system.cpu0.iq.fu_busy_cnt 24582945 # FU busy when requested 784system.cpu0.iq.fu_busy_rate 0.184976 # FU busy rate (busy events/executed inst) 785system.cpu0.iq.int_inst_queue_reads 491444928 # Number of integer instruction queue reads 786system.cpu0.iq.int_inst_queue_writes 147076893 # Number of integer instruction queue writes 787system.cpu0.iq.int_inst_queue_wakeup_accesses 129373990 # Number of integer instruction queue wakeup accesses 788system.cpu0.iq.fp_inst_queue_reads 32623 # Number of floating instruction queue reads 789system.cpu0.iq.fp_inst_queue_writes 11320 # Number of floating instruction queue writes |
| 800system.cpu0.iq.fp_inst_queue_wakeup_accesses 9717 # Number of floating instruction queue wakeup accesses | 790system.cpu0.iq.fp_inst_queue_wakeup_accesses 9717 # Number of floating instruction queue wakeup accesses |
| 801system.cpu0.iq.int_alu_accesses 157573738 # Number of integer alu accesses 802system.cpu0.iq.fp_alu_accesses 21140 # Number of floating point alu accesses 803system.cpu0.iew.lsq.thread0.forwLoads 367821 # Number of loads that had data forwarded from stores | 791system.cpu0.iq.int_alu_accesses 157457242 # Number of integer alu accesses 792system.cpu0.iq.fp_alu_accesses 21291 # Number of floating point alu accesses 793system.cpu0.iew.lsq.thread0.forwLoads 367347 # Number of loads that had data forwarded from stores |
| 804system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address | 794system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address |
| 805system.cpu0.iew.lsq.thread0.squashedLoads 1916447 # Number of loads squashed 806system.cpu0.iew.lsq.thread0.ignoredResponses 2461 # Number of memory responses ignored because the instruction is squashed 807system.cpu0.iew.lsq.thread0.memOrderViolation 19267 # Number of memory ordering violations 808system.cpu0.iew.lsq.thread0.squashedStores 901714 # Number of stores squashed | 795system.cpu0.iew.lsq.thread0.squashedLoads 1915298 # Number of loads squashed 796system.cpu0.iew.lsq.thread0.ignoredResponses 2464 # Number of memory responses ignored because the instruction is squashed 797system.cpu0.iew.lsq.thread0.memOrderViolation 19139 # Number of memory ordering violations 798system.cpu0.iew.lsq.thread0.squashedStores 903377 # Number of stores squashed |
| 809system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 810system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding | 799system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 800system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding |
| 811system.cpu0.iew.lsq.thread0.rescheduledLoads 120909 # Number of loads that were rescheduled 812system.cpu0.iew.lsq.thread0.cacheBlocked 362204 # Number of times an access to memory failed due to the cache being blocked | 801system.cpu0.iew.lsq.thread0.rescheduledLoads 121005 # Number of loads that were rescheduled 802system.cpu0.iew.lsq.thread0.cacheBlocked 360360 # Number of times an access to memory failed due to the cache being blocked |
| 813system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle | 803system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle |
| 814system.cpu0.iew.iewSquashCycles 2518552 # Number of cycles IEW is squashing 815system.cpu0.iew.iewBlockCycles 1651189 # Number of cycles IEW is blocking 816system.cpu0.iew.iewUnblockCycles 246744 # Number of cycles IEW is unblocking 817system.cpu0.iew.iewDispatchedInsts 136707359 # Number of instructions dispatched to IQ | 804system.cpu0.iew.iewSquashCycles 2516184 # Number of cycles IEW is squashing 805system.cpu0.iew.iewBlockCycles 1671558 # Number of cycles IEW is blocking 806system.cpu0.iew.iewUnblockCycles 251575 # Number of cycles IEW is unblocking 807system.cpu0.iew.iewDispatchedInsts 136626375 # Number of instructions dispatched to IQ |
| 818system.cpu0.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch | 808system.cpu0.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch |
| 819system.cpu0.iew.iewDispLoadInsts 24607184 # Number of dispatched load instructions 820system.cpu0.iew.iewDispStoreInsts 19088589 # Number of dispatched store instructions 821system.cpu0.iew.iewDispNonSpecInsts 876464 # Number of dispatched non-speculative instructions 822system.cpu0.iew.iewIQFullEvents 27795 # Number of times the IQ has become full, causing a stall 823system.cpu0.iew.iewLSQFullEvents 194810 # Number of times the LSQ has become full, causing a stall 824system.cpu0.iew.memOrderViolationEvents 19267 # Number of memory order violations 825system.cpu0.iew.predictedTakenIncorrect 261441 # Number of branches that were predicted taken incorrectly 826system.cpu0.iew.predictedNotTakenIncorrect 400306 # Number of branches that were predicted not taken incorrectly 827system.cpu0.iew.branchMispredicts 661747 # Number of branch mispredicts detected at execute 828system.cpu0.iew.iewExecutedInsts 131953487 # Number of executed instructions 829system.cpu0.iew.iewExecLoadInsts 23926851 # Number of load instructions executed 830system.cpu0.iew.iewExecSquashedInsts 965274 # Number of squashed instructions skipped in execute | 809system.cpu0.iew.iewDispLoadInsts 24592847 # Number of dispatched load instructions 810system.cpu0.iew.iewDispStoreInsts 19077592 # Number of dispatched store instructions 811system.cpu0.iew.iewDispNonSpecInsts 875905 # Number of dispatched non-speculative instructions 812system.cpu0.iew.iewIQFullEvents 27780 # Number of times the IQ has become full, causing a stall 813system.cpu0.iew.iewLSQFullEvents 199746 # Number of times the LSQ has become full, causing a stall 814system.cpu0.iew.memOrderViolationEvents 19139 # Number of memory order violations 815system.cpu0.iew.predictedTakenIncorrect 262595 # Number of branches that were predicted taken incorrectly 816system.cpu0.iew.predictedNotTakenIncorrect 398520 # Number of branches that were predicted not taken incorrectly 817system.cpu0.iew.branchMispredicts 661115 # Number of branch mispredicts detected at execute 818system.cpu0.iew.iewExecutedInsts 131868425 # Number of executed instructions 819system.cpu0.iew.iewExecLoadInsts 23910267 # Number of load instructions executed 820system.cpu0.iew.iewExecSquashedInsts 963966 # Number of squashed instructions skipped in execute |
| 831system.cpu0.iew.exec_swp 0 # number of swp insts executed | 821system.cpu0.iew.exec_swp 0 # number of swp insts executed |
| 832system.cpu0.iew.exec_nop 152902 # number of nop insts executed 833system.cpu0.iew.exec_refs 42414312 # number of memory reference insts executed 834system.cpu0.iew.exec_branches 25613561 # Number of branches executed 835system.cpu0.iew.exec_stores 18487461 # Number of stores executed 836system.cpu0.iew.exec_rate 0.644389 # Inst execution rate 837system.cpu0.iew.wb_sent 131398392 # cumulative count of insts sent to commit 838system.cpu0.iew.wb_count 129464537 # cumulative count of insts written-back 839system.cpu0.iew.wb_producers 66052971 # num instructions producing a value 840system.cpu0.iew.wb_consumers 106772912 # num instructions consuming a value 841system.cpu0.iew.wb_rate 0.632234 # insts written-back per cycle 842system.cpu0.iew.wb_fanout 0.618630 # average fanout of values written-back 843system.cpu0.commit.commitSquashedInsts 9569777 # The number of squashed insts skipped by commit 844system.cpu0.commit.commitNonSpecStalls 1595653 # The number of times commit has been forced to stall to communicate backwards 845system.cpu0.commit.branchMispredicts 604480 # The number of times a branch was mispredicted 846system.cpu0.commit.committed_per_cycle::samples 197147849 # Number of insts commited each cycle 847system.cpu0.commit.committed_per_cycle::mean 0.639512 # Number of insts commited each cycle 848system.cpu0.commit.committed_per_cycle::stdev 1.336739 # Number of insts commited each cycle | 822system.cpu0.iew.exec_nop 152678 # number of nop insts executed 823system.cpu0.iew.exec_refs 42387378 # number of memory reference insts executed 824system.cpu0.iew.exec_branches 25593933 # Number of branches executed 825system.cpu0.iew.exec_stores 18477111 # Number of stores executed 826system.cpu0.iew.exec_rate 0.642921 # Inst execution rate 827system.cpu0.iew.wb_sent 131315181 # cumulative count of insts sent to commit 828system.cpu0.iew.wb_count 129383707 # cumulative count of insts written-back 829system.cpu0.iew.wb_producers 66018205 # num instructions producing a value 830system.cpu0.iew.wb_consumers 106739719 # num instructions consuming a value 831system.cpu0.iew.wb_rate 0.630807 # insts written-back per cycle 832system.cpu0.iew.wb_fanout 0.618497 # average fanout of values written-back 833system.cpu0.commit.commitSquashedInsts 9567606 # The number of squashed insts skipped by commit 834system.cpu0.commit.commitNonSpecStalls 1594379 # The number of times commit has been forced to stall to communicate backwards 835system.cpu0.commit.branchMispredicts 604440 # The number of times a branch was mispredicted 836system.cpu0.commit.committed_per_cycle::samples 197485844 # Number of insts commited each cycle 837system.cpu0.commit.committed_per_cycle::mean 0.638022 # Number of insts commited each cycle 838system.cpu0.commit.committed_per_cycle::stdev 1.337140 # Number of insts commited each cycle |
| 849system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle | 839system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle |
| 850system.cpu0.commit.committed_per_cycle::0 136598241 69.29% 69.29% # Number of insts commited each cycle 851system.cpu0.commit.committed_per_cycle::1 33559109 17.02% 86.31% # Number of insts commited each cycle 852system.cpu0.commit.committed_per_cycle::2 12649949 6.42% 92.73% # Number of insts commited each cycle 853system.cpu0.commit.committed_per_cycle::3 3238672 1.64% 94.37% # Number of insts commited each cycle 854system.cpu0.commit.committed_per_cycle::4 4912875 2.49% 96.86% # Number of insts commited each cycle 855system.cpu0.commit.committed_per_cycle::5 2898818 1.47% 98.33% # Number of insts commited each cycle 856system.cpu0.commit.committed_per_cycle::6 1203082 0.61% 98.94% # Number of insts commited each cycle 857system.cpu0.commit.committed_per_cycle::7 557487 0.28% 99.22% # Number of insts commited each cycle 858system.cpu0.commit.committed_per_cycle::8 1529616 0.78% 100.00% # Number of insts commited each cycle | 840system.cpu0.commit.committed_per_cycle::0 137054336 69.40% 69.40% # Number of insts commited each cycle 841system.cpu0.commit.committed_per_cycle::1 33455560 16.94% 86.34% # Number of insts commited each cycle 842system.cpu0.commit.committed_per_cycle::2 12646051 6.40% 92.74% # Number of insts commited each cycle 843system.cpu0.commit.committed_per_cycle::3 3243439 1.64% 94.39% # Number of insts commited each cycle 844system.cpu0.commit.committed_per_cycle::4 4914257 2.49% 96.87% # Number of insts commited each cycle 845system.cpu0.commit.committed_per_cycle::5 2777569 1.41% 98.28% # Number of insts commited each cycle 846system.cpu0.commit.committed_per_cycle::6 1312207 0.66% 98.95% # Number of insts commited each cycle 847system.cpu0.commit.committed_per_cycle::7 555201 0.28% 99.23% # Number of insts commited each cycle 848system.cpu0.commit.committed_per_cycle::8 1527224 0.77% 100.00% # Number of insts commited each cycle |
| 859system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 860system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 861system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle | 849system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 850system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 851system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle |
| 862system.cpu0.commit.committed_per_cycle::total 197147849 # Number of insts commited each cycle 863system.cpu0.commit.committedInsts 104125280 # Number of instructions committed 864system.cpu0.commit.committedOps 126078442 # Number of ops (including micro ops) committed | 852system.cpu0.commit.committed_per_cycle::total 197485844 # Number of insts commited each cycle 853system.cpu0.commit.committedInsts 104056922 # Number of instructions committed 854system.cpu0.commit.committedOps 126000293 # Number of ops (including micro ops) committed |
| 865system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed | 855system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed |
| 866system.cpu0.commit.refs 40877611 # Number of memory references committed 867system.cpu0.commit.loads 22690736 # Number of loads committed 868system.cpu0.commit.membars 648887 # Number of memory barriers committed 869system.cpu0.commit.branches 25008531 # Number of branches committed | 856system.cpu0.commit.refs 40851763 # Number of memory references committed 857system.cpu0.commit.loads 22677548 # Number of loads committed 858system.cpu0.commit.membars 647714 # Number of memory barriers committed 859system.cpu0.commit.branches 24989662 # Number of branches committed |
| 870system.cpu0.commit.fp_insts 9708 # Number of committed floating point instructions. | 860system.cpu0.commit.fp_insts 9708 # Number of committed floating point instructions. |
| 871system.cpu0.commit.int_insts 110051272 # Number of committed integer instructions. 872system.cpu0.commit.function_calls 4840996 # Number of function calls committed. | 861system.cpu0.commit.int_insts 109983283 # Number of committed integer instructions. 862system.cpu0.commit.function_calls 4835482 # Number of function calls committed. |
| 873system.cpu0.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction | 863system.cpu0.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction |
| 874system.cpu0.commit.op_class_0::IntAlu 85084925 67.49% 67.49% # Class of committed instruction 875system.cpu0.commit.op_class_0::IntMult 108043 0.09% 67.57% # Class of committed instruction | 864system.cpu0.commit.op_class_0::IntAlu 85032586 67.49% 67.49% # Class of committed instruction 865system.cpu0.commit.op_class_0::IntMult 107857 0.09% 67.57% # Class of committed instruction |
| 876system.cpu0.commit.op_class_0::IntDiv 0 0.00% 67.57% # Class of committed instruction 877system.cpu0.commit.op_class_0::FloatAdd 0 0.00% 67.57% # Class of committed instruction 878system.cpu0.commit.op_class_0::FloatCmp 0 0.00% 67.57% # Class of committed instruction 879system.cpu0.commit.op_class_0::FloatCvt 0 0.00% 67.57% # Class of committed instruction 880system.cpu0.commit.op_class_0::FloatMult 0 0.00% 67.57% # Class of committed instruction 881system.cpu0.commit.op_class_0::FloatMultAcc 0 0.00% 67.57% # Class of committed instruction 882system.cpu0.commit.op_class_0::FloatDiv 0 0.00% 67.57% # Class of committed instruction 883system.cpu0.commit.op_class_0::FloatMisc 0 0.00% 67.57% # Class of committed instruction --- 9 unchanged lines hidden (view full) --- 893system.cpu0.commit.op_class_0::SimdShift 0 0.00% 67.57% # Class of committed instruction 894system.cpu0.commit.op_class_0::SimdShiftAcc 0 0.00% 67.57% # Class of committed instruction 895system.cpu0.commit.op_class_0::SimdSqrt 0 0.00% 67.57% # Class of committed instruction 896system.cpu0.commit.op_class_0::SimdFloatAdd 0 0.00% 67.57% # Class of committed instruction 897system.cpu0.commit.op_class_0::SimdFloatAlu 0 0.00% 67.57% # Class of committed instruction 898system.cpu0.commit.op_class_0::SimdFloatCmp 0 0.00% 67.57% # Class of committed instruction 899system.cpu0.commit.op_class_0::SimdFloatCvt 0 0.00% 67.57% # Class of committed instruction 900system.cpu0.commit.op_class_0::SimdFloatDiv 0 0.00% 67.57% # Class of committed instruction | 866system.cpu0.commit.op_class_0::IntDiv 0 0.00% 67.57% # Class of committed instruction 867system.cpu0.commit.op_class_0::FloatAdd 0 0.00% 67.57% # Class of committed instruction 868system.cpu0.commit.op_class_0::FloatCmp 0 0.00% 67.57% # Class of committed instruction 869system.cpu0.commit.op_class_0::FloatCvt 0 0.00% 67.57% # Class of committed instruction 870system.cpu0.commit.op_class_0::FloatMult 0 0.00% 67.57% # Class of committed instruction 871system.cpu0.commit.op_class_0::FloatMultAcc 0 0.00% 67.57% # Class of committed instruction 872system.cpu0.commit.op_class_0::FloatDiv 0 0.00% 67.57% # Class of committed instruction 873system.cpu0.commit.op_class_0::FloatMisc 0 0.00% 67.57% # Class of committed instruction --- 9 unchanged lines hidden (view full) --- 883system.cpu0.commit.op_class_0::SimdShift 0 0.00% 67.57% # Class of committed instruction 884system.cpu0.commit.op_class_0::SimdShiftAcc 0 0.00% 67.57% # Class of committed instruction 885system.cpu0.commit.op_class_0::SimdSqrt 0 0.00% 67.57% # Class of committed instruction 886system.cpu0.commit.op_class_0::SimdFloatAdd 0 0.00% 67.57% # Class of committed instruction 887system.cpu0.commit.op_class_0::SimdFloatAlu 0 0.00% 67.57% # Class of committed instruction 888system.cpu0.commit.op_class_0::SimdFloatCmp 0 0.00% 67.57% # Class of committed instruction 889system.cpu0.commit.op_class_0::SimdFloatCvt 0 0.00% 67.57% # Class of committed instruction 890system.cpu0.commit.op_class_0::SimdFloatDiv 0 0.00% 67.57% # Class of committed instruction |
| 901system.cpu0.commit.op_class_0::SimdFloatMisc 7863 0.01% 67.58% # Class of committed instruction | 891system.cpu0.commit.op_class_0::SimdFloatMisc 8087 0.01% 67.58% # Class of committed instruction |
| 902system.cpu0.commit.op_class_0::SimdFloatMult 0 0.00% 67.58% # Class of committed instruction 903system.cpu0.commit.op_class_0::SimdFloatMultAcc 0 0.00% 67.58% # Class of committed instruction 904system.cpu0.commit.op_class_0::SimdFloatSqrt 0 0.00% 67.58% # Class of committed instruction | 892system.cpu0.commit.op_class_0::SimdFloatMult 0 0.00% 67.58% # Class of committed instruction 893system.cpu0.commit.op_class_0::SimdFloatMultAcc 0 0.00% 67.58% # Class of committed instruction 894system.cpu0.commit.op_class_0::SimdFloatSqrt 0 0.00% 67.58% # Class of committed instruction |
| 905system.cpu0.commit.op_class_0::MemRead 22688480 18.00% 85.57% # Class of committed instruction 906system.cpu0.commit.op_class_0::MemWrite 18179427 14.42% 99.99% # Class of committed instruction | 895system.cpu0.commit.op_class_0::MemRead 22675292 18.00% 85.57% # Class of committed instruction 896system.cpu0.commit.op_class_0::MemWrite 18166767 14.42% 99.99% # Class of committed instruction |
| 907system.cpu0.commit.op_class_0::FloatMemRead 2256 0.00% 99.99% # Class of committed instruction 908system.cpu0.commit.op_class_0::FloatMemWrite 7448 0.01% 100.00% # Class of committed instruction 909system.cpu0.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction 910system.cpu0.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction | 897system.cpu0.commit.op_class_0::FloatMemRead 2256 0.00% 99.99% # Class of committed instruction 898system.cpu0.commit.op_class_0::FloatMemWrite 7448 0.01% 100.00% # Class of committed instruction 899system.cpu0.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction 900system.cpu0.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction |
| 911system.cpu0.commit.op_class_0::total 126078442 # Class of committed instruction 912system.cpu0.commit.bw_lim_events 1529616 # number cycles where commit BW limit reached 913system.cpu0.rob.rob_reads 307952651 # The number of ROB reads 914system.cpu0.rob.rob_writes 274451297 # The number of ROB writes 915system.cpu0.timesIdled 137106 # Number of times that the entire CPU went into an idle state and unscheduled itself 916system.cpu0.idleCycles 4460980 # Total number of cycles that the CPU has spent unscheduled due to idling 917system.cpu0.quiesceCycles 5448417066 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 918system.cpu0.committedInsts 104003228 # Number of Instructions Simulated 919system.cpu0.committedOps 125956390 # Number of Ops (including micro ops) Simulated 920system.cpu0.cpi 1.968910 # CPI: Cycles Per Instruction 921system.cpu0.cpi_total 1.968910 # CPI: Total CPI of All Threads 922system.cpu0.ipc 0.507895 # IPC: Instructions Per Cycle 923system.cpu0.ipc_total 0.507895 # IPC: Total IPC of All Threads 924system.cpu0.int_regfile_reads 142940096 # number of integer regfile reads 925system.cpu0.int_regfile_writes 81795281 # number of integer regfile writes 926system.cpu0.fp_regfile_reads 8197 # number of floating regfile reads 927system.cpu0.fp_regfile_writes 2264 # number of floating regfile writes 928system.cpu0.cc_regfile_reads 465685860 # number of cc regfile reads 929system.cpu0.cc_regfile_writes 49834738 # number of cc regfile writes 930system.cpu0.misc_regfile_reads 394201898 # number of misc regfile reads 931system.cpu0.misc_regfile_writes 1226279 # number of misc regfile writes 932system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 933system.cpu0.dcache.tags.replacements 711042 # number of replacements 934system.cpu0.dcache.tags.tagsinuse 497.782039 # Cycle average of tags in use 935system.cpu0.dcache.tags.total_refs 37710898 # Total number of references to valid blocks. 936system.cpu0.dcache.tags.sampled_refs 711554 # Sample count of references to valid blocks. 937system.cpu0.dcache.tags.avg_refs 52.997943 # Average number of references to valid blocks. | 901system.cpu0.commit.op_class_0::total 126000293 # Class of committed instruction 902system.cpu0.commit.bw_lim_events 1527224 # number cycles where commit BW limit reached 903system.cpu0.rob.rob_reads 308240127 # The number of ROB reads 904system.cpu0.rob.rob_writes 274288918 # The number of ROB writes 905system.cpu0.timesIdled 136024 # Number of times that the entire CPU went into an idle state and unscheduled itself 906system.cpu0.idleCycles 4460031 # Total number of cycles that the CPU has spent unscheduled due to idling 907system.cpu0.quiesceCycles 5448199500 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 908system.cpu0.committedInsts 103934870 # Number of Instructions Simulated 909system.cpu0.committedOps 125878241 # Number of Ops (including micro ops) Simulated 910system.cpu0.cpi 1.973431 # CPI: Cycles Per Instruction 911system.cpu0.cpi_total 1.973431 # CPI: Total CPI of All Threads 912system.cpu0.ipc 0.506732 # IPC: Instructions Per Cycle 913system.cpu0.ipc_total 0.506732 # IPC: Total IPC of All Threads 914system.cpu0.int_regfile_reads 142861191 # number of integer regfile reads 915system.cpu0.int_regfile_writes 81742978 # number of integer regfile writes 916system.cpu0.fp_regfile_reads 8188 # number of floating regfile reads 917system.cpu0.fp_regfile_writes 2265 # number of floating regfile writes 918system.cpu0.cc_regfile_reads 465378109 # number of cc regfile reads 919system.cpu0.cc_regfile_writes 49818068 # number of cc regfile writes 920system.cpu0.misc_regfile_reads 395692849 # number of misc regfile reads 921system.cpu0.misc_regfile_writes 1225433 # number of misc regfile writes 922system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 923system.cpu0.dcache.tags.replacements 712812 # number of replacements 924system.cpu0.dcache.tags.tagsinuse 499.246418 # Cycle average of tags in use 925system.cpu0.dcache.tags.total_refs 37680999 # Total number of references to valid blocks. 926system.cpu0.dcache.tags.sampled_refs 713324 # Sample count of references to valid blocks. 927system.cpu0.dcache.tags.avg_refs 52.824522 # Average number of references to valid blocks. |
| 938system.cpu0.dcache.tags.warmup_cycle 296154500 # Cycle when the warmup percentage was hit. | 928system.cpu0.dcache.tags.warmup_cycle 296154500 # Cycle when the warmup percentage was hit. |
| 939system.cpu0.dcache.tags.occ_blocks::cpu0.data 497.782039 # Average occupied blocks per requestor 940system.cpu0.dcache.tags.occ_percent::cpu0.data 0.972231 # Average percentage of cache occupancy 941system.cpu0.dcache.tags.occ_percent::total 0.972231 # Average percentage of cache occupancy | 929system.cpu0.dcache.tags.occ_blocks::cpu0.data 499.246418 # Average occupied blocks per requestor 930system.cpu0.dcache.tags.occ_percent::cpu0.data 0.975091 # Average percentage of cache occupancy 931system.cpu0.dcache.tags.occ_percent::total 0.975091 # Average percentage of cache occupancy |
| 942system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id | 932system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id |
| 943system.cpu0.dcache.tags.age_task_id_blocks_1024::0 177 # Occupied blocks per task id 944system.cpu0.dcache.tags.age_task_id_blocks_1024::1 321 # Occupied blocks per task id 945system.cpu0.dcache.tags.age_task_id_blocks_1024::2 14 # Occupied blocks per task id | 933system.cpu0.dcache.tags.age_task_id_blocks_1024::0 174 # Occupied blocks per task id 934system.cpu0.dcache.tags.age_task_id_blocks_1024::1 312 # Occupied blocks per task id 935system.cpu0.dcache.tags.age_task_id_blocks_1024::2 26 # Occupied blocks per task id |
| 946system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id | 936system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id |
| 947system.cpu0.dcache.tags.tag_accesses 81278285 # Number of tag accesses 948system.cpu0.dcache.tags.data_accesses 81278285 # Number of data accesses 949system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 950system.cpu0.dcache.ReadReq_hits::cpu0.data 21483760 # number of ReadReq hits 951system.cpu0.dcache.ReadReq_hits::total 21483760 # number of ReadReq hits 952system.cpu0.dcache.WriteReq_hits::cpu0.data 15003255 # number of WriteReq hits 953system.cpu0.dcache.WriteReq_hits::total 15003255 # number of WriteReq hits 954system.cpu0.dcache.SoftPFReq_hits::cpu0.data 307803 # number of SoftPFReq hits 955system.cpu0.dcache.SoftPFReq_hits::total 307803 # number of SoftPFReq hits 956system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 363087 # number of LoadLockedReq hits 957system.cpu0.dcache.LoadLockedReq_hits::total 363087 # number of LoadLockedReq hits 958system.cpu0.dcache.StoreCondReq_hits::cpu0.data 361616 # number of StoreCondReq hits 959system.cpu0.dcache.StoreCondReq_hits::total 361616 # number of StoreCondReq hits 960system.cpu0.dcache.demand_hits::cpu0.data 36487015 # number of demand (read+write) hits 961system.cpu0.dcache.demand_hits::total 36487015 # number of demand (read+write) hits 962system.cpu0.dcache.overall_hits::cpu0.data 36794818 # number of overall hits 963system.cpu0.dcache.overall_hits::total 36794818 # number of overall hits 964system.cpu0.dcache.ReadReq_misses::cpu0.data 647587 # number of ReadReq misses 965system.cpu0.dcache.ReadReq_misses::total 647587 # number of ReadReq misses 966system.cpu0.dcache.WriteReq_misses::cpu0.data 1894796 # number of WriteReq misses 967system.cpu0.dcache.WriteReq_misses::total 1894796 # number of WriteReq misses 968system.cpu0.dcache.SoftPFReq_misses::cpu0.data 148778 # number of SoftPFReq misses 969system.cpu0.dcache.SoftPFReq_misses::total 148778 # number of SoftPFReq misses 970system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 25560 # number of LoadLockedReq misses 971system.cpu0.dcache.LoadLockedReq_misses::total 25560 # number of LoadLockedReq misses 972system.cpu0.dcache.StoreCondReq_misses::cpu0.data 20165 # number of StoreCondReq misses 973system.cpu0.dcache.StoreCondReq_misses::total 20165 # number of StoreCondReq misses 974system.cpu0.dcache.demand_misses::cpu0.data 2542383 # number of demand (read+write) misses 975system.cpu0.dcache.demand_misses::total 2542383 # number of demand (read+write) misses 976system.cpu0.dcache.overall_misses::cpu0.data 2691161 # number of overall misses 977system.cpu0.dcache.overall_misses::total 2691161 # number of overall misses 978system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 9361035000 # number of ReadReq miss cycles 979system.cpu0.dcache.ReadReq_miss_latency::total 9361035000 # number of ReadReq miss cycles 980system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 33017805879 # number of WriteReq miss cycles 981system.cpu0.dcache.WriteReq_miss_latency::total 33017805879 # number of WriteReq miss cycles 982system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 412521000 # number of LoadLockedReq miss cycles 983system.cpu0.dcache.LoadLockedReq_miss_latency::total 412521000 # number of LoadLockedReq miss cycles 984system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 476921000 # number of StoreCondReq miss cycles 985system.cpu0.dcache.StoreCondReq_miss_latency::total 476921000 # number of StoreCondReq miss cycles 986system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data 443000 # number of StoreCondFailReq miss cycles 987system.cpu0.dcache.StoreCondFailReq_miss_latency::total 443000 # number of StoreCondFailReq miss cycles 988system.cpu0.dcache.demand_miss_latency::cpu0.data 42378840879 # number of demand (read+write) miss cycles 989system.cpu0.dcache.demand_miss_latency::total 42378840879 # number of demand (read+write) miss cycles 990system.cpu0.dcache.overall_miss_latency::cpu0.data 42378840879 # number of overall miss cycles 991system.cpu0.dcache.overall_miss_latency::total 42378840879 # number of overall miss cycles 992system.cpu0.dcache.ReadReq_accesses::cpu0.data 22131347 # number of ReadReq accesses(hits+misses) 993system.cpu0.dcache.ReadReq_accesses::total 22131347 # number of ReadReq accesses(hits+misses) 994system.cpu0.dcache.WriteReq_accesses::cpu0.data 16898051 # number of WriteReq accesses(hits+misses) 995system.cpu0.dcache.WriteReq_accesses::total 16898051 # number of WriteReq accesses(hits+misses) 996system.cpu0.dcache.SoftPFReq_accesses::cpu0.data 456581 # number of SoftPFReq accesses(hits+misses) 997system.cpu0.dcache.SoftPFReq_accesses::total 456581 # number of SoftPFReq accesses(hits+misses) 998system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 388647 # number of LoadLockedReq accesses(hits+misses) 999system.cpu0.dcache.LoadLockedReq_accesses::total 388647 # number of LoadLockedReq accesses(hits+misses) 1000system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 381781 # number of StoreCondReq accesses(hits+misses) 1001system.cpu0.dcache.StoreCondReq_accesses::total 381781 # number of StoreCondReq accesses(hits+misses) 1002system.cpu0.dcache.demand_accesses::cpu0.data 39029398 # number of demand (read+write) accesses 1003system.cpu0.dcache.demand_accesses::total 39029398 # number of demand (read+write) accesses 1004system.cpu0.dcache.overall_accesses::cpu0.data 39485979 # number of overall (read+write) accesses 1005system.cpu0.dcache.overall_accesses::total 39485979 # number of overall (read+write) accesses 1006system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.029261 # miss rate for ReadReq accesses 1007system.cpu0.dcache.ReadReq_miss_rate::total 0.029261 # miss rate for ReadReq accesses 1008system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.112131 # miss rate for WriteReq accesses 1009system.cpu0.dcache.WriteReq_miss_rate::total 0.112131 # miss rate for WriteReq accesses 1010system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data 0.325852 # miss rate for SoftPFReq accesses 1011system.cpu0.dcache.SoftPFReq_miss_rate::total 0.325852 # miss rate for SoftPFReq accesses 1012system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.065767 # miss rate for LoadLockedReq accesses 1013system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.065767 # miss rate for LoadLockedReq accesses 1014system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.052818 # miss rate for StoreCondReq accesses 1015system.cpu0.dcache.StoreCondReq_miss_rate::total 0.052818 # miss rate for StoreCondReq accesses 1016system.cpu0.dcache.demand_miss_rate::cpu0.data 0.065140 # miss rate for demand accesses 1017system.cpu0.dcache.demand_miss_rate::total 0.065140 # miss rate for demand accesses 1018system.cpu0.dcache.overall_miss_rate::cpu0.data 0.068155 # miss rate for overall accesses 1019system.cpu0.dcache.overall_miss_rate::total 0.068155 # miss rate for overall accesses 1020system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14455.254661 # average ReadReq miss latency 1021system.cpu0.dcache.ReadReq_avg_miss_latency::total 14455.254661 # average ReadReq miss latency 1022system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 17425.520150 # average WriteReq miss latency 1023system.cpu0.dcache.WriteReq_avg_miss_latency::total 17425.520150 # average WriteReq miss latency 1024system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 16139.319249 # average LoadLockedReq miss latency 1025system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 16139.319249 # average LoadLockedReq miss latency 1026system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 23650.929829 # average StoreCondReq miss latency 1027system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 23650.929829 # average StoreCondReq miss latency | 937system.cpu0.dcache.tags.tag_accesses 81225267 # Number of tag accesses 938system.cpu0.dcache.tags.data_accesses 81225267 # Number of data accesses 939system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 940system.cpu0.dcache.ReadReq_hits::cpu0.data 21467047 # number of ReadReq hits 941system.cpu0.dcache.ReadReq_hits::total 21467047 # number of ReadReq hits 942system.cpu0.dcache.WriteReq_hits::cpu0.data 14989931 # number of WriteReq hits 943system.cpu0.dcache.WriteReq_hits::total 14989931 # number of WriteReq hits 944system.cpu0.dcache.SoftPFReq_hits::cpu0.data 307917 # number of SoftPFReq hits 945system.cpu0.dcache.SoftPFReq_hits::total 307917 # number of SoftPFReq hits 946system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 363108 # number of LoadLockedReq hits 947system.cpu0.dcache.LoadLockedReq_hits::total 363108 # number of LoadLockedReq hits 948system.cpu0.dcache.StoreCondReq_hits::cpu0.data 361279 # number of StoreCondReq hits 949system.cpu0.dcache.StoreCondReq_hits::total 361279 # number of StoreCondReq hits 950system.cpu0.dcache.demand_hits::cpu0.data 36456978 # number of demand (read+write) hits 951system.cpu0.dcache.demand_hits::total 36456978 # number of demand (read+write) hits 952system.cpu0.dcache.overall_hits::cpu0.data 36764895 # number of overall hits 953system.cpu0.dcache.overall_hits::total 36764895 # number of overall hits 954system.cpu0.dcache.ReadReq_misses::cpu0.data 649306 # number of ReadReq misses 955system.cpu0.dcache.ReadReq_misses::total 649306 # number of ReadReq misses 956system.cpu0.dcache.WriteReq_misses::cpu0.data 1896144 # number of WriteReq misses 957system.cpu0.dcache.WriteReq_misses::total 1896144 # number of WriteReq misses 958system.cpu0.dcache.SoftPFReq_misses::cpu0.data 148546 # number of SoftPFReq misses 959system.cpu0.dcache.SoftPFReq_misses::total 148546 # number of SoftPFReq misses 960system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 25295 # number of LoadLockedReq misses 961system.cpu0.dcache.LoadLockedReq_misses::total 25295 # number of LoadLockedReq misses 962system.cpu0.dcache.StoreCondReq_misses::cpu0.data 20257 # number of StoreCondReq misses 963system.cpu0.dcache.StoreCondReq_misses::total 20257 # number of StoreCondReq misses 964system.cpu0.dcache.demand_misses::cpu0.data 2545450 # number of demand (read+write) misses 965system.cpu0.dcache.demand_misses::total 2545450 # number of demand (read+write) misses 966system.cpu0.dcache.overall_misses::cpu0.data 2693996 # number of overall misses 967system.cpu0.dcache.overall_misses::total 2693996 # number of overall misses 968system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 9384044500 # number of ReadReq miss cycles 969system.cpu0.dcache.ReadReq_miss_latency::total 9384044500 # number of ReadReq miss cycles 970system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 32956196365 # number of WriteReq miss cycles 971system.cpu0.dcache.WriteReq_miss_latency::total 32956196365 # number of WriteReq miss cycles 972system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 411578000 # number of LoadLockedReq miss cycles 973system.cpu0.dcache.LoadLockedReq_miss_latency::total 411578000 # number of LoadLockedReq miss cycles 974system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 478843500 # number of StoreCondReq miss cycles 975system.cpu0.dcache.StoreCondReq_miss_latency::total 478843500 # number of StoreCondReq miss cycles 976system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data 432000 # number of StoreCondFailReq miss cycles 977system.cpu0.dcache.StoreCondFailReq_miss_latency::total 432000 # number of StoreCondFailReq miss cycles 978system.cpu0.dcache.demand_miss_latency::cpu0.data 42340240865 # number of demand (read+write) miss cycles 979system.cpu0.dcache.demand_miss_latency::total 42340240865 # number of demand (read+write) miss cycles 980system.cpu0.dcache.overall_miss_latency::cpu0.data 42340240865 # number of overall miss cycles 981system.cpu0.dcache.overall_miss_latency::total 42340240865 # number of overall miss cycles 982system.cpu0.dcache.ReadReq_accesses::cpu0.data 22116353 # number of ReadReq accesses(hits+misses) 983system.cpu0.dcache.ReadReq_accesses::total 22116353 # number of ReadReq accesses(hits+misses) 984system.cpu0.dcache.WriteReq_accesses::cpu0.data 16886075 # number of WriteReq accesses(hits+misses) 985system.cpu0.dcache.WriteReq_accesses::total 16886075 # number of WriteReq accesses(hits+misses) 986system.cpu0.dcache.SoftPFReq_accesses::cpu0.data 456463 # number of SoftPFReq accesses(hits+misses) 987system.cpu0.dcache.SoftPFReq_accesses::total 456463 # number of SoftPFReq accesses(hits+misses) 988system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 388403 # number of LoadLockedReq accesses(hits+misses) 989system.cpu0.dcache.LoadLockedReq_accesses::total 388403 # number of LoadLockedReq accesses(hits+misses) 990system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 381536 # number of StoreCondReq accesses(hits+misses) 991system.cpu0.dcache.StoreCondReq_accesses::total 381536 # number of StoreCondReq accesses(hits+misses) 992system.cpu0.dcache.demand_accesses::cpu0.data 39002428 # number of demand (read+write) accesses 993system.cpu0.dcache.demand_accesses::total 39002428 # number of demand (read+write) accesses 994system.cpu0.dcache.overall_accesses::cpu0.data 39458891 # number of overall (read+write) accesses 995system.cpu0.dcache.overall_accesses::total 39458891 # number of overall (read+write) accesses 996system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.029359 # miss rate for ReadReq accesses 997system.cpu0.dcache.ReadReq_miss_rate::total 0.029359 # miss rate for ReadReq accesses 998system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.112290 # miss rate for WriteReq accesses 999system.cpu0.dcache.WriteReq_miss_rate::total 0.112290 # miss rate for WriteReq accesses 1000system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data 0.325428 # miss rate for SoftPFReq accesses 1001system.cpu0.dcache.SoftPFReq_miss_rate::total 0.325428 # miss rate for SoftPFReq accesses 1002system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.065126 # miss rate for LoadLockedReq accesses 1003system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.065126 # miss rate for LoadLockedReq accesses 1004system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.053093 # miss rate for StoreCondReq accesses 1005system.cpu0.dcache.StoreCondReq_miss_rate::total 0.053093 # miss rate for StoreCondReq accesses 1006system.cpu0.dcache.demand_miss_rate::cpu0.data 0.065264 # miss rate for demand accesses 1007system.cpu0.dcache.demand_miss_rate::total 0.065264 # miss rate for demand accesses 1008system.cpu0.dcache.overall_miss_rate::cpu0.data 0.068273 # miss rate for overall accesses 1009system.cpu0.dcache.overall_miss_rate::total 0.068273 # miss rate for overall accesses 1010system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14452.422279 # average ReadReq miss latency 1011system.cpu0.dcache.ReadReq_avg_miss_latency::total 14452.422279 # average ReadReq miss latency 1012system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 17380.640060 # average WriteReq miss latency 1013system.cpu0.dcache.WriteReq_avg_miss_latency::total 17380.640060 # average WriteReq miss latency 1014system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 16271.120775 # average LoadLockedReq miss latency 1015system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 16271.120775 # average LoadLockedReq miss latency 1016system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 23638.421286 # average StoreCondReq miss latency 1017system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 23638.421286 # average StoreCondReq miss latency |
| 1028system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data inf # average StoreCondFailReq miss latency 1029system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total inf # average StoreCondFailReq miss latency | 1018system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data inf # average StoreCondFailReq miss latency 1019system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total inf # average StoreCondFailReq miss latency |
| 1030system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 16668.944403 # average overall miss latency 1031system.cpu0.dcache.demand_avg_miss_latency::total 16668.944403 # average overall miss latency 1032system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 15747.419377 # average overall miss latency 1033system.cpu0.dcache.overall_avg_miss_latency::total 15747.419377 # average overall miss latency 1034system.cpu0.dcache.blocked_cycles::no_mshrs 660 # number of cycles access was blocked 1035system.cpu0.dcache.blocked_cycles::no_targets 4996394 # number of cycles access was blocked 1036system.cpu0.dcache.blocked::no_mshrs 33 # number of cycles access was blocked 1037system.cpu0.dcache.blocked::no_targets 202489 # number of cycles access was blocked 1038system.cpu0.dcache.avg_blocked_cycles::no_mshrs 20 # average number of cycles each access was blocked 1039system.cpu0.dcache.avg_blocked_cycles::no_targets 24.674891 # average number of cycles each access was blocked 1040system.cpu0.dcache.writebacks::writebacks 711042 # number of writebacks 1041system.cpu0.dcache.writebacks::total 711042 # number of writebacks 1042system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 260652 # number of ReadReq MSHR hits 1043system.cpu0.dcache.ReadReq_mshr_hits::total 260652 # number of ReadReq MSHR hits 1044system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1569869 # number of WriteReq MSHR hits 1045system.cpu0.dcache.WriteReq_mshr_hits::total 1569869 # number of WriteReq MSHR hits 1046system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 18798 # number of LoadLockedReq MSHR hits 1047system.cpu0.dcache.LoadLockedReq_mshr_hits::total 18798 # number of LoadLockedReq MSHR hits 1048system.cpu0.dcache.demand_mshr_hits::cpu0.data 1830521 # number of demand (read+write) MSHR hits 1049system.cpu0.dcache.demand_mshr_hits::total 1830521 # number of demand (read+write) MSHR hits 1050system.cpu0.dcache.overall_mshr_hits::cpu0.data 1830521 # number of overall MSHR hits 1051system.cpu0.dcache.overall_mshr_hits::total 1830521 # number of overall MSHR hits 1052system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 386935 # number of ReadReq MSHR misses 1053system.cpu0.dcache.ReadReq_mshr_misses::total 386935 # number of ReadReq MSHR misses 1054system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 324927 # number of WriteReq MSHR misses 1055system.cpu0.dcache.WriteReq_mshr_misses::total 324927 # number of WriteReq MSHR misses 1056system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data 102518 # number of SoftPFReq MSHR misses 1057system.cpu0.dcache.SoftPFReq_mshr_misses::total 102518 # number of SoftPFReq MSHR misses 1058system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 6762 # number of LoadLockedReq MSHR misses 1059system.cpu0.dcache.LoadLockedReq_mshr_misses::total 6762 # number of LoadLockedReq MSHR misses 1060system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 20165 # number of StoreCondReq MSHR misses 1061system.cpu0.dcache.StoreCondReq_mshr_misses::total 20165 # number of StoreCondReq MSHR misses 1062system.cpu0.dcache.demand_mshr_misses::cpu0.data 711862 # number of demand (read+write) MSHR misses 1063system.cpu0.dcache.demand_mshr_misses::total 711862 # number of demand (read+write) MSHR misses 1064system.cpu0.dcache.overall_mshr_misses::cpu0.data 814380 # number of overall MSHR misses 1065system.cpu0.dcache.overall_mshr_misses::total 814380 # number of overall MSHR misses 1066system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data 31782 # number of ReadReq MSHR uncacheable 1067system.cpu0.dcache.ReadReq_mshr_uncacheable::total 31782 # number of ReadReq MSHR uncacheable 1068system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data 28457 # number of WriteReq MSHR uncacheable 1069system.cpu0.dcache.WriteReq_mshr_uncacheable::total 28457 # number of WriteReq MSHR uncacheable 1070system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data 60239 # number of overall MSHR uncacheable misses 1071system.cpu0.dcache.overall_mshr_uncacheable_misses::total 60239 # number of overall MSHR uncacheable misses 1072system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 5003581000 # number of ReadReq MSHR miss cycles 1073system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5003581000 # number of ReadReq MSHR miss cycles 1074system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 6626488404 # number of WriteReq MSHR miss cycles 1075system.cpu0.dcache.WriteReq_mshr_miss_latency::total 6626488404 # number of WriteReq MSHR miss cycles 1076system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data 1706140000 # number of SoftPFReq MSHR miss cycles 1077system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 1706140000 # number of SoftPFReq MSHR miss cycles 1078system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 107183000 # number of LoadLockedReq MSHR miss cycles 1079system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 107183000 # number of LoadLockedReq MSHR miss cycles 1080system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 456767000 # number of StoreCondReq MSHR miss cycles 1081system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 456767000 # number of StoreCondReq MSHR miss cycles 1082system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data 432000 # number of StoreCondFailReq MSHR miss cycles 1083system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total 432000 # number of StoreCondFailReq MSHR miss cycles 1084system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 11630069404 # number of demand (read+write) MSHR miss cycles 1085system.cpu0.dcache.demand_mshr_miss_latency::total 11630069404 # number of demand (read+write) MSHR miss cycles 1086system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 13336209404 # number of overall MSHR miss cycles 1087system.cpu0.dcache.overall_mshr_miss_latency::total 13336209404 # number of overall MSHR miss cycles 1088system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 6624172500 # number of ReadReq MSHR uncacheable cycles 1089system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 6624172500 # number of ReadReq MSHR uncacheable cycles 1090system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 6624172500 # number of overall MSHR uncacheable cycles 1091system.cpu0.dcache.overall_mshr_uncacheable_latency::total 6624172500 # number of overall MSHR uncacheable cycles 1092system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.017484 # mshr miss rate for ReadReq accesses 1093system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.017484 # mshr miss rate for ReadReq accesses 1094system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.019229 # mshr miss rate for WriteReq accesses 1095system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.019229 # mshr miss rate for WriteReq accesses 1096system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data 0.224534 # mshr miss rate for SoftPFReq accesses 1097system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total 0.224534 # mshr miss rate for SoftPFReq accesses 1098system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.017399 # mshr miss rate for LoadLockedReq accesses 1099system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.017399 # mshr miss rate for LoadLockedReq accesses 1100system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.052818 # mshr miss rate for StoreCondReq accesses 1101system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.052818 # mshr miss rate for StoreCondReq accesses 1102system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.018239 # mshr miss rate for demand accesses 1103system.cpu0.dcache.demand_mshr_miss_rate::total 0.018239 # mshr miss rate for demand accesses 1104system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.020625 # mshr miss rate for overall accesses 1105system.cpu0.dcache.overall_mshr_miss_rate::total 0.020625 # mshr miss rate for overall accesses 1106system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12931.321798 # average ReadReq mshr miss latency 1107system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12931.321798 # average ReadReq mshr miss latency 1108system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 20393.775845 # average WriteReq mshr miss latency 1109system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20393.775845 # average WriteReq mshr miss latency 1110system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 16642.345734 # average SoftPFReq mshr miss latency 1111system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 16642.345734 # average SoftPFReq mshr miss latency 1112system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 15850.783792 # average LoadLockedReq mshr miss latency 1113system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15850.783792 # average LoadLockedReq mshr miss latency 1114system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 22651.475329 # average StoreCondReq mshr miss latency 1115system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 22651.475329 # average StoreCondReq mshr miss latency | 1020system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 16633.695757 # average overall miss latency 1021system.cpu0.dcache.demand_avg_miss_latency::total 16633.695757 # average overall miss latency 1022system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 15716.519574 # average overall miss latency 1023system.cpu0.dcache.overall_avg_miss_latency::total 15716.519574 # average overall miss latency 1024system.cpu0.dcache.blocked_cycles::no_mshrs 757 # number of cycles access was blocked 1025system.cpu0.dcache.blocked_cycles::no_targets 4969613 # number of cycles access was blocked 1026system.cpu0.dcache.blocked::no_mshrs 42 # number of cycles access was blocked 1027system.cpu0.dcache.blocked::no_targets 201973 # number of cycles access was blocked 1028system.cpu0.dcache.avg_blocked_cycles::no_mshrs 18.023810 # average number of cycles each access was blocked 1029system.cpu0.dcache.avg_blocked_cycles::no_targets 24.605333 # average number of cycles each access was blocked 1030system.cpu0.dcache.writebacks::writebacks 712815 # number of writebacks 1031system.cpu0.dcache.writebacks::total 712815 # number of writebacks 1032system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 260774 # number of ReadReq MSHR hits 1033system.cpu0.dcache.ReadReq_mshr_hits::total 260774 # number of ReadReq MSHR hits 1034system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1570443 # number of WriteReq MSHR hits 1035system.cpu0.dcache.WriteReq_mshr_hits::total 1570443 # number of WriteReq MSHR hits 1036system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 18576 # number of LoadLockedReq MSHR hits 1037system.cpu0.dcache.LoadLockedReq_mshr_hits::total 18576 # number of LoadLockedReq MSHR hits 1038system.cpu0.dcache.demand_mshr_hits::cpu0.data 1831217 # number of demand (read+write) MSHR hits 1039system.cpu0.dcache.demand_mshr_hits::total 1831217 # number of demand (read+write) MSHR hits 1040system.cpu0.dcache.overall_mshr_hits::cpu0.data 1831217 # number of overall MSHR hits 1041system.cpu0.dcache.overall_mshr_hits::total 1831217 # number of overall MSHR hits 1042system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 388532 # number of ReadReq MSHR misses 1043system.cpu0.dcache.ReadReq_mshr_misses::total 388532 # number of ReadReq MSHR misses 1044system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 325701 # number of WriteReq MSHR misses 1045system.cpu0.dcache.WriteReq_mshr_misses::total 325701 # number of WriteReq MSHR misses 1046system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data 102377 # number of SoftPFReq MSHR misses 1047system.cpu0.dcache.SoftPFReq_mshr_misses::total 102377 # number of SoftPFReq MSHR misses 1048system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 6719 # number of LoadLockedReq MSHR misses 1049system.cpu0.dcache.LoadLockedReq_mshr_misses::total 6719 # number of LoadLockedReq MSHR misses 1050system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 20257 # number of StoreCondReq MSHR misses 1051system.cpu0.dcache.StoreCondReq_mshr_misses::total 20257 # number of StoreCondReq MSHR misses 1052system.cpu0.dcache.demand_mshr_misses::cpu0.data 714233 # number of demand (read+write) MSHR misses 1053system.cpu0.dcache.demand_mshr_misses::total 714233 # number of demand (read+write) MSHR misses 1054system.cpu0.dcache.overall_mshr_misses::cpu0.data 816610 # number of overall MSHR misses 1055system.cpu0.dcache.overall_mshr_misses::total 816610 # number of overall MSHR misses 1056system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data 32008 # number of ReadReq MSHR uncacheable 1057system.cpu0.dcache.ReadReq_mshr_uncacheable::total 32008 # number of ReadReq MSHR uncacheable 1058system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data 28682 # number of WriteReq MSHR uncacheable 1059system.cpu0.dcache.WriteReq_mshr_uncacheable::total 28682 # number of WriteReq MSHR uncacheable 1060system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data 60690 # number of overall MSHR uncacheable misses 1061system.cpu0.dcache.overall_mshr_uncacheable_misses::total 60690 # number of overall MSHR uncacheable misses 1062system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 5031436500 # number of ReadReq MSHR miss cycles 1063system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5031436500 # number of ReadReq MSHR miss cycles 1064system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 6631878895 # number of WriteReq MSHR miss cycles 1065system.cpu0.dcache.WriteReq_mshr_miss_latency::total 6631878895 # number of WriteReq MSHR miss cycles 1066system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data 1714108500 # number of SoftPFReq MSHR miss cycles 1067system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 1714108500 # number of SoftPFReq MSHR miss cycles 1068system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 107735000 # number of LoadLockedReq MSHR miss cycles 1069system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 107735000 # number of LoadLockedReq MSHR miss cycles 1070system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 458598500 # number of StoreCondReq MSHR miss cycles 1071system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 458598500 # number of StoreCondReq MSHR miss cycles 1072system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data 420000 # number of StoreCondFailReq MSHR miss cycles 1073system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total 420000 # number of StoreCondFailReq MSHR miss cycles 1074system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 11663315395 # number of demand (read+write) MSHR miss cycles 1075system.cpu0.dcache.demand_mshr_miss_latency::total 11663315395 # number of demand (read+write) MSHR miss cycles 1076system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 13377423895 # number of overall MSHR miss cycles 1077system.cpu0.dcache.overall_mshr_miss_latency::total 13377423895 # number of overall MSHR miss cycles 1078system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 6681974000 # number of ReadReq MSHR uncacheable cycles 1079system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 6681974000 # number of ReadReq MSHR uncacheable cycles 1080system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 6681974000 # number of overall MSHR uncacheable cycles 1081system.cpu0.dcache.overall_mshr_uncacheable_latency::total 6681974000 # number of overall MSHR uncacheable cycles 1082system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.017568 # mshr miss rate for ReadReq accesses 1083system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.017568 # mshr miss rate for ReadReq accesses 1084system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.019288 # mshr miss rate for WriteReq accesses 1085system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.019288 # mshr miss rate for WriteReq accesses 1086system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data 0.224283 # mshr miss rate for SoftPFReq accesses 1087system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total 0.224283 # mshr miss rate for SoftPFReq accesses 1088system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.017299 # mshr miss rate for LoadLockedReq accesses 1089system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.017299 # mshr miss rate for LoadLockedReq accesses 1090system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.053093 # mshr miss rate for StoreCondReq accesses 1091system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.053093 # mshr miss rate for StoreCondReq accesses 1092system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.018313 # mshr miss rate for demand accesses 1093system.cpu0.dcache.demand_mshr_miss_rate::total 0.018313 # mshr miss rate for demand accesses 1094system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.020695 # mshr miss rate for overall accesses 1095system.cpu0.dcache.overall_mshr_miss_rate::total 0.020695 # mshr miss rate for overall accesses 1096system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12949.863846 # average ReadReq mshr miss latency 1097system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12949.863846 # average ReadReq mshr miss latency 1098system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 20361.862245 # average WriteReq mshr miss latency 1099system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20361.862245 # average WriteReq mshr miss latency 1100system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 16743.101478 # average SoftPFReq mshr miss latency 1101system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 16743.101478 # average SoftPFReq mshr miss latency 1102system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 16034.380116 # average LoadLockedReq mshr miss latency 1103system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16034.380116 # average LoadLockedReq mshr miss latency 1104system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 22639.013674 # average StoreCondReq mshr miss latency 1105system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 22639.013674 # average StoreCondReq mshr miss latency |
| 1116system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data inf # average StoreCondFailReq mshr miss latency 1117system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency | 1106system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data inf # average StoreCondFailReq mshr miss latency 1107system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency |
| 1118system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 16337.533685 # average overall mshr miss latency 1119system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16337.533685 # average overall mshr miss latency 1120system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 16375.904865 # average overall mshr miss latency 1121system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16375.904865 # average overall mshr miss latency 1122system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 208425.287899 # average ReadReq mshr uncacheable latency 1123system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 208425.287899 # average ReadReq mshr uncacheable latency 1124system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 109964.848354 # average overall mshr uncacheable latency 1125system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 109964.848354 # average overall mshr uncacheable latency 1126system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 1127system.cpu0.icache.tags.replacements 1252192 # number of replacements 1128system.cpu0.icache.tags.tagsinuse 511.757674 # Cycle average of tags in use 1129system.cpu0.icache.tags.total_refs 71518552 # Total number of references to valid blocks. 1130system.cpu0.icache.tags.sampled_refs 1252703 # Sample count of references to valid blocks. 1131system.cpu0.icache.tags.avg_refs 57.091387 # Average number of references to valid blocks. 1132system.cpu0.icache.tags.warmup_cycle 6585004000 # Cycle when the warmup percentage was hit. 1133system.cpu0.icache.tags.occ_blocks::cpu0.inst 511.757674 # Average occupied blocks per requestor | 1108system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 16329.846696 # average overall mshr miss latency 1109system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16329.846696 # average overall mshr miss latency 1110system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 16381.655741 # average overall mshr miss latency 1111system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16381.655741 # average overall mshr miss latency 1112system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 208759.497626 # average ReadReq mshr uncacheable latency 1113system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 208759.497626 # average ReadReq mshr uncacheable latency 1114system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 110100.082386 # average overall mshr uncacheable latency 1115system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 110100.082386 # average overall mshr uncacheable latency 1116system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 1117system.cpu0.icache.tags.replacements 1249331 # number of replacements 1118system.cpu0.icache.tags.tagsinuse 511.757700 # Cycle average of tags in use 1119system.cpu0.icache.tags.total_refs 71450204 # Total number of references to valid blocks. 1120system.cpu0.icache.tags.sampled_refs 1249842 # Sample count of references to valid blocks. 1121system.cpu0.icache.tags.avg_refs 57.167389 # Average number of references to valid blocks. 1122system.cpu0.icache.tags.warmup_cycle 6584638000 # Cycle when the warmup percentage was hit. 1123system.cpu0.icache.tags.occ_blocks::cpu0.inst 511.757700 # Average occupied blocks per requestor |
| 1134system.cpu0.icache.tags.occ_percent::cpu0.inst 0.999527 # Average percentage of cache occupancy 1135system.cpu0.icache.tags.occ_percent::total 0.999527 # Average percentage of cache occupancy 1136system.cpu0.icache.tags.occ_task_id_blocks::1024 511 # Occupied blocks per task id | 1124system.cpu0.icache.tags.occ_percent::cpu0.inst 0.999527 # Average percentage of cache occupancy 1125system.cpu0.icache.tags.occ_percent::total 0.999527 # Average percentage of cache occupancy 1126system.cpu0.icache.tags.occ_task_id_blocks::1024 511 # Occupied blocks per task id |
| 1137system.cpu0.icache.tags.age_task_id_blocks_1024::0 143 # Occupied blocks per task id 1138system.cpu0.icache.tags.age_task_id_blocks_1024::1 237 # Occupied blocks per task id 1139system.cpu0.icache.tags.age_task_id_blocks_1024::2 131 # Occupied blocks per task id | 1127system.cpu0.icache.tags.age_task_id_blocks_1024::0 144 # Occupied blocks per task id 1128system.cpu0.icache.tags.age_task_id_blocks_1024::1 242 # Occupied blocks per task id 1129system.cpu0.icache.tags.age_task_id_blocks_1024::2 125 # Occupied blocks per task id |
| 1140system.cpu0.icache.tags.occ_task_id_percent::1024 0.998047 # Percentage of cache occupancy per task id | 1130system.cpu0.icache.tags.occ_task_id_percent::1024 0.998047 # Percentage of cache occupancy per task id |
| 1141system.cpu0.icache.tags.tag_accesses 146904258 # Number of tag accesses 1142system.cpu0.icache.tags.data_accesses 146904258 # Number of data accesses 1143system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 1144system.cpu0.icache.ReadReq_hits::cpu0.inst 71518555 # number of ReadReq hits 1145system.cpu0.icache.ReadReq_hits::total 71518555 # number of ReadReq hits 1146system.cpu0.icache.demand_hits::cpu0.inst 71518555 # number of demand (read+write) hits 1147system.cpu0.icache.demand_hits::total 71518555 # number of demand (read+write) hits 1148system.cpu0.icache.overall_hits::cpu0.inst 71518555 # number of overall hits 1149system.cpu0.icache.overall_hits::total 71518555 # number of overall hits 1150system.cpu0.icache.ReadReq_misses::cpu0.inst 1307201 # number of ReadReq misses 1151system.cpu0.icache.ReadReq_misses::total 1307201 # number of ReadReq misses 1152system.cpu0.icache.demand_misses::cpu0.inst 1307201 # number of demand (read+write) misses 1153system.cpu0.icache.demand_misses::total 1307201 # number of demand (read+write) misses 1154system.cpu0.icache.overall_misses::cpu0.inst 1307201 # number of overall misses 1155system.cpu0.icache.overall_misses::total 1307201 # number of overall misses 1156system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 14223203310 # number of ReadReq miss cycles 1157system.cpu0.icache.ReadReq_miss_latency::total 14223203310 # number of ReadReq miss cycles 1158system.cpu0.icache.demand_miss_latency::cpu0.inst 14223203310 # number of demand (read+write) miss cycles 1159system.cpu0.icache.demand_miss_latency::total 14223203310 # number of demand (read+write) miss cycles 1160system.cpu0.icache.overall_miss_latency::cpu0.inst 14223203310 # number of overall miss cycles 1161system.cpu0.icache.overall_miss_latency::total 14223203310 # number of overall miss cycles 1162system.cpu0.icache.ReadReq_accesses::cpu0.inst 72825756 # number of ReadReq accesses(hits+misses) 1163system.cpu0.icache.ReadReq_accesses::total 72825756 # number of ReadReq accesses(hits+misses) 1164system.cpu0.icache.demand_accesses::cpu0.inst 72825756 # number of demand (read+write) accesses 1165system.cpu0.icache.demand_accesses::total 72825756 # number of demand (read+write) accesses 1166system.cpu0.icache.overall_accesses::cpu0.inst 72825756 # number of overall (read+write) accesses 1167system.cpu0.icache.overall_accesses::total 72825756 # number of overall (read+write) accesses 1168system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.017950 # miss rate for ReadReq accesses 1169system.cpu0.icache.ReadReq_miss_rate::total 0.017950 # miss rate for ReadReq accesses 1170system.cpu0.icache.demand_miss_rate::cpu0.inst 0.017950 # miss rate for demand accesses 1171system.cpu0.icache.demand_miss_rate::total 0.017950 # miss rate for demand accesses 1172system.cpu0.icache.overall_miss_rate::cpu0.inst 0.017950 # miss rate for overall accesses 1173system.cpu0.icache.overall_miss_rate::total 0.017950 # miss rate for overall accesses 1174system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 10880.655163 # average ReadReq miss latency 1175system.cpu0.icache.ReadReq_avg_miss_latency::total 10880.655163 # average ReadReq miss latency 1176system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 10880.655163 # average overall miss latency 1177system.cpu0.icache.demand_avg_miss_latency::total 10880.655163 # average overall miss latency 1178system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 10880.655163 # average overall miss latency 1179system.cpu0.icache.overall_avg_miss_latency::total 10880.655163 # average overall miss latency 1180system.cpu0.icache.blocked_cycles::no_mshrs 1774060 # number of cycles access was blocked 1181system.cpu0.icache.blocked_cycles::no_targets 1996 # number of cycles access was blocked 1182system.cpu0.icache.blocked::no_mshrs 116060 # number of cycles access was blocked | 1131system.cpu0.icache.tags.tag_accesses 146758301 # Number of tag accesses 1132system.cpu0.icache.tags.data_accesses 146758301 # Number of data accesses 1133system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 1134system.cpu0.icache.ReadReq_hits::cpu0.inst 71450207 # number of ReadReq hits 1135system.cpu0.icache.ReadReq_hits::total 71450207 # number of ReadReq hits 1136system.cpu0.icache.demand_hits::cpu0.inst 71450207 # number of demand (read+write) hits 1137system.cpu0.icache.demand_hits::total 71450207 # number of demand (read+write) hits 1138system.cpu0.icache.overall_hits::cpu0.inst 71450207 # number of overall hits 1139system.cpu0.icache.overall_hits::total 71450207 # number of overall hits 1140system.cpu0.icache.ReadReq_misses::cpu0.inst 1303999 # number of ReadReq misses 1141system.cpu0.icache.ReadReq_misses::total 1303999 # number of ReadReq misses 1142system.cpu0.icache.demand_misses::cpu0.inst 1303999 # number of demand (read+write) misses 1143system.cpu0.icache.demand_misses::total 1303999 # number of demand (read+write) misses 1144system.cpu0.icache.overall_misses::cpu0.inst 1303999 # number of overall misses 1145system.cpu0.icache.overall_misses::total 1303999 # number of overall misses 1146system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 14174791933 # number of ReadReq miss cycles 1147system.cpu0.icache.ReadReq_miss_latency::total 14174791933 # number of ReadReq miss cycles 1148system.cpu0.icache.demand_miss_latency::cpu0.inst 14174791933 # number of demand (read+write) miss cycles 1149system.cpu0.icache.demand_miss_latency::total 14174791933 # number of demand (read+write) miss cycles 1150system.cpu0.icache.overall_miss_latency::cpu0.inst 14174791933 # number of overall miss cycles 1151system.cpu0.icache.overall_miss_latency::total 14174791933 # number of overall miss cycles 1152system.cpu0.icache.ReadReq_accesses::cpu0.inst 72754206 # number of ReadReq accesses(hits+misses) 1153system.cpu0.icache.ReadReq_accesses::total 72754206 # number of ReadReq accesses(hits+misses) 1154system.cpu0.icache.demand_accesses::cpu0.inst 72754206 # number of demand (read+write) accesses 1155system.cpu0.icache.demand_accesses::total 72754206 # number of demand (read+write) accesses 1156system.cpu0.icache.overall_accesses::cpu0.inst 72754206 # number of overall (read+write) accesses 1157system.cpu0.icache.overall_accesses::total 72754206 # number of overall (read+write) accesses 1158system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.017923 # miss rate for ReadReq accesses 1159system.cpu0.icache.ReadReq_miss_rate::total 0.017923 # miss rate for ReadReq accesses 1160system.cpu0.icache.demand_miss_rate::cpu0.inst 0.017923 # miss rate for demand accesses 1161system.cpu0.icache.demand_miss_rate::total 0.017923 # miss rate for demand accesses 1162system.cpu0.icache.overall_miss_rate::cpu0.inst 0.017923 # miss rate for overall accesses 1163system.cpu0.icache.overall_miss_rate::total 0.017923 # miss rate for overall accesses 1164system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 10870.247549 # average ReadReq miss latency 1165system.cpu0.icache.ReadReq_avg_miss_latency::total 10870.247549 # average ReadReq miss latency 1166system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 10870.247549 # average overall miss latency 1167system.cpu0.icache.demand_avg_miss_latency::total 10870.247549 # average overall miss latency 1168system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 10870.247549 # average overall miss latency 1169system.cpu0.icache.overall_avg_miss_latency::total 10870.247549 # average overall miss latency 1170system.cpu0.icache.blocked_cycles::no_mshrs 1760744 # number of cycles access was blocked 1171system.cpu0.icache.blocked_cycles::no_targets 1640 # number of cycles access was blocked 1172system.cpu0.icache.blocked::no_mshrs 114723 # number of cycles access was blocked |
| 1183system.cpu0.icache.blocked::no_targets 13 # number of cycles access was blocked | 1173system.cpu0.icache.blocked::no_targets 13 # number of cycles access was blocked |
| 1184system.cpu0.icache.avg_blocked_cycles::no_mshrs 15.285714 # average number of cycles each access was blocked 1185system.cpu0.icache.avg_blocked_cycles::no_targets 153.538462 # average number of cycles each access was blocked 1186system.cpu0.icache.writebacks::writebacks 1252192 # number of writebacks 1187system.cpu0.icache.writebacks::total 1252192 # number of writebacks 1188system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 54454 # number of ReadReq MSHR hits 1189system.cpu0.icache.ReadReq_mshr_hits::total 54454 # number of ReadReq MSHR hits 1190system.cpu0.icache.demand_mshr_hits::cpu0.inst 54454 # number of demand (read+write) MSHR hits 1191system.cpu0.icache.demand_mshr_hits::total 54454 # number of demand (read+write) MSHR hits 1192system.cpu0.icache.overall_mshr_hits::cpu0.inst 54454 # number of overall MSHR hits 1193system.cpu0.icache.overall_mshr_hits::total 54454 # number of overall MSHR hits 1194system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 1252747 # number of ReadReq MSHR misses 1195system.cpu0.icache.ReadReq_mshr_misses::total 1252747 # number of ReadReq MSHR misses 1196system.cpu0.icache.demand_mshr_misses::cpu0.inst 1252747 # number of demand (read+write) MSHR misses 1197system.cpu0.icache.demand_mshr_misses::total 1252747 # number of demand (read+write) MSHR misses 1198system.cpu0.icache.overall_mshr_misses::cpu0.inst 1252747 # number of overall MSHR misses 1199system.cpu0.icache.overall_mshr_misses::total 1252747 # number of overall MSHR misses | 1174system.cpu0.icache.avg_blocked_cycles::no_mshrs 15.347786 # average number of cycles each access was blocked 1175system.cpu0.icache.avg_blocked_cycles::no_targets 126.153846 # average number of cycles each access was blocked 1176system.cpu0.icache.writebacks::writebacks 1249331 # number of writebacks 1177system.cpu0.icache.writebacks::total 1249331 # number of writebacks 1178system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 54109 # number of ReadReq MSHR hits 1179system.cpu0.icache.ReadReq_mshr_hits::total 54109 # number of ReadReq MSHR hits 1180system.cpu0.icache.demand_mshr_hits::cpu0.inst 54109 # number of demand (read+write) MSHR hits 1181system.cpu0.icache.demand_mshr_hits::total 54109 # number of demand (read+write) MSHR hits 1182system.cpu0.icache.overall_mshr_hits::cpu0.inst 54109 # number of overall MSHR hits 1183system.cpu0.icache.overall_mshr_hits::total 54109 # number of overall MSHR hits 1184system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 1249890 # number of ReadReq MSHR misses 1185system.cpu0.icache.ReadReq_mshr_misses::total 1249890 # number of ReadReq MSHR misses 1186system.cpu0.icache.demand_mshr_misses::cpu0.inst 1249890 # number of demand (read+write) MSHR misses 1187system.cpu0.icache.demand_mshr_misses::total 1249890 # number of demand (read+write) MSHR misses 1188system.cpu0.icache.overall_mshr_misses::cpu0.inst 1249890 # number of overall MSHR misses 1189system.cpu0.icache.overall_mshr_misses::total 1249890 # number of overall MSHR misses |
| 1200system.cpu0.icache.ReadReq_mshr_uncacheable::cpu0.inst 3008 # number of ReadReq MSHR uncacheable 1201system.cpu0.icache.ReadReq_mshr_uncacheable::total 3008 # number of ReadReq MSHR uncacheable 1202system.cpu0.icache.overall_mshr_uncacheable_misses::cpu0.inst 3008 # number of overall MSHR uncacheable misses 1203system.cpu0.icache.overall_mshr_uncacheable_misses::total 3008 # number of overall MSHR uncacheable misses | 1190system.cpu0.icache.ReadReq_mshr_uncacheable::cpu0.inst 3008 # number of ReadReq MSHR uncacheable 1191system.cpu0.icache.ReadReq_mshr_uncacheable::total 3008 # number of ReadReq MSHR uncacheable 1192system.cpu0.icache.overall_mshr_uncacheable_misses::cpu0.inst 3008 # number of overall MSHR uncacheable misses 1193system.cpu0.icache.overall_mshr_uncacheable_misses::total 3008 # number of overall MSHR uncacheable misses |
| 1204system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 12840860811 # number of ReadReq MSHR miss cycles 1205system.cpu0.icache.ReadReq_mshr_miss_latency::total 12840860811 # number of ReadReq MSHR miss cycles 1206system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 12840860811 # number of demand (read+write) MSHR miss cycles 1207system.cpu0.icache.demand_mshr_miss_latency::total 12840860811 # number of demand (read+write) MSHR miss cycles 1208system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 12840860811 # number of overall MSHR miss cycles 1209system.cpu0.icache.overall_mshr_miss_latency::total 12840860811 # number of overall MSHR miss cycles | 1194system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 12814231927 # number of ReadReq MSHR miss cycles 1195system.cpu0.icache.ReadReq_mshr_miss_latency::total 12814231927 # number of ReadReq MSHR miss cycles 1196system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 12814231927 # number of demand (read+write) MSHR miss cycles 1197system.cpu0.icache.demand_mshr_miss_latency::total 12814231927 # number of demand (read+write) MSHR miss cycles 1198system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 12814231927 # number of overall MSHR miss cycles 1199system.cpu0.icache.overall_mshr_miss_latency::total 12814231927 # number of overall MSHR miss cycles |
| 1210system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 287646998 # number of ReadReq MSHR uncacheable cycles 1211system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 287646998 # number of ReadReq MSHR uncacheable cycles 1212system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 287646998 # number of overall MSHR uncacheable cycles 1213system.cpu0.icache.overall_mshr_uncacheable_latency::total 287646998 # number of overall MSHR uncacheable cycles | 1200system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 287646998 # number of ReadReq MSHR uncacheable cycles 1201system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 287646998 # number of ReadReq MSHR uncacheable cycles 1202system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 287646998 # number of overall MSHR uncacheable cycles 1203system.cpu0.icache.overall_mshr_uncacheable_latency::total 287646998 # number of overall MSHR uncacheable cycles |
| 1214system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.017202 # mshr miss rate for ReadReq accesses 1215system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.017202 # mshr miss rate for ReadReq accesses 1216system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.017202 # mshr miss rate for demand accesses 1217system.cpu0.icache.demand_mshr_miss_rate::total 0.017202 # mshr miss rate for demand accesses 1218system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.017202 # mshr miss rate for overall accesses 1219system.cpu0.icache.overall_mshr_miss_rate::total 0.017202 # mshr miss rate for overall accesses 1220system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 10250.162891 # average ReadReq mshr miss latency 1221system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 10250.162891 # average ReadReq mshr miss latency 1222system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 10250.162891 # average overall mshr miss latency 1223system.cpu0.icache.demand_avg_mshr_miss_latency::total 10250.162891 # average overall mshr miss latency 1224system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 10250.162891 # average overall mshr miss latency 1225system.cpu0.icache.overall_avg_mshr_miss_latency::total 10250.162891 # average overall mshr miss latency | 1204system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.017180 # mshr miss rate for ReadReq accesses 1205system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.017180 # mshr miss rate for ReadReq accesses 1206system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.017180 # mshr miss rate for demand accesses 1207system.cpu0.icache.demand_mshr_miss_rate::total 0.017180 # mshr miss rate for demand accesses 1208system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.017180 # mshr miss rate for overall accesses 1209system.cpu0.icache.overall_mshr_miss_rate::total 0.017180 # mshr miss rate for overall accesses 1210system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 10252.287743 # average ReadReq mshr miss latency 1211system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 10252.287743 # average ReadReq mshr miss latency 1212system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 10252.287743 # average overall mshr miss latency 1213system.cpu0.icache.demand_avg_mshr_miss_latency::total 10252.287743 # average overall mshr miss latency 1214system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 10252.287743 # average overall mshr miss latency 1215system.cpu0.icache.overall_avg_mshr_miss_latency::total 10252.287743 # average overall mshr miss latency |
| 1226system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 95627.326463 # average ReadReq mshr uncacheable latency 1227system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total 95627.326463 # average ReadReq mshr uncacheable latency 1228system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst 95627.326463 # average overall mshr uncacheable latency 1229system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total 95627.326463 # average overall mshr uncacheable latency | 1216system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 95627.326463 # average ReadReq mshr uncacheable latency 1217system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total 95627.326463 # average ReadReq mshr uncacheable latency 1218system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst 95627.326463 # average overall mshr uncacheable latency 1219system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total 95627.326463 # average overall mshr uncacheable latency |
| 1230system.cpu0.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 1231system.cpu0.l2cache.prefetcher.num_hwpf_issued 1846192 # number of hwpf issued 1232system.cpu0.l2cache.prefetcher.pfIdentified 1848788 # number of prefetch candidates identified 1233system.cpu0.l2cache.prefetcher.pfBufferHit 2354 # number of redundant prefetches already in prefetch queue | 1220system.cpu0.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 1221system.cpu0.l2cache.prefetcher.num_hwpf_issued 1846767 # number of hwpf issued 1222system.cpu0.l2cache.prefetcher.pfIdentified 1849379 # number of prefetch candidates identified 1223system.cpu0.l2cache.prefetcher.pfBufferHit 2365 # number of redundant prefetches already in prefetch queue |
| 1234system.cpu0.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped 1235system.cpu0.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size | 1224system.cpu0.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped 1225system.cpu0.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size |
| 1236system.cpu0.l2cache.prefetcher.pfSpanPage 238916 # number of prefetches not generated due to page crossing 1237system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 1238system.cpu0.l2cache.tags.replacements 272116 # number of replacements 1239system.cpu0.l2cache.tags.tagsinuse 15645.226913 # Cycle average of tags in use 1240system.cpu0.l2cache.tags.total_refs 1883031 # Total number of references to valid blocks. 1241system.cpu0.l2cache.tags.sampled_refs 287760 # Sample count of references to valid blocks. 1242system.cpu0.l2cache.tags.avg_refs 6.543755 # Average number of references to valid blocks. | 1226system.cpu0.l2cache.prefetcher.pfSpanPage 236461 # number of prefetches not generated due to page crossing 1227system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 1228system.cpu0.l2cache.tags.replacements 270933 # number of replacements 1229system.cpu0.l2cache.tags.tagsinuse 15649.129225 # Cycle average of tags in use 1230system.cpu0.l2cache.tags.total_refs 1883932 # Total number of references to valid blocks. 1231system.cpu0.l2cache.tags.sampled_refs 286558 # Sample count of references to valid blocks. 1232system.cpu0.l2cache.tags.avg_refs 6.574348 # Average number of references to valid blocks. |
| 1243system.cpu0.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. | 1233system.cpu0.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. |
| 1244system.cpu0.l2cache.tags.occ_blocks::writebacks 14543.018555 # Average occupied blocks per requestor 1245system.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker 11.670469 # Average occupied blocks per requestor 1246system.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker 1.025524 # Average occupied blocks per requestor 1247system.cpu0.l2cache.tags.occ_blocks::cpu0.l2cache.prefetcher 1089.512365 # Average occupied blocks per requestor 1248system.cpu0.l2cache.tags.occ_percent::writebacks 0.887635 # Average percentage of cache occupancy 1249system.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker 0.000712 # Average percentage of cache occupancy 1250system.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker 0.000063 # Average percentage of cache occupancy 1251system.cpu0.l2cache.tags.occ_percent::cpu0.l2cache.prefetcher 0.066499 # Average percentage of cache occupancy 1252system.cpu0.l2cache.tags.occ_percent::total 0.954909 # Average percentage of cache occupancy 1253system.cpu0.l2cache.tags.occ_task_id_blocks::1022 261 # Occupied blocks per task id 1254system.cpu0.l2cache.tags.occ_task_id_blocks::1023 10 # Occupied blocks per task id 1255system.cpu0.l2cache.tags.occ_task_id_blocks::1024 15373 # Occupied blocks per task id 1256system.cpu0.l2cache.tags.age_task_id_blocks_1022::1 1 # Occupied blocks per task id 1257system.cpu0.l2cache.tags.age_task_id_blocks_1022::2 61 # Occupied blocks per task id 1258system.cpu0.l2cache.tags.age_task_id_blocks_1022::3 120 # Occupied blocks per task id 1259system.cpu0.l2cache.tags.age_task_id_blocks_1022::4 79 # Occupied blocks per task id 1260system.cpu0.l2cache.tags.age_task_id_blocks_1023::2 4 # Occupied blocks per task id 1261system.cpu0.l2cache.tags.age_task_id_blocks_1023::3 3 # Occupied blocks per task id | 1234system.cpu0.l2cache.tags.occ_blocks::writebacks 14546.798617 # Average occupied blocks per requestor 1235system.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker 12.022626 # Average occupied blocks per requestor 1236system.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker 0.137647 # Average occupied blocks per requestor 1237system.cpu0.l2cache.tags.occ_blocks::cpu0.l2cache.prefetcher 1090.170335 # Average occupied blocks per requestor 1238system.cpu0.l2cache.tags.occ_percent::writebacks 0.887866 # Average percentage of cache occupancy 1239system.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker 0.000734 # Average percentage of cache occupancy 1240system.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker 0.000008 # Average percentage of cache occupancy 1241system.cpu0.l2cache.tags.occ_percent::cpu0.l2cache.prefetcher 0.066539 # Average percentage of cache occupancy 1242system.cpu0.l2cache.tags.occ_percent::total 0.955147 # Average percentage of cache occupancy 1243system.cpu0.l2cache.tags.occ_task_id_blocks::1022 298 # Occupied blocks per task id 1244system.cpu0.l2cache.tags.occ_task_id_blocks::1023 11 # Occupied blocks per task id 1245system.cpu0.l2cache.tags.occ_task_id_blocks::1024 15316 # Occupied blocks per task id 1246system.cpu0.l2cache.tags.age_task_id_blocks_1022::1 4 # Occupied blocks per task id 1247system.cpu0.l2cache.tags.age_task_id_blocks_1022::2 69 # Occupied blocks per task id 1248system.cpu0.l2cache.tags.age_task_id_blocks_1022::3 145 # Occupied blocks per task id 1249system.cpu0.l2cache.tags.age_task_id_blocks_1022::4 80 # Occupied blocks per task id 1250system.cpu0.l2cache.tags.age_task_id_blocks_1023::0 1 # Occupied blocks per task id 1251system.cpu0.l2cache.tags.age_task_id_blocks_1023::2 3 # Occupied blocks per task id 1252system.cpu0.l2cache.tags.age_task_id_blocks_1023::3 4 # Occupied blocks per task id |
| 1262system.cpu0.l2cache.tags.age_task_id_blocks_1023::4 3 # Occupied blocks per task id | 1253system.cpu0.l2cache.tags.age_task_id_blocks_1023::4 3 # Occupied blocks per task id |
| 1263system.cpu0.l2cache.tags.age_task_id_blocks_1024::0 318 # Occupied blocks per task id 1264system.cpu0.l2cache.tags.age_task_id_blocks_1024::1 1446 # Occupied blocks per task id 1265system.cpu0.l2cache.tags.age_task_id_blocks_1024::2 7384 # Occupied blocks per task id 1266system.cpu0.l2cache.tags.age_task_id_blocks_1024::3 4965 # Occupied blocks per task id 1267system.cpu0.l2cache.tags.age_task_id_blocks_1024::4 1260 # Occupied blocks per task id 1268system.cpu0.l2cache.tags.occ_task_id_percent::1022 0.015930 # Percentage of cache occupancy per task id 1269system.cpu0.l2cache.tags.occ_task_id_percent::1023 0.000610 # Percentage of cache occupancy per task id 1270system.cpu0.l2cache.tags.occ_task_id_percent::1024 0.938293 # Percentage of cache occupancy per task id 1271system.cpu0.l2cache.tags.tag_accesses 67637085 # Number of tag accesses 1272system.cpu0.l2cache.tags.data_accesses 67637085 # Number of data accesses 1273system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 1274system.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker 55351 # number of ReadReq hits 1275system.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker 13068 # number of ReadReq hits 1276system.cpu0.l2cache.ReadReq_hits::total 68419 # number of ReadReq hits 1277system.cpu0.l2cache.WritebackDirty_hits::writebacks 481133 # number of WritebackDirty hits 1278system.cpu0.l2cache.WritebackDirty_hits::total 481133 # number of WritebackDirty hits 1279system.cpu0.l2cache.WritebackClean_hits::writebacks 1450737 # number of WritebackClean hits 1280system.cpu0.l2cache.WritebackClean_hits::total 1450737 # number of WritebackClean hits 1281system.cpu0.l2cache.ReadExReq_hits::cpu0.data 220760 # number of ReadExReq hits 1282system.cpu0.l2cache.ReadExReq_hits::total 220760 # number of ReadExReq hits 1283system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst 1181751 # number of ReadCleanReq hits 1284system.cpu0.l2cache.ReadCleanReq_hits::total 1181751 # number of ReadCleanReq hits 1285system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data 388592 # number of ReadSharedReq hits 1286system.cpu0.l2cache.ReadSharedReq_hits::total 388592 # number of ReadSharedReq hits 1287system.cpu0.l2cache.demand_hits::cpu0.dtb.walker 55351 # number of demand (read+write) hits 1288system.cpu0.l2cache.demand_hits::cpu0.itb.walker 13068 # number of demand (read+write) hits 1289system.cpu0.l2cache.demand_hits::cpu0.inst 1181751 # number of demand (read+write) hits 1290system.cpu0.l2cache.demand_hits::cpu0.data 609352 # number of demand (read+write) hits 1291system.cpu0.l2cache.demand_hits::total 1859522 # number of demand (read+write) hits 1292system.cpu0.l2cache.overall_hits::cpu0.dtb.walker 55351 # number of overall hits 1293system.cpu0.l2cache.overall_hits::cpu0.itb.walker 13068 # number of overall hits 1294system.cpu0.l2cache.overall_hits::cpu0.inst 1181751 # number of overall hits 1295system.cpu0.l2cache.overall_hits::cpu0.data 609352 # number of overall hits 1296system.cpu0.l2cache.overall_hits::total 1859522 # number of overall hits 1297system.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker 507 # number of ReadReq misses 1298system.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker 200 # number of ReadReq misses 1299system.cpu0.l2cache.ReadReq_misses::total 707 # number of ReadReq misses 1300system.cpu0.l2cache.UpgradeReq_misses::cpu0.data 55745 # number of UpgradeReq misses 1301system.cpu0.l2cache.UpgradeReq_misses::total 55745 # number of UpgradeReq misses 1302system.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data 20165 # number of SCUpgradeReq misses 1303system.cpu0.l2cache.SCUpgradeReq_misses::total 20165 # number of SCUpgradeReq misses 1304system.cpu0.l2cache.ReadExReq_misses::cpu0.data 48603 # number of ReadExReq misses 1305system.cpu0.l2cache.ReadExReq_misses::total 48603 # number of ReadExReq misses 1306system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst 70953 # number of ReadCleanReq misses 1307system.cpu0.l2cache.ReadCleanReq_misses::total 70953 # number of ReadCleanReq misses 1308system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data 107504 # number of ReadSharedReq misses 1309system.cpu0.l2cache.ReadSharedReq_misses::total 107504 # number of ReadSharedReq misses 1310system.cpu0.l2cache.demand_misses::cpu0.dtb.walker 507 # number of demand (read+write) misses 1311system.cpu0.l2cache.demand_misses::cpu0.itb.walker 200 # number of demand (read+write) misses 1312system.cpu0.l2cache.demand_misses::cpu0.inst 70953 # number of demand (read+write) misses 1313system.cpu0.l2cache.demand_misses::cpu0.data 156107 # number of demand (read+write) misses 1314system.cpu0.l2cache.demand_misses::total 227767 # number of demand (read+write) misses 1315system.cpu0.l2cache.overall_misses::cpu0.dtb.walker 507 # number of overall misses 1316system.cpu0.l2cache.overall_misses::cpu0.itb.walker 200 # number of overall misses 1317system.cpu0.l2cache.overall_misses::cpu0.inst 70953 # number of overall misses 1318system.cpu0.l2cache.overall_misses::cpu0.data 156107 # number of overall misses 1319system.cpu0.l2cache.overall_misses::total 227767 # number of overall misses 1320system.cpu0.l2cache.ReadReq_miss_latency::cpu0.dtb.walker 15335000 # number of ReadReq miss cycles 1321system.cpu0.l2cache.ReadReq_miss_latency::cpu0.itb.walker 4771500 # number of ReadReq miss cycles 1322system.cpu0.l2cache.ReadReq_miss_latency::total 20106500 # number of ReadReq miss cycles 1323system.cpu0.l2cache.UpgradeReq_miss_latency::cpu0.data 35671000 # number of UpgradeReq miss cycles 1324system.cpu0.l2cache.UpgradeReq_miss_latency::total 35671000 # number of UpgradeReq miss cycles 1325system.cpu0.l2cache.SCUpgradeReq_miss_latency::cpu0.data 9320000 # number of SCUpgradeReq miss cycles 1326system.cpu0.l2cache.SCUpgradeReq_miss_latency::total 9320000 # number of SCUpgradeReq miss cycles 1327system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::cpu0.data 415000 # number of SCUpgradeFailReq miss cycles 1328system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::total 415000 # number of SCUpgradeFailReq miss cycles 1329system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data 3386740000 # number of ReadExReq miss cycles 1330system.cpu0.l2cache.ReadExReq_miss_latency::total 3386740000 # number of ReadExReq miss cycles 1331system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst 3777812500 # number of ReadCleanReq miss cycles 1332system.cpu0.l2cache.ReadCleanReq_miss_latency::total 3777812500 # number of ReadCleanReq miss cycles 1333system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data 3493890998 # number of ReadSharedReq miss cycles 1334system.cpu0.l2cache.ReadSharedReq_miss_latency::total 3493890998 # number of ReadSharedReq miss cycles 1335system.cpu0.l2cache.demand_miss_latency::cpu0.dtb.walker 15335000 # number of demand (read+write) miss cycles 1336system.cpu0.l2cache.demand_miss_latency::cpu0.itb.walker 4771500 # number of demand (read+write) miss cycles 1337system.cpu0.l2cache.demand_miss_latency::cpu0.inst 3777812500 # number of demand (read+write) miss cycles 1338system.cpu0.l2cache.demand_miss_latency::cpu0.data 6880630998 # number of demand (read+write) miss cycles 1339system.cpu0.l2cache.demand_miss_latency::total 10678549998 # number of demand (read+write) miss cycles 1340system.cpu0.l2cache.overall_miss_latency::cpu0.dtb.walker 15335000 # number of overall miss cycles 1341system.cpu0.l2cache.overall_miss_latency::cpu0.itb.walker 4771500 # number of overall miss cycles 1342system.cpu0.l2cache.overall_miss_latency::cpu0.inst 3777812500 # number of overall miss cycles 1343system.cpu0.l2cache.overall_miss_latency::cpu0.data 6880630998 # number of overall miss cycles 1344system.cpu0.l2cache.overall_miss_latency::total 10678549998 # number of overall miss cycles 1345system.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker 55858 # number of ReadReq accesses(hits+misses) 1346system.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker 13268 # number of ReadReq accesses(hits+misses) 1347system.cpu0.l2cache.ReadReq_accesses::total 69126 # number of ReadReq accesses(hits+misses) 1348system.cpu0.l2cache.WritebackDirty_accesses::writebacks 481133 # number of WritebackDirty accesses(hits+misses) 1349system.cpu0.l2cache.WritebackDirty_accesses::total 481133 # number of WritebackDirty accesses(hits+misses) 1350system.cpu0.l2cache.WritebackClean_accesses::writebacks 1450737 # number of WritebackClean accesses(hits+misses) 1351system.cpu0.l2cache.WritebackClean_accesses::total 1450737 # number of WritebackClean accesses(hits+misses) 1352system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data 55745 # number of UpgradeReq accesses(hits+misses) 1353system.cpu0.l2cache.UpgradeReq_accesses::total 55745 # number of UpgradeReq accesses(hits+misses) 1354system.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data 20165 # number of SCUpgradeReq accesses(hits+misses) 1355system.cpu0.l2cache.SCUpgradeReq_accesses::total 20165 # number of SCUpgradeReq accesses(hits+misses) 1356system.cpu0.l2cache.ReadExReq_accesses::cpu0.data 269363 # number of ReadExReq accesses(hits+misses) 1357system.cpu0.l2cache.ReadExReq_accesses::total 269363 # number of ReadExReq accesses(hits+misses) 1358system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst 1252704 # number of ReadCleanReq accesses(hits+misses) 1359system.cpu0.l2cache.ReadCleanReq_accesses::total 1252704 # number of ReadCleanReq accesses(hits+misses) 1360system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data 496096 # number of ReadSharedReq accesses(hits+misses) 1361system.cpu0.l2cache.ReadSharedReq_accesses::total 496096 # number of ReadSharedReq accesses(hits+misses) 1362system.cpu0.l2cache.demand_accesses::cpu0.dtb.walker 55858 # number of demand (read+write) accesses 1363system.cpu0.l2cache.demand_accesses::cpu0.itb.walker 13268 # number of demand (read+write) accesses 1364system.cpu0.l2cache.demand_accesses::cpu0.inst 1252704 # number of demand (read+write) accesses 1365system.cpu0.l2cache.demand_accesses::cpu0.data 765459 # number of demand (read+write) accesses 1366system.cpu0.l2cache.demand_accesses::total 2087289 # number of demand (read+write) accesses 1367system.cpu0.l2cache.overall_accesses::cpu0.dtb.walker 55858 # number of overall (read+write) accesses 1368system.cpu0.l2cache.overall_accesses::cpu0.itb.walker 13268 # number of overall (read+write) accesses 1369system.cpu0.l2cache.overall_accesses::cpu0.inst 1252704 # number of overall (read+write) accesses 1370system.cpu0.l2cache.overall_accesses::cpu0.data 765459 # number of overall (read+write) accesses 1371system.cpu0.l2cache.overall_accesses::total 2087289 # number of overall (read+write) accesses 1372system.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker 0.009077 # miss rate for ReadReq accesses 1373system.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker 0.015074 # miss rate for ReadReq accesses 1374system.cpu0.l2cache.ReadReq_miss_rate::total 0.010228 # miss rate for ReadReq accesses 1375system.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data 1 # miss rate for UpgradeReq accesses 1376system.cpu0.l2cache.UpgradeReq_miss_rate::total 1 # miss rate for UpgradeReq accesses | 1254system.cpu0.l2cache.tags.age_task_id_blocks_1024::0 327 # Occupied blocks per task id 1255system.cpu0.l2cache.tags.age_task_id_blocks_1024::1 1433 # Occupied blocks per task id 1256system.cpu0.l2cache.tags.age_task_id_blocks_1024::2 7528 # Occupied blocks per task id 1257system.cpu0.l2cache.tags.age_task_id_blocks_1024::3 4690 # Occupied blocks per task id 1258system.cpu0.l2cache.tags.age_task_id_blocks_1024::4 1338 # Occupied blocks per task id 1259system.cpu0.l2cache.tags.occ_task_id_percent::1022 0.018188 # Percentage of cache occupancy per task id 1260system.cpu0.l2cache.tags.occ_task_id_percent::1023 0.000671 # Percentage of cache occupancy per task id 1261system.cpu0.l2cache.tags.occ_task_id_percent::1024 0.934814 # Percentage of cache occupancy per task id 1262system.cpu0.l2cache.tags.tag_accesses 67601036 # Number of tag accesses 1263system.cpu0.l2cache.tags.data_accesses 67601036 # Number of data accesses 1264system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 1265system.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker 54858 # number of ReadReq hits 1266system.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker 13069 # number of ReadReq hits 1267system.cpu0.l2cache.ReadReq_hits::total 67927 # number of ReadReq hits 1268system.cpu0.l2cache.WritebackDirty_hits::writebacks 483646 # number of WritebackDirty hits 1269system.cpu0.l2cache.WritebackDirty_hits::total 483646 # number of WritebackDirty hits 1270system.cpu0.l2cache.WritebackClean_hits::writebacks 1447155 # number of WritebackClean hits 1271system.cpu0.l2cache.WritebackClean_hits::total 1447155 # number of WritebackClean hits 1272system.cpu0.l2cache.UpgradeReq_hits::cpu0.data 1 # number of UpgradeReq hits 1273system.cpu0.l2cache.UpgradeReq_hits::total 1 # number of UpgradeReq hits 1274system.cpu0.l2cache.ReadExReq_hits::cpu0.data 221212 # number of ReadExReq hits 1275system.cpu0.l2cache.ReadExReq_hits::total 221212 # number of ReadExReq hits 1276system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst 1179291 # number of ReadCleanReq hits 1277system.cpu0.l2cache.ReadCleanReq_hits::total 1179291 # number of ReadCleanReq hits 1278system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data 390010 # number of ReadSharedReq hits 1279system.cpu0.l2cache.ReadSharedReq_hits::total 390010 # number of ReadSharedReq hits 1280system.cpu0.l2cache.demand_hits::cpu0.dtb.walker 54858 # number of demand (read+write) hits 1281system.cpu0.l2cache.demand_hits::cpu0.itb.walker 13069 # number of demand (read+write) hits 1282system.cpu0.l2cache.demand_hits::cpu0.inst 1179291 # number of demand (read+write) hits 1283system.cpu0.l2cache.demand_hits::cpu0.data 611222 # number of demand (read+write) hits 1284system.cpu0.l2cache.demand_hits::total 1858440 # number of demand (read+write) hits 1285system.cpu0.l2cache.overall_hits::cpu0.dtb.walker 54858 # number of overall hits 1286system.cpu0.l2cache.overall_hits::cpu0.itb.walker 13069 # number of overall hits 1287system.cpu0.l2cache.overall_hits::cpu0.inst 1179291 # number of overall hits 1288system.cpu0.l2cache.overall_hits::cpu0.data 611222 # number of overall hits 1289system.cpu0.l2cache.overall_hits::total 1858440 # number of overall hits 1290system.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker 514 # number of ReadReq misses 1291system.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker 209 # number of ReadReq misses 1292system.cpu0.l2cache.ReadReq_misses::total 723 # number of ReadReq misses 1293system.cpu0.l2cache.UpgradeReq_misses::cpu0.data 55801 # number of UpgradeReq misses 1294system.cpu0.l2cache.UpgradeReq_misses::total 55801 # number of UpgradeReq misses 1295system.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data 20257 # number of SCUpgradeReq misses 1296system.cpu0.l2cache.SCUpgradeReq_misses::total 20257 # number of SCUpgradeReq misses 1297system.cpu0.l2cache.ReadExReq_misses::cpu0.data 48873 # number of ReadExReq misses 1298system.cpu0.l2cache.ReadExReq_misses::total 48873 # number of ReadExReq misses 1299system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst 70560 # number of ReadCleanReq misses 1300system.cpu0.l2cache.ReadCleanReq_misses::total 70560 # number of ReadCleanReq misses 1301system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data 107498 # number of ReadSharedReq misses 1302system.cpu0.l2cache.ReadSharedReq_misses::total 107498 # number of ReadSharedReq misses 1303system.cpu0.l2cache.demand_misses::cpu0.dtb.walker 514 # number of demand (read+write) misses 1304system.cpu0.l2cache.demand_misses::cpu0.itb.walker 209 # number of demand (read+write) misses 1305system.cpu0.l2cache.demand_misses::cpu0.inst 70560 # number of demand (read+write) misses 1306system.cpu0.l2cache.demand_misses::cpu0.data 156371 # number of demand (read+write) misses 1307system.cpu0.l2cache.demand_misses::total 227654 # number of demand (read+write) misses 1308system.cpu0.l2cache.overall_misses::cpu0.dtb.walker 514 # number of overall misses 1309system.cpu0.l2cache.overall_misses::cpu0.itb.walker 209 # number of overall misses 1310system.cpu0.l2cache.overall_misses::cpu0.inst 70560 # number of overall misses 1311system.cpu0.l2cache.overall_misses::cpu0.data 156371 # number of overall misses 1312system.cpu0.l2cache.overall_misses::total 227654 # number of overall misses 1313system.cpu0.l2cache.ReadReq_miss_latency::cpu0.dtb.walker 15837500 # number of ReadReq miss cycles 1314system.cpu0.l2cache.ReadReq_miss_latency::cpu0.itb.walker 5057000 # number of ReadReq miss cycles 1315system.cpu0.l2cache.ReadReq_miss_latency::total 20894500 # number of ReadReq miss cycles 1316system.cpu0.l2cache.UpgradeReq_miss_latency::cpu0.data 37580500 # number of UpgradeReq miss cycles 1317system.cpu0.l2cache.UpgradeReq_miss_latency::total 37580500 # number of UpgradeReq miss cycles 1318system.cpu0.l2cache.SCUpgradeReq_miss_latency::cpu0.data 9656000 # number of SCUpgradeReq miss cycles 1319system.cpu0.l2cache.SCUpgradeReq_miss_latency::total 9656000 # number of SCUpgradeReq miss cycles 1320system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::cpu0.data 401500 # number of SCUpgradeFailReq miss cycles 1321system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::total 401500 # number of SCUpgradeFailReq miss cycles 1322system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data 3379601499 # number of ReadExReq miss cycles 1323system.cpu0.l2cache.ReadExReq_miss_latency::total 3379601499 # number of ReadExReq miss cycles 1324system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst 3771387500 # number of ReadCleanReq miss cycles 1325system.cpu0.l2cache.ReadCleanReq_miss_latency::total 3771387500 # number of ReadCleanReq miss cycles 1326system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data 3519117997 # number of ReadSharedReq miss cycles 1327system.cpu0.l2cache.ReadSharedReq_miss_latency::total 3519117997 # number of ReadSharedReq miss cycles 1328system.cpu0.l2cache.demand_miss_latency::cpu0.dtb.walker 15837500 # number of demand (read+write) miss cycles 1329system.cpu0.l2cache.demand_miss_latency::cpu0.itb.walker 5057000 # number of demand (read+write) miss cycles 1330system.cpu0.l2cache.demand_miss_latency::cpu0.inst 3771387500 # number of demand (read+write) miss cycles 1331system.cpu0.l2cache.demand_miss_latency::cpu0.data 6898719496 # number of demand (read+write) miss cycles 1332system.cpu0.l2cache.demand_miss_latency::total 10691001496 # number of demand (read+write) miss cycles 1333system.cpu0.l2cache.overall_miss_latency::cpu0.dtb.walker 15837500 # number of overall miss cycles 1334system.cpu0.l2cache.overall_miss_latency::cpu0.itb.walker 5057000 # number of overall miss cycles 1335system.cpu0.l2cache.overall_miss_latency::cpu0.inst 3771387500 # number of overall miss cycles 1336system.cpu0.l2cache.overall_miss_latency::cpu0.data 6898719496 # number of overall miss cycles 1337system.cpu0.l2cache.overall_miss_latency::total 10691001496 # number of overall miss cycles 1338system.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker 55372 # number of ReadReq accesses(hits+misses) 1339system.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker 13278 # number of ReadReq accesses(hits+misses) 1340system.cpu0.l2cache.ReadReq_accesses::total 68650 # number of ReadReq accesses(hits+misses) 1341system.cpu0.l2cache.WritebackDirty_accesses::writebacks 483646 # number of WritebackDirty accesses(hits+misses) 1342system.cpu0.l2cache.WritebackDirty_accesses::total 483646 # number of WritebackDirty accesses(hits+misses) 1343system.cpu0.l2cache.WritebackClean_accesses::writebacks 1447155 # number of WritebackClean accesses(hits+misses) 1344system.cpu0.l2cache.WritebackClean_accesses::total 1447155 # number of WritebackClean accesses(hits+misses) 1345system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data 55802 # number of UpgradeReq accesses(hits+misses) 1346system.cpu0.l2cache.UpgradeReq_accesses::total 55802 # number of UpgradeReq accesses(hits+misses) 1347system.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data 20257 # number of SCUpgradeReq accesses(hits+misses) 1348system.cpu0.l2cache.SCUpgradeReq_accesses::total 20257 # number of SCUpgradeReq accesses(hits+misses) 1349system.cpu0.l2cache.ReadExReq_accesses::cpu0.data 270085 # number of ReadExReq accesses(hits+misses) 1350system.cpu0.l2cache.ReadExReq_accesses::total 270085 # number of ReadExReq accesses(hits+misses) 1351system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst 1249851 # number of ReadCleanReq accesses(hits+misses) 1352system.cpu0.l2cache.ReadCleanReq_accesses::total 1249851 # number of ReadCleanReq accesses(hits+misses) 1353system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data 497508 # number of ReadSharedReq accesses(hits+misses) 1354system.cpu0.l2cache.ReadSharedReq_accesses::total 497508 # number of ReadSharedReq accesses(hits+misses) 1355system.cpu0.l2cache.demand_accesses::cpu0.dtb.walker 55372 # number of demand (read+write) accesses 1356system.cpu0.l2cache.demand_accesses::cpu0.itb.walker 13278 # number of demand (read+write) accesses 1357system.cpu0.l2cache.demand_accesses::cpu0.inst 1249851 # number of demand (read+write) accesses 1358system.cpu0.l2cache.demand_accesses::cpu0.data 767593 # number of demand (read+write) accesses 1359system.cpu0.l2cache.demand_accesses::total 2086094 # number of demand (read+write) accesses 1360system.cpu0.l2cache.overall_accesses::cpu0.dtb.walker 55372 # number of overall (read+write) accesses 1361system.cpu0.l2cache.overall_accesses::cpu0.itb.walker 13278 # number of overall (read+write) accesses 1362system.cpu0.l2cache.overall_accesses::cpu0.inst 1249851 # number of overall (read+write) accesses 1363system.cpu0.l2cache.overall_accesses::cpu0.data 767593 # number of overall (read+write) accesses 1364system.cpu0.l2cache.overall_accesses::total 2086094 # number of overall (read+write) accesses 1365system.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker 0.009283 # miss rate for ReadReq accesses 1366system.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker 0.015740 # miss rate for ReadReq accesses 1367system.cpu0.l2cache.ReadReq_miss_rate::total 0.010532 # miss rate for ReadReq accesses 1368system.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data 0.999982 # miss rate for UpgradeReq accesses 1369system.cpu0.l2cache.UpgradeReq_miss_rate::total 0.999982 # miss rate for UpgradeReq accesses |
| 1377system.cpu0.l2cache.SCUpgradeReq_miss_rate::cpu0.data 1 # miss rate for SCUpgradeReq accesses 1378system.cpu0.l2cache.SCUpgradeReq_miss_rate::total 1 # miss rate for SCUpgradeReq accesses | 1370system.cpu0.l2cache.SCUpgradeReq_miss_rate::cpu0.data 1 # miss rate for SCUpgradeReq accesses 1371system.cpu0.l2cache.SCUpgradeReq_miss_rate::total 1 # miss rate for SCUpgradeReq accesses |
| 1379system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data 0.180437 # miss rate for ReadExReq accesses 1380system.cpu0.l2cache.ReadExReq_miss_rate::total 0.180437 # miss rate for ReadExReq accesses 1381system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst 0.056640 # miss rate for ReadCleanReq accesses 1382system.cpu0.l2cache.ReadCleanReq_miss_rate::total 0.056640 # miss rate for ReadCleanReq accesses 1383system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data 0.216700 # miss rate for ReadSharedReq accesses 1384system.cpu0.l2cache.ReadSharedReq_miss_rate::total 0.216700 # miss rate for ReadSharedReq accesses 1385system.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker 0.009077 # miss rate for demand accesses 1386system.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker 0.015074 # miss rate for demand accesses 1387system.cpu0.l2cache.demand_miss_rate::cpu0.inst 0.056640 # miss rate for demand accesses 1388system.cpu0.l2cache.demand_miss_rate::cpu0.data 0.203939 # miss rate for demand accesses 1389system.cpu0.l2cache.demand_miss_rate::total 0.109121 # miss rate for demand accesses 1390system.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker 0.009077 # miss rate for overall accesses 1391system.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker 0.015074 # miss rate for overall accesses 1392system.cpu0.l2cache.overall_miss_rate::cpu0.inst 0.056640 # miss rate for overall accesses 1393system.cpu0.l2cache.overall_miss_rate::cpu0.data 0.203939 # miss rate for overall accesses 1394system.cpu0.l2cache.overall_miss_rate::total 0.109121 # miss rate for overall accesses 1395system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.dtb.walker 30246.548323 # average ReadReq miss latency 1396system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.itb.walker 23857.500000 # average ReadReq miss latency 1397system.cpu0.l2cache.ReadReq_avg_miss_latency::total 28439.179632 # average ReadReq miss latency 1398system.cpu0.l2cache.UpgradeReq_avg_miss_latency::cpu0.data 639.895955 # average UpgradeReq miss latency 1399system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total 639.895955 # average UpgradeReq miss latency 1400system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::cpu0.data 462.186958 # average SCUpgradeReq miss latency 1401system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::total 462.186958 # average SCUpgradeReq miss latency | 1372system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data 0.180954 # miss rate for ReadExReq accesses 1373system.cpu0.l2cache.ReadExReq_miss_rate::total 0.180954 # miss rate for ReadExReq accesses 1374system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst 0.056455 # miss rate for ReadCleanReq accesses 1375system.cpu0.l2cache.ReadCleanReq_miss_rate::total 0.056455 # miss rate for ReadCleanReq accesses 1376system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data 0.216073 # miss rate for ReadSharedReq accesses 1377system.cpu0.l2cache.ReadSharedReq_miss_rate::total 0.216073 # miss rate for ReadSharedReq accesses 1378system.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker 0.009283 # miss rate for demand accesses 1379system.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker 0.015740 # miss rate for demand accesses 1380system.cpu0.l2cache.demand_miss_rate::cpu0.inst 0.056455 # miss rate for demand accesses 1381system.cpu0.l2cache.demand_miss_rate::cpu0.data 0.203716 # miss rate for demand accesses 1382system.cpu0.l2cache.demand_miss_rate::total 0.109129 # miss rate for demand accesses 1383system.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker 0.009283 # miss rate for overall accesses 1384system.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker 0.015740 # miss rate for overall accesses 1385system.cpu0.l2cache.overall_miss_rate::cpu0.inst 0.056455 # miss rate for overall accesses 1386system.cpu0.l2cache.overall_miss_rate::cpu0.data 0.203716 # miss rate for overall accesses 1387system.cpu0.l2cache.overall_miss_rate::total 0.109129 # miss rate for overall accesses 1388system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.dtb.walker 30812.256809 # average ReadReq miss latency 1389system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.itb.walker 24196.172249 # average ReadReq miss latency 1390system.cpu0.l2cache.ReadReq_avg_miss_latency::total 28899.723375 # average ReadReq miss latency 1391system.cpu0.l2cache.UpgradeReq_avg_miss_latency::cpu0.data 673.473594 # average UpgradeReq miss latency 1392system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total 673.473594 # average UpgradeReq miss latency 1393system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::cpu0.data 476.674730 # average SCUpgradeReq miss latency 1394system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::total 476.674730 # average SCUpgradeReq miss latency |
| 1402system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu0.data inf # average SCUpgradeFailReq miss latency 1403system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::total inf # average SCUpgradeFailReq miss latency | 1395system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu0.data inf # average SCUpgradeFailReq miss latency 1396system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::total inf # average SCUpgradeFailReq miss latency |
| 1404system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 69681.706891 # average ReadExReq miss latency 1405system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 69681.706891 # average ReadExReq miss latency 1406system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 53243.872704 # average ReadCleanReq miss latency 1407system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 53243.872704 # average ReadCleanReq miss latency 1408system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 32500.102303 # average ReadSharedReq miss latency 1409system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 32500.102303 # average ReadSharedReq miss latency 1410system.cpu0.l2cache.demand_avg_miss_latency::cpu0.dtb.walker 30246.548323 # average overall miss latency 1411system.cpu0.l2cache.demand_avg_miss_latency::cpu0.itb.walker 23857.500000 # average overall miss latency 1412system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 53243.872704 # average overall miss latency 1413system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 44076.377088 # average overall miss latency 1414system.cpu0.l2cache.demand_avg_miss_latency::total 46883.657413 # average overall miss latency 1415system.cpu0.l2cache.overall_avg_miss_latency::cpu0.dtb.walker 30246.548323 # average overall miss latency 1416system.cpu0.l2cache.overall_avg_miss_latency::cpu0.itb.walker 23857.500000 # average overall miss latency 1417system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 53243.872704 # average overall miss latency 1418system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 44076.377088 # average overall miss latency 1419system.cpu0.l2cache.overall_avg_miss_latency::total 46883.657413 # average overall miss latency 1420system.cpu0.l2cache.blocked_cycles::no_mshrs 102 # number of cycles access was blocked | 1397system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 69150.686453 # average ReadExReq miss latency 1398system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 69150.686453 # average ReadExReq miss latency 1399system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 53449.369331 # average ReadCleanReq miss latency 1400system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 53449.369331 # average ReadCleanReq miss latency 1401system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 32736.590420 # average ReadSharedReq miss latency 1402system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 32736.590420 # average ReadSharedReq miss latency 1403system.cpu0.l2cache.demand_avg_miss_latency::cpu0.dtb.walker 30812.256809 # average overall miss latency 1404system.cpu0.l2cache.demand_avg_miss_latency::cpu0.itb.walker 24196.172249 # average overall miss latency 1405system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 53449.369331 # average overall miss latency 1406system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 44117.640074 # average overall miss latency 1407system.cpu0.l2cache.demand_avg_miss_latency::total 46961.623762 # average overall miss latency 1408system.cpu0.l2cache.overall_avg_miss_latency::cpu0.dtb.walker 30812.256809 # average overall miss latency 1409system.cpu0.l2cache.overall_avg_miss_latency::cpu0.itb.walker 24196.172249 # average overall miss latency 1410system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 53449.369331 # average overall miss latency 1411system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 44117.640074 # average overall miss latency 1412system.cpu0.l2cache.overall_avg_miss_latency::total 46961.623762 # average overall miss latency 1413system.cpu0.l2cache.blocked_cycles::no_mshrs 201 # number of cycles access was blocked |
| 1421system.cpu0.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked | 1414system.cpu0.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked |
| 1422system.cpu0.l2cache.blocked::no_mshrs 3 # number of cycles access was blocked | 1415system.cpu0.l2cache.blocked::no_mshrs 7 # number of cycles access was blocked |
| 1423system.cpu0.l2cache.blocked::no_targets 0 # number of cycles access was blocked | 1416system.cpu0.l2cache.blocked::no_targets 0 # number of cycles access was blocked |
| 1424system.cpu0.l2cache.avg_blocked_cycles::no_mshrs 34 # average number of cycles each access was blocked | 1417system.cpu0.l2cache.avg_blocked_cycles::no_mshrs 28.714286 # average number of cycles each access was blocked |
| 1425system.cpu0.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked | 1418system.cpu0.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked |
| 1426system.cpu0.l2cache.unused_prefetches 10599 # number of HardPF blocks evicted w/o reference 1427system.cpu0.l2cache.writebacks::writebacks 230738 # number of writebacks 1428system.cpu0.l2cache.writebacks::total 230738 # number of writebacks 1429system.cpu0.l2cache.ReadReq_mshr_hits::cpu0.itb.walker 2 # number of ReadReq MSHR hits 1430system.cpu0.l2cache.ReadReq_mshr_hits::total 2 # number of ReadReq MSHR hits 1431system.cpu0.l2cache.ReadExReq_mshr_hits::cpu0.data 5942 # number of ReadExReq MSHR hits 1432system.cpu0.l2cache.ReadExReq_mshr_hits::total 5942 # number of ReadExReq MSHR hits 1433system.cpu0.l2cache.ReadCleanReq_mshr_hits::cpu0.inst 36 # number of ReadCleanReq MSHR hits 1434system.cpu0.l2cache.ReadCleanReq_mshr_hits::total 36 # number of ReadCleanReq MSHR hits 1435system.cpu0.l2cache.ReadSharedReq_mshr_hits::cpu0.data 741 # number of ReadSharedReq MSHR hits 1436system.cpu0.l2cache.ReadSharedReq_mshr_hits::total 741 # number of ReadSharedReq MSHR hits 1437system.cpu0.l2cache.demand_mshr_hits::cpu0.itb.walker 2 # number of demand (read+write) MSHR hits 1438system.cpu0.l2cache.demand_mshr_hits::cpu0.inst 36 # number of demand (read+write) MSHR hits 1439system.cpu0.l2cache.demand_mshr_hits::cpu0.data 6683 # number of demand (read+write) MSHR hits 1440system.cpu0.l2cache.demand_mshr_hits::total 6721 # number of demand (read+write) MSHR hits 1441system.cpu0.l2cache.overall_mshr_hits::cpu0.itb.walker 2 # number of overall MSHR hits 1442system.cpu0.l2cache.overall_mshr_hits::cpu0.inst 36 # number of overall MSHR hits 1443system.cpu0.l2cache.overall_mshr_hits::cpu0.data 6683 # number of overall MSHR hits 1444system.cpu0.l2cache.overall_mshr_hits::total 6721 # number of overall MSHR hits 1445system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.dtb.walker 507 # number of ReadReq MSHR misses 1446system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.itb.walker 198 # number of ReadReq MSHR misses 1447system.cpu0.l2cache.ReadReq_mshr_misses::total 705 # number of ReadReq MSHR misses 1448system.cpu0.l2cache.HardPFReq_mshr_misses::cpu0.l2cache.prefetcher 262695 # number of HardPFReq MSHR misses 1449system.cpu0.l2cache.HardPFReq_mshr_misses::total 262695 # number of HardPFReq MSHR misses 1450system.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data 55745 # number of UpgradeReq MSHR misses 1451system.cpu0.l2cache.UpgradeReq_mshr_misses::total 55745 # number of UpgradeReq MSHR misses 1452system.cpu0.l2cache.SCUpgradeReq_mshr_misses::cpu0.data 20165 # number of SCUpgradeReq MSHR misses 1453system.cpu0.l2cache.SCUpgradeReq_mshr_misses::total 20165 # number of SCUpgradeReq MSHR misses 1454system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data 42661 # number of ReadExReq MSHR misses 1455system.cpu0.l2cache.ReadExReq_mshr_misses::total 42661 # number of ReadExReq MSHR misses 1456system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst 70917 # number of ReadCleanReq MSHR misses 1457system.cpu0.l2cache.ReadCleanReq_mshr_misses::total 70917 # number of ReadCleanReq MSHR misses 1458system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data 106763 # number of ReadSharedReq MSHR misses 1459system.cpu0.l2cache.ReadSharedReq_mshr_misses::total 106763 # number of ReadSharedReq MSHR misses 1460system.cpu0.l2cache.demand_mshr_misses::cpu0.dtb.walker 507 # number of demand (read+write) MSHR misses 1461system.cpu0.l2cache.demand_mshr_misses::cpu0.itb.walker 198 # number of demand (read+write) MSHR misses 1462system.cpu0.l2cache.demand_mshr_misses::cpu0.inst 70917 # number of demand (read+write) MSHR misses 1463system.cpu0.l2cache.demand_mshr_misses::cpu0.data 149424 # number of demand (read+write) MSHR misses 1464system.cpu0.l2cache.demand_mshr_misses::total 221046 # number of demand (read+write) MSHR misses 1465system.cpu0.l2cache.overall_mshr_misses::cpu0.dtb.walker 507 # number of overall MSHR misses 1466system.cpu0.l2cache.overall_mshr_misses::cpu0.itb.walker 198 # number of overall MSHR misses 1467system.cpu0.l2cache.overall_mshr_misses::cpu0.inst 70917 # number of overall MSHR misses 1468system.cpu0.l2cache.overall_mshr_misses::cpu0.data 149424 # number of overall MSHR misses 1469system.cpu0.l2cache.overall_mshr_misses::cpu0.l2cache.prefetcher 262695 # number of overall MSHR misses 1470system.cpu0.l2cache.overall_mshr_misses::total 483741 # number of overall MSHR misses | 1419system.cpu0.l2cache.unused_prefetches 10601 # number of HardPF blocks evicted w/o reference 1420system.cpu0.l2cache.writebacks::writebacks 229825 # number of writebacks 1421system.cpu0.l2cache.writebacks::total 229825 # number of writebacks 1422system.cpu0.l2cache.ReadReq_mshr_hits::cpu0.dtb.walker 1 # number of ReadReq MSHR hits 1423system.cpu0.l2cache.ReadReq_mshr_hits::cpu0.itb.walker 3 # number of ReadReq MSHR hits 1424system.cpu0.l2cache.ReadReq_mshr_hits::total 4 # number of ReadReq MSHR hits 1425system.cpu0.l2cache.ReadExReq_mshr_hits::cpu0.data 5836 # number of ReadExReq MSHR hits 1426system.cpu0.l2cache.ReadExReq_mshr_hits::total 5836 # number of ReadExReq MSHR hits 1427system.cpu0.l2cache.ReadCleanReq_mshr_hits::cpu0.inst 40 # number of ReadCleanReq MSHR hits 1428system.cpu0.l2cache.ReadCleanReq_mshr_hits::total 40 # number of ReadCleanReq MSHR hits 1429system.cpu0.l2cache.ReadSharedReq_mshr_hits::cpu0.data 788 # number of ReadSharedReq MSHR hits 1430system.cpu0.l2cache.ReadSharedReq_mshr_hits::total 788 # number of ReadSharedReq MSHR hits 1431system.cpu0.l2cache.demand_mshr_hits::cpu0.dtb.walker 1 # number of demand (read+write) MSHR hits 1432system.cpu0.l2cache.demand_mshr_hits::cpu0.itb.walker 3 # number of demand (read+write) MSHR hits 1433system.cpu0.l2cache.demand_mshr_hits::cpu0.inst 40 # number of demand (read+write) MSHR hits 1434system.cpu0.l2cache.demand_mshr_hits::cpu0.data 6624 # number of demand (read+write) MSHR hits 1435system.cpu0.l2cache.demand_mshr_hits::total 6668 # number of demand (read+write) MSHR hits 1436system.cpu0.l2cache.overall_mshr_hits::cpu0.dtb.walker 1 # number of overall MSHR hits 1437system.cpu0.l2cache.overall_mshr_hits::cpu0.itb.walker 3 # number of overall MSHR hits 1438system.cpu0.l2cache.overall_mshr_hits::cpu0.inst 40 # number of overall MSHR hits 1439system.cpu0.l2cache.overall_mshr_hits::cpu0.data 6624 # number of overall MSHR hits 1440system.cpu0.l2cache.overall_mshr_hits::total 6668 # number of overall MSHR hits 1441system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.dtb.walker 513 # number of ReadReq MSHR misses 1442system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.itb.walker 206 # number of ReadReq MSHR misses 1443system.cpu0.l2cache.ReadReq_mshr_misses::total 719 # number of ReadReq MSHR misses 1444system.cpu0.l2cache.HardPFReq_mshr_misses::cpu0.l2cache.prefetcher 262614 # number of HardPFReq MSHR misses 1445system.cpu0.l2cache.HardPFReq_mshr_misses::total 262614 # number of HardPFReq MSHR misses 1446system.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data 55801 # number of UpgradeReq MSHR misses 1447system.cpu0.l2cache.UpgradeReq_mshr_misses::total 55801 # number of UpgradeReq MSHR misses 1448system.cpu0.l2cache.SCUpgradeReq_mshr_misses::cpu0.data 20257 # number of SCUpgradeReq MSHR misses 1449system.cpu0.l2cache.SCUpgradeReq_mshr_misses::total 20257 # number of SCUpgradeReq MSHR misses 1450system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data 43037 # number of ReadExReq MSHR misses 1451system.cpu0.l2cache.ReadExReq_mshr_misses::total 43037 # number of ReadExReq MSHR misses 1452system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst 70520 # number of ReadCleanReq MSHR misses 1453system.cpu0.l2cache.ReadCleanReq_mshr_misses::total 70520 # number of ReadCleanReq MSHR misses 1454system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data 106710 # number of ReadSharedReq MSHR misses 1455system.cpu0.l2cache.ReadSharedReq_mshr_misses::total 106710 # number of ReadSharedReq MSHR misses 1456system.cpu0.l2cache.demand_mshr_misses::cpu0.dtb.walker 513 # number of demand (read+write) MSHR misses 1457system.cpu0.l2cache.demand_mshr_misses::cpu0.itb.walker 206 # number of demand (read+write) MSHR misses 1458system.cpu0.l2cache.demand_mshr_misses::cpu0.inst 70520 # number of demand (read+write) MSHR misses 1459system.cpu0.l2cache.demand_mshr_misses::cpu0.data 149747 # number of demand (read+write) MSHR misses 1460system.cpu0.l2cache.demand_mshr_misses::total 220986 # number of demand (read+write) MSHR misses 1461system.cpu0.l2cache.overall_mshr_misses::cpu0.dtb.walker 513 # number of overall MSHR misses 1462system.cpu0.l2cache.overall_mshr_misses::cpu0.itb.walker 206 # number of overall MSHR misses 1463system.cpu0.l2cache.overall_mshr_misses::cpu0.inst 70520 # number of overall MSHR misses 1464system.cpu0.l2cache.overall_mshr_misses::cpu0.data 149747 # number of overall MSHR misses 1465system.cpu0.l2cache.overall_mshr_misses::cpu0.l2cache.prefetcher 262614 # number of overall MSHR misses 1466system.cpu0.l2cache.overall_mshr_misses::total 483600 # number of overall MSHR misses |
| 1471system.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.inst 3008 # number of ReadReq MSHR uncacheable | 1467system.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.inst 3008 # number of ReadReq MSHR uncacheable |
| 1472system.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.data 31782 # number of ReadReq MSHR uncacheable 1473system.cpu0.l2cache.ReadReq_mshr_uncacheable::total 34790 # number of ReadReq MSHR uncacheable 1474system.cpu0.l2cache.WriteReq_mshr_uncacheable::cpu0.data 28457 # number of WriteReq MSHR uncacheable 1475system.cpu0.l2cache.WriteReq_mshr_uncacheable::total 28457 # number of WriteReq MSHR uncacheable | 1468system.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.data 32008 # number of ReadReq MSHR uncacheable 1469system.cpu0.l2cache.ReadReq_mshr_uncacheable::total 35016 # number of ReadReq MSHR uncacheable 1470system.cpu0.l2cache.WriteReq_mshr_uncacheable::cpu0.data 28682 # number of WriteReq MSHR uncacheable 1471system.cpu0.l2cache.WriteReq_mshr_uncacheable::total 28682 # number of WriteReq MSHR uncacheable |
| 1476system.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.inst 3008 # number of overall MSHR uncacheable misses | 1472system.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.inst 3008 # number of overall MSHR uncacheable misses |
| 1477system.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.data 60239 # number of overall MSHR uncacheable misses 1478system.cpu0.l2cache.overall_mshr_uncacheable_misses::total 63247 # number of overall MSHR uncacheable misses 1479system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.dtb.walker 12293000 # number of ReadReq MSHR miss cycles 1480system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.itb.walker 3546000 # number of ReadReq MSHR miss cycles 1481system.cpu0.l2cache.ReadReq_mshr_miss_latency::total 15839000 # number of ReadReq MSHR miss cycles 1482system.cpu0.l2cache.HardPFReq_mshr_miss_latency::cpu0.l2cache.prefetcher 17363724717 # number of HardPFReq MSHR miss cycles 1483system.cpu0.l2cache.HardPFReq_mshr_miss_latency::total 17363724717 # number of HardPFReq MSHR miss cycles 1484system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data 962038500 # number of UpgradeReq MSHR miss cycles 1485system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total 962038500 # number of UpgradeReq MSHR miss cycles 1486system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::cpu0.data 304268499 # number of SCUpgradeReq MSHR miss cycles 1487system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::total 304268499 # number of SCUpgradeReq MSHR miss cycles 1488system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu0.data 349000 # number of SCUpgradeFailReq MSHR miss cycles 1489system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 349000 # number of SCUpgradeFailReq MSHR miss cycles 1490system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data 2236694000 # number of ReadExReq MSHR miss cycles 1491system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 2236694000 # number of ReadExReq MSHR miss cycles 1492system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst 3350952500 # number of ReadCleanReq MSHR miss cycles 1493system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total 3350952500 # number of ReadCleanReq MSHR miss cycles 1494system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data 2808325998 # number of ReadSharedReq MSHR miss cycles 1495system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 2808325998 # number of ReadSharedReq MSHR miss cycles 1496system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.dtb.walker 12293000 # number of demand (read+write) MSHR miss cycles 1497system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.itb.walker 3546000 # number of demand (read+write) MSHR miss cycles 1498system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst 3350952500 # number of demand (read+write) MSHR miss cycles 1499system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data 5045019998 # number of demand (read+write) MSHR miss cycles 1500system.cpu0.l2cache.demand_mshr_miss_latency::total 8411811498 # number of demand (read+write) MSHR miss cycles 1501system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.dtb.walker 12293000 # number of overall MSHR miss cycles 1502system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.itb.walker 3546000 # number of overall MSHR miss cycles 1503system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst 3350952500 # number of overall MSHR miss cycles 1504system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data 5045019998 # number of overall MSHR miss cycles 1505system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 17363724717 # number of overall MSHR miss cycles 1506system.cpu0.l2cache.overall_mshr_miss_latency::total 25775536215 # number of overall MSHR miss cycles | 1473system.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.data 60690 # number of overall MSHR uncacheable misses 1474system.cpu0.l2cache.overall_mshr_uncacheable_misses::total 63698 # number of overall MSHR uncacheable misses 1475system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.dtb.walker 12741500 # number of ReadReq MSHR miss cycles 1476system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.itb.walker 3770500 # number of ReadReq MSHR miss cycles 1477system.cpu0.l2cache.ReadReq_mshr_miss_latency::total 16512000 # number of ReadReq MSHR miss cycles 1478system.cpu0.l2cache.HardPFReq_mshr_miss_latency::cpu0.l2cache.prefetcher 17165691219 # number of HardPFReq MSHR miss cycles 1479system.cpu0.l2cache.HardPFReq_mshr_miss_latency::total 17165691219 # number of HardPFReq MSHR miss cycles 1480system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data 965407999 # number of UpgradeReq MSHR miss cycles 1481system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total 965407999 # number of UpgradeReq MSHR miss cycles 1482system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::cpu0.data 305528000 # number of SCUpgradeReq MSHR miss cycles 1483system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::total 305528000 # number of SCUpgradeReq MSHR miss cycles 1484system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu0.data 329500 # number of SCUpgradeFailReq MSHR miss cycles 1485system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 329500 # number of SCUpgradeFailReq MSHR miss cycles 1486system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data 2246676499 # number of ReadExReq MSHR miss cycles 1487system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 2246676499 # number of ReadExReq MSHR miss cycles 1488system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst 3346200500 # number of ReadCleanReq MSHR miss cycles 1489system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total 3346200500 # number of ReadCleanReq MSHR miss cycles 1490system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data 2833954497 # number of ReadSharedReq MSHR miss cycles 1491system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 2833954497 # number of ReadSharedReq MSHR miss cycles 1492system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.dtb.walker 12741500 # number of demand (read+write) MSHR miss cycles 1493system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.itb.walker 3770500 # number of demand (read+write) MSHR miss cycles 1494system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst 3346200500 # number of demand (read+write) MSHR miss cycles 1495system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data 5080630996 # number of demand (read+write) MSHR miss cycles 1496system.cpu0.l2cache.demand_mshr_miss_latency::total 8443343496 # number of demand (read+write) MSHR miss cycles 1497system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.dtb.walker 12741500 # number of overall MSHR miss cycles 1498system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.itb.walker 3770500 # number of overall MSHR miss cycles 1499system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst 3346200500 # number of overall MSHR miss cycles 1500system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data 5080630996 # number of overall MSHR miss cycles 1501system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 17165691219 # number of overall MSHR miss cycles 1502system.cpu0.l2cache.overall_mshr_miss_latency::total 25609034715 # number of overall MSHR miss cycles |
| 1507system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.inst 265086000 # number of ReadReq MSHR uncacheable cycles | 1503system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.inst 265086000 # number of ReadReq MSHR uncacheable cycles |
| 1508system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.data 6369584000 # number of ReadReq MSHR uncacheable cycles 1509system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::total 6634670000 # number of ReadReq MSHR uncacheable cycles | 1504system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.data 6425579500 # number of ReadReq MSHR uncacheable cycles 1505system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::total 6690665500 # number of ReadReq MSHR uncacheable cycles |
| 1510system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.inst 265086000 # number of overall MSHR uncacheable cycles | 1506system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.inst 265086000 # number of overall MSHR uncacheable cycles |
| 1511system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.data 6369584000 # number of overall MSHR uncacheable cycles 1512system.cpu0.l2cache.overall_mshr_uncacheable_latency::total 6634670000 # number of overall MSHR uncacheable cycles 1513system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.009077 # mshr miss rate for ReadReq accesses 1514system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.014923 # mshr miss rate for ReadReq accesses 1515system.cpu0.l2cache.ReadReq_mshr_miss_rate::total 0.010199 # mshr miss rate for ReadReq accesses | 1507system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.data 6425579500 # number of overall MSHR uncacheable cycles 1508system.cpu0.l2cache.overall_mshr_uncacheable_latency::total 6690665500 # number of overall MSHR uncacheable cycles 1509system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.009265 # mshr miss rate for ReadReq accesses 1510system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.015514 # mshr miss rate for ReadReq accesses 1511system.cpu0.l2cache.ReadReq_mshr_miss_rate::total 0.010473 # mshr miss rate for ReadReq accesses |
| 1516system.cpu0.l2cache.HardPFReq_mshr_miss_rate::cpu0.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses 1517system.cpu0.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses | 1512system.cpu0.l2cache.HardPFReq_mshr_miss_rate::cpu0.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses 1513system.cpu0.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses |
| 1518system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data 1 # mshr miss rate for UpgradeReq accesses 1519system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for UpgradeReq accesses | 1514system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data 0.999982 # mshr miss rate for UpgradeReq accesses 1515system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total 0.999982 # mshr miss rate for UpgradeReq accesses |
| 1520system.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::cpu0.data 1 # mshr miss rate for SCUpgradeReq accesses 1521system.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeReq accesses | 1516system.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::cpu0.data 1 # mshr miss rate for SCUpgradeReq accesses 1517system.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeReq accesses |
| 1522system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data 0.158377 # mshr miss rate for ReadExReq accesses 1523system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total 0.158377 # mshr miss rate for ReadExReq accesses 1524system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst 0.056611 # mshr miss rate for ReadCleanReq accesses 1525system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total 0.056611 # mshr miss rate for ReadCleanReq accesses 1526system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data 0.215206 # mshr miss rate for ReadSharedReq accesses 1527system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total 0.215206 # mshr miss rate for ReadSharedReq accesses 1528system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.dtb.walker 0.009077 # mshr miss rate for demand accesses 1529system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.itb.walker 0.014923 # mshr miss rate for demand accesses 1530system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst 0.056611 # mshr miss rate for demand accesses 1531system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data 0.195208 # mshr miss rate for demand accesses 1532system.cpu0.l2cache.demand_mshr_miss_rate::total 0.105901 # mshr miss rate for demand accesses 1533system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.dtb.walker 0.009077 # mshr miss rate for overall accesses 1534system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.itb.walker 0.014923 # mshr miss rate for overall accesses 1535system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst 0.056611 # mshr miss rate for overall accesses 1536system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data 0.195208 # mshr miss rate for overall accesses | 1518system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data 0.159346 # mshr miss rate for ReadExReq accesses 1519system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total 0.159346 # mshr miss rate for ReadExReq accesses 1520system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst 0.056423 # mshr miss rate for ReadCleanReq accesses 1521system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total 0.056423 # mshr miss rate for ReadCleanReq accesses 1522system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data 0.214489 # mshr miss rate for ReadSharedReq accesses 1523system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total 0.214489 # mshr miss rate for ReadSharedReq accesses 1524system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.dtb.walker 0.009265 # mshr miss rate for demand accesses 1525system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.itb.walker 0.015514 # mshr miss rate for demand accesses 1526system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst 0.056423 # mshr miss rate for demand accesses 1527system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data 0.195086 # mshr miss rate for demand accesses 1528system.cpu0.l2cache.demand_mshr_miss_rate::total 0.105933 # mshr miss rate for demand accesses 1529system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.dtb.walker 0.009265 # mshr miss rate for overall accesses 1530system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.itb.walker 0.015514 # mshr miss rate for overall accesses 1531system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst 0.056423 # mshr miss rate for overall accesses 1532system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data 0.195086 # mshr miss rate for overall accesses |
| 1537system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.l2cache.prefetcher inf # mshr miss rate for overall accesses | 1533system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.l2cache.prefetcher inf # mshr miss rate for overall accesses |
| 1538system.cpu0.l2cache.overall_mshr_miss_rate::total 0.231756 # mshr miss rate for overall accesses 1539system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 24246.548323 # average ReadReq mshr miss latency 1540system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 17909.090909 # average ReadReq mshr miss latency 1541system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::total 22466.666667 # average ReadReq mshr miss latency 1542system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 66098.421047 # average HardPFReq mshr miss latency 1543system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::total 66098.421047 # average HardPFReq mshr miss latency 1544system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data 17257.843753 # average UpgradeReq mshr miss latency 1545system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 17257.843753 # average UpgradeReq mshr miss latency 1546system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 15088.941185 # average SCUpgradeReq mshr miss latency 1547system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 15088.941185 # average SCUpgradeReq mshr miss latency | 1534system.cpu0.l2cache.overall_mshr_miss_rate::total 0.231821 # mshr miss rate for overall accesses 1535system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 24837.231969 # average ReadReq mshr miss latency 1536system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 18303.398058 # average ReadReq mshr miss latency 1537system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::total 22965.229485 # average ReadReq mshr miss latency 1538system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 65364.722441 # average HardPFReq mshr miss latency 1539system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::total 65364.722441 # average HardPFReq mshr miss latency 1540system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data 17300.908568 # average UpgradeReq mshr miss latency 1541system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 17300.908568 # average UpgradeReq mshr miss latency 1542system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 15082.588735 # average SCUpgradeReq mshr miss latency 1543system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 15082.588735 # average SCUpgradeReq mshr miss latency |
| 1548system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu0.data inf # average SCUpgradeFailReq mshr miss latency 1549system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total inf # average SCUpgradeFailReq mshr miss latency | 1544system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu0.data inf # average SCUpgradeFailReq mshr miss latency 1545system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total inf # average SCUpgradeFailReq mshr miss latency |
| 1550system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 52429.478915 # average ReadExReq mshr miss latency 1551system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 52429.478915 # average ReadExReq mshr miss latency 1552system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 47251.752048 # average ReadCleanReq mshr miss latency 1553system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 47251.752048 # average ReadCleanReq mshr miss latency 1554system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 26304.300160 # average ReadSharedReq mshr miss latency 1555system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 26304.300160 # average ReadSharedReq mshr miss latency 1556system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.dtb.walker 24246.548323 # average overall mshr miss latency 1557system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.itb.walker 17909.090909 # average overall mshr miss latency 1558system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 47251.752048 # average overall mshr miss latency 1559system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 33763.117023 # average overall mshr miss latency 1560system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 38054.574604 # average overall mshr miss latency 1561system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.dtb.walker 24246.548323 # average overall mshr miss latency 1562system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.itb.walker 17909.090909 # average overall mshr miss latency 1563system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 47251.752048 # average overall mshr miss latency 1564system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 33763.117023 # average overall mshr miss latency 1565system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 66098.421047 # average overall mshr miss latency 1566system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 53283.753527 # average overall mshr miss latency | 1546system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 52203.371494 # average ReadExReq mshr miss latency 1547system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 52203.371494 # average ReadExReq mshr miss latency 1548system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 47450.375780 # average ReadCleanReq mshr miss latency 1549system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 47450.375780 # average ReadCleanReq mshr miss latency 1550system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 26557.534411 # average ReadSharedReq mshr miss latency 1551system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 26557.534411 # average ReadSharedReq mshr miss latency 1552system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.dtb.walker 24837.231969 # average overall mshr miss latency 1553system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.itb.walker 18303.398058 # average overall mshr miss latency 1554system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 47450.375780 # average overall mshr miss latency 1555system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 33928.098700 # average overall mshr miss latency 1556system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 38207.594581 # average overall mshr miss latency 1557system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.dtb.walker 24837.231969 # average overall mshr miss latency 1558system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.itb.walker 18303.398058 # average overall mshr miss latency 1559system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 47450.375780 # average overall mshr miss latency 1560system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 33928.098700 # average overall mshr miss latency 1561system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 65364.722441 # average overall mshr miss latency 1562system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 52954.993207 # average overall mshr miss latency |
| 1567system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 88126.994681 # average ReadReq mshr uncacheable latency | 1563system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 88126.994681 # average ReadReq mshr uncacheable latency |
| 1568system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 200414.826002 # average ReadReq mshr uncacheable latency 1569system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 190706.237425 # average ReadReq mshr uncacheable latency | 1564system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 200749.172082 # average ReadReq mshr uncacheable latency 1565system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 191074.523075 # average ReadReq mshr uncacheable latency |
| 1570system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.inst 88126.994681 # average overall mshr uncacheable latency | 1566system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.inst 88126.994681 # average overall mshr uncacheable latency |
| 1571system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.data 105738.541476 # average overall mshr uncacheable latency 1572system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::total 104900.943918 # average overall mshr uncacheable latency 1573system.cpu0.toL2Bus.snoop_filter.tot_requests 4079155 # Total number of requests made to the snoop filter. 1574system.cpu0.toL2Bus.snoop_filter.hit_single_requests 2060991 # Number of requests hitting in the snoop filter with a single holder of the requested data. 1575system.cpu0.toL2Bus.snoop_filter.hit_multi_requests 31388 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 1576system.cpu0.toL2Bus.snoop_filter.tot_snoops 213571 # Total number of snoops made to the snoop filter. 1577system.cpu0.toL2Bus.snoop_filter.hit_single_snoops 211819 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 1578system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops 1752 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 1579system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 1580system.cpu0.toL2Bus.trans_dist::ReadReq 114320 # Transaction distribution 1581system.cpu0.toL2Bus.trans_dist::ReadResp 1911393 # Transaction distribution 1582system.cpu0.toL2Bus.trans_dist::WriteReq 28457 # Transaction distribution 1583system.cpu0.toL2Bus.trans_dist::WriteResp 28457 # Transaction distribution 1584system.cpu0.toL2Bus.trans_dist::WritebackDirty 712151 # Transaction distribution 1585system.cpu0.toL2Bus.trans_dist::WritebackClean 1482098 # Transaction distribution 1586system.cpu0.toL2Bus.trans_dist::CleanEvict 89271 # Transaction distribution 1587system.cpu0.toL2Bus.trans_dist::HardPFReq 330960 # Transaction distribution 1588system.cpu0.toL2Bus.trans_dist::UpgradeReq 87226 # Transaction distribution 1589system.cpu0.toL2Bus.trans_dist::SCUpgradeReq 42590 # Transaction distribution 1590system.cpu0.toL2Bus.trans_dist::UpgradeResp 113358 # Transaction distribution 1591system.cpu0.toL2Bus.trans_dist::SCUpgradeFailReq 15 # Transaction distribution 1592system.cpu0.toL2Bus.trans_dist::UpgradeFailResp 26 # Transaction distribution 1593system.cpu0.toL2Bus.trans_dist::ReadExReq 287646 # Transaction distribution 1594system.cpu0.toL2Bus.trans_dist::ReadExResp 284122 # Transaction distribution 1595system.cpu0.toL2Bus.trans_dist::ReadCleanReq 1252747 # Transaction distribution 1596system.cpu0.toL2Bus.trans_dist::ReadSharedReq 585259 # Transaction distribution 1597system.cpu0.toL2Bus.trans_dist::InvalidateReq 3214 # Transaction distribution 1598system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 3763658 # Packet count per connected master and slave (bytes) 1599system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 2614734 # Packet count per connected master and slave (bytes) 1600system.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 29156 # Packet count per connected master and slave (bytes) 1601system.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 119485 # Packet count per connected master and slave (bytes) 1602system.cpu0.toL2Bus.pkt_count::total 6527033 # Packet count per connected master and slave (bytes) 1603system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 160361408 # Cumulative packet size per connected master and slave (bytes) 1604system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 98721444 # Cumulative packet size per connected master and slave (bytes) 1605system.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 53072 # Cumulative packet size per connected master and slave (bytes) 1606system.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 223432 # Cumulative packet size per connected master and slave (bytes) 1607system.cpu0.toL2Bus.pkt_size::total 259359356 # Cumulative packet size per connected master and slave (bytes) 1608system.cpu0.toL2Bus.snoops 926756 # Total snoops (count) 1609system.cpu0.toL2Bus.snoopTraffic 18862496 # Total snoop traffic (bytes) 1610system.cpu0.toL2Bus.snoop_fanout::samples 3052726 # Request fanout histogram 1611system.cpu0.toL2Bus.snoop_fanout::mean 0.087981 # Request fanout histogram 1612system.cpu0.toL2Bus.snoop_fanout::stdev 0.285286 # Request fanout histogram | 1567system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.data 105875.424287 # average overall mshr uncacheable latency 1568system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::total 105037.293165 # average overall mshr uncacheable latency 1569system.cpu0.toL2Bus.snoop_filter.tot_requests 4075722 # Total number of requests made to the snoop filter. 1570system.cpu0.toL2Bus.snoop_filter.hit_single_requests 2058160 # Number of requests hitting in the snoop filter with a single holder of the requested data. 1571system.cpu0.toL2Bus.snoop_filter.hit_multi_requests 32446 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 1572system.cpu0.toL2Bus.snoop_filter.tot_snoops 214641 # Total number of snoops made to the snoop filter. 1573system.cpu0.toL2Bus.snoop_filter.hit_single_snoops 212781 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 1574system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops 1860 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 1575system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 1576system.cpu0.toL2Bus.trans_dist::ReadReq 113949 # Transaction distribution 1577system.cpu0.toL2Bus.trans_dist::ReadResp 1910077 # Transaction distribution 1578system.cpu0.toL2Bus.trans_dist::WriteReq 28682 # Transaction distribution 1579system.cpu0.toL2Bus.trans_dist::WriteResp 28682 # Transaction distribution 1580system.cpu0.toL2Bus.trans_dist::WritebackDirty 713807 # Transaction distribution 1581system.cpu0.toL2Bus.trans_dist::WritebackClean 1478497 # Transaction distribution 1582system.cpu0.toL2Bus.trans_dist::CleanEvict 89121 # Transaction distribution 1583system.cpu0.toL2Bus.trans_dist::HardPFReq 330731 # Transaction distribution 1584system.cpu0.toL2Bus.trans_dist::UpgradeReq 87625 # Transaction distribution 1585system.cpu0.toL2Bus.trans_dist::SCUpgradeReq 42853 # Transaction distribution 1586system.cpu0.toL2Bus.trans_dist::UpgradeResp 113662 # Transaction distribution 1587system.cpu0.toL2Bus.trans_dist::SCUpgradeFailReq 10 # Transaction distribution 1588system.cpu0.toL2Bus.trans_dist::UpgradeFailResp 22 # Transaction distribution 1589system.cpu0.toL2Bus.trans_dist::ReadExReq 288564 # Transaction distribution 1590system.cpu0.toL2Bus.trans_dist::ReadExResp 284982 # Transaction distribution 1591system.cpu0.toL2Bus.trans_dist::ReadCleanReq 1249890 # Transaction distribution 1592system.cpu0.toL2Bus.trans_dist::ReadSharedReq 587175 # Transaction distribution 1593system.cpu0.toL2Bus.trans_dist::InvalidateReq 3237 # Transaction distribution 1594system.cpu0.toL2Bus.trans_dist::InvalidateResp 16 # Transaction distribution 1595system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 3755087 # Packet count per connected master and slave (bytes) 1596system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 2622795 # Packet count per connected master and slave (bytes) 1597system.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 29061 # Packet count per connected master and slave (bytes) 1598system.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 118492 # Packet count per connected master and slave (bytes) 1599system.cpu0.toL2Bus.pkt_count::total 6525435 # Packet count per connected master and slave (bytes) 1600system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 159995712 # Cumulative packet size per connected master and slave (bytes) 1601system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 99013924 # Cumulative packet size per connected master and slave (bytes) 1602system.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 53112 # Cumulative packet size per connected master and slave (bytes) 1603system.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 221488 # Cumulative packet size per connected master and slave (bytes) 1604system.cpu0.toL2Bus.pkt_size::total 259284236 # Cumulative packet size per connected master and slave (bytes) 1605system.cpu0.toL2Bus.snoops 927446 # Total snoops (count) 1606system.cpu0.toL2Bus.snoopTraffic 18848064 # Total snoop traffic (bytes) 1607system.cpu0.toL2Bus.snoop_fanout::samples 3052004 # Request fanout histogram 1608system.cpu0.toL2Bus.snoop_fanout::mean 0.088140 # Request fanout histogram 1609system.cpu0.toL2Bus.snoop_fanout::stdev 0.285640 # Request fanout histogram |
| 1613system.cpu0.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram | 1610system.cpu0.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram |
| 1614system.cpu0.toL2Bus.snoop_fanout::0 2785896 91.26% 91.26% # Request fanout histogram 1615system.cpu0.toL2Bus.snoop_fanout::1 265078 8.68% 99.94% # Request fanout histogram 1616system.cpu0.toL2Bus.snoop_fanout::2 1752 0.06% 100.00% # Request fanout histogram | 1611system.cpu0.toL2Bus.snoop_fanout::0 2784861 91.25% 91.25% # Request fanout histogram 1612system.cpu0.toL2Bus.snoop_fanout::1 265283 8.69% 99.94% # Request fanout histogram 1613system.cpu0.toL2Bus.snoop_fanout::2 1860 0.06% 100.00% # Request fanout histogram |
| 1617system.cpu0.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 1618system.cpu0.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 1619system.cpu0.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram | 1614system.cpu0.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 1615system.cpu0.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 1616system.cpu0.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram |
| 1620system.cpu0.toL2Bus.snoop_fanout::total 3052726 # Request fanout histogram 1621system.cpu0.toL2Bus.reqLayer0.occupancy 4077518993 # Layer occupancy (ticks) | 1617system.cpu0.toL2Bus.snoop_fanout::total 3052004 # Request fanout histogram 1618system.cpu0.toL2Bus.reqLayer0.occupancy 4075635489 # Layer occupancy (ticks) |
| 1622system.cpu0.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) | 1619system.cpu0.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) |
| 1623system.cpu0.toL2Bus.snoopLayer0.occupancy 113316466 # Layer occupancy (ticks) | 1620system.cpu0.toL2Bus.snoopLayer0.occupancy 114371967 # Layer occupancy (ticks) |
| 1624system.cpu0.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) | 1621system.cpu0.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) |
| 1625system.cpu0.toL2Bus.respLayer0.occupancy 1882577097 # Layer occupancy (ticks) | 1622system.cpu0.toL2Bus.respLayer0.occupancy 1878285609 # Layer occupancy (ticks) |
| 1626system.cpu0.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%) | 1623system.cpu0.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%) |
| 1627system.cpu0.toL2Bus.respLayer1.occupancy 1233739845 # Layer occupancy (ticks) | 1624system.cpu0.toL2Bus.respLayer1.occupancy 1237556949 # Layer occupancy (ticks) |
| 1628system.cpu0.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) | 1625system.cpu0.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) |
| 1629system.cpu0.toL2Bus.respLayer2.occupancy 15895485 # Layer occupancy (ticks) | 1626system.cpu0.toL2Bus.respLayer2.occupancy 15793479 # Layer occupancy (ticks) |
| 1630system.cpu0.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) | 1627system.cpu0.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) |
| 1631system.cpu0.toL2Bus.respLayer3.occupancy 63655441 # Layer occupancy (ticks) | 1628system.cpu0.toL2Bus.respLayer3.occupancy 63149938 # Layer occupancy (ticks) |
| 1632system.cpu0.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) | 1629system.cpu0.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) |
| 1633system.cpu1.branchPred.lookups 4630228 # Number of BP lookups 1634system.cpu1.branchPred.condPredicted 2728889 # Number of conditional branches predicted 1635system.cpu1.branchPred.condIncorrect 266806 # Number of conditional branches incorrect 1636system.cpu1.branchPred.BTBLookups 2406642 # Number of BTB lookups 1637system.cpu1.branchPred.BTBHits 1541904 # Number of BTB hits | 1630system.cpu1.branchPred.lookups 4617850 # Number of BP lookups 1631system.cpu1.branchPred.condPredicted 2715513 # Number of conditional branches predicted 1632system.cpu1.branchPred.condIncorrect 269466 # Number of conditional branches incorrect 1633system.cpu1.branchPred.BTBLookups 2413279 # Number of BTB lookups 1634system.cpu1.branchPred.BTBHits 1525969 # Number of BTB hits |
| 1638system.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. | 1635system.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. |
| 1639system.cpu1.branchPred.BTBHitPct 64.068690 # BTB Hit Percentage 1640system.cpu1.branchPred.usedRAS 874664 # Number of times the RAS was used to get a target. 1641system.cpu1.branchPred.RASInCorrect 7405 # Number of incorrect RAS predictions. 1642system.cpu1.branchPred.indirectLookups 249240 # Number of indirect predictor lookups. 1643system.cpu1.branchPred.indirectHits 213278 # Number of indirect target hits. 1644system.cpu1.branchPred.indirectMisses 35962 # Number of indirect misses. 1645system.cpu1.branchPredindirectMispredicted 10619 # Number of mispredicted indirect branches. 1646system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states | 1636system.cpu1.branchPred.BTBHitPct 63.232183 # BTB Hit Percentage 1637system.cpu1.branchPred.usedRAS 876806 # Number of times the RAS was used to get a target. 1638system.cpu1.branchPred.RASInCorrect 7196 # Number of incorrect RAS predictions. 1639system.cpu1.branchPred.indirectLookups 247807 # Number of indirect predictor lookups. 1640system.cpu1.branchPred.indirectHits 212871 # Number of indirect target hits. 1641system.cpu1.branchPred.indirectMisses 34936 # Number of indirect misses. 1642system.cpu1.branchPredindirectMispredicted 10588 # Number of mispredicted indirect branches. 1643system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states |
| 1647system.cpu1.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 1648system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 1649system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 1650system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 1651system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 1652system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 1653system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 1654system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst --- 13 unchanged lines hidden (view full) --- 1668system.cpu1.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 1669system.cpu1.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 1670system.cpu1.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 1671system.cpu1.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 1672system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 1673system.cpu1.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 1674system.cpu1.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 1675system.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses | 1644system.cpu1.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 1645system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 1646system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 1647system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 1648system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 1649system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 1650system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 1651system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst --- 13 unchanged lines hidden (view full) --- 1665system.cpu1.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 1666system.cpu1.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 1667system.cpu1.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 1668system.cpu1.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 1669system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 1670system.cpu1.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 1671system.cpu1.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 1672system.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses |
| 1676system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 1677system.cpu1.dtb.walker.walks 21137 # Table walker walks requested 1678system.cpu1.dtb.walker.walksShort 21137 # Table walker walks initiated with short descriptors 1679system.cpu1.dtb.walker.walksShortTerminationLevel::Level1 8393 # Level at which table walker walks with short descriptors terminate 1680system.cpu1.dtb.walker.walksShortTerminationLevel::Level2 5852 # Level at which table walker walks with short descriptors terminate 1681system.cpu1.dtb.walker.walksSquashedBefore 6892 # Table walks squashed before starting 1682system.cpu1.dtb.walker.walkWaitTime::samples 14245 # Table walker wait (enqueue to first request) latency 1683system.cpu1.dtb.walker.walkWaitTime::mean 645.419445 # Table walker wait (enqueue to first request) latency 1684system.cpu1.dtb.walker.walkWaitTime::stdev 3393.467484 # Table walker wait (enqueue to first request) latency 1685system.cpu1.dtb.walker.walkWaitTime::0-4095 13571 95.27% 95.27% # Table walker wait (enqueue to first request) latency 1686system.cpu1.dtb.walker.walkWaitTime::4096-8191 196 1.38% 96.64% # Table walker wait (enqueue to first request) latency 1687system.cpu1.dtb.walker.walkWaitTime::8192-12287 230 1.61% 98.26% # Table walker wait (enqueue to first request) latency 1688system.cpu1.dtb.walker.walkWaitTime::12288-16383 102 0.72% 98.98% # Table walker wait (enqueue to first request) latency 1689system.cpu1.dtb.walker.walkWaitTime::16384-20479 28 0.20% 99.17% # Table walker wait (enqueue to first request) latency 1690system.cpu1.dtb.walker.walkWaitTime::20480-24575 27 0.19% 99.36% # Table walker wait (enqueue to first request) latency 1691system.cpu1.dtb.walker.walkWaitTime::24576-28671 10 0.07% 99.43% # Table walker wait (enqueue to first request) latency 1692system.cpu1.dtb.walker.walkWaitTime::28672-32767 64 0.45% 99.88% # Table walker wait (enqueue to first request) latency 1693system.cpu1.dtb.walker.walkWaitTime::32768-36863 5 0.04% 99.92% # Table walker wait (enqueue to first request) latency 1694system.cpu1.dtb.walker.walkWaitTime::36864-40959 10 0.07% 99.99% # Table walker wait (enqueue to first request) latency 1695system.cpu1.dtb.walker.walkWaitTime::45056-49151 1 0.01% 99.99% # Table walker wait (enqueue to first request) latency 1696system.cpu1.dtb.walker.walkWaitTime::53248-57343 1 0.01% 100.00% # Table walker wait (enqueue to first request) latency 1697system.cpu1.dtb.walker.walkWaitTime::total 14245 # Table walker wait (enqueue to first request) latency 1698system.cpu1.dtb.walker.walkCompletionTime::samples 5483 # Table walker service (enqueue to completion) latency 1699system.cpu1.dtb.walker.walkCompletionTime::mean 11374.338866 # Table walker service (enqueue to completion) latency 1700system.cpu1.dtb.walker.walkCompletionTime::gmean 9975.216104 # Table walker service (enqueue to completion) latency 1701system.cpu1.dtb.walker.walkCompletionTime::stdev 6340.433585 # Table walker service (enqueue to completion) latency 1702system.cpu1.dtb.walker.walkCompletionTime::0-8191 1893 34.52% 34.52% # Table walker service (enqueue to completion) latency 1703system.cpu1.dtb.walker.walkCompletionTime::8192-16383 2927 53.38% 87.91% # Table walker service (enqueue to completion) latency 1704system.cpu1.dtb.walker.walkCompletionTime::16384-24575 431 7.86% 95.77% # Table walker service (enqueue to completion) latency 1705system.cpu1.dtb.walker.walkCompletionTime::24576-32767 169 3.08% 98.85% # Table walker service (enqueue to completion) latency 1706system.cpu1.dtb.walker.walkCompletionTime::32768-40959 33 0.60% 99.45% # Table walker service (enqueue to completion) latency 1707system.cpu1.dtb.walker.walkCompletionTime::40960-49151 24 0.44% 99.89% # Table walker service (enqueue to completion) latency 1708system.cpu1.dtb.walker.walkCompletionTime::49152-57343 5 0.09% 99.98% # Table walker service (enqueue to completion) latency 1709system.cpu1.dtb.walker.walkCompletionTime::98304-106495 1 0.02% 100.00% # Table walker service (enqueue to completion) latency 1710system.cpu1.dtb.walker.walkCompletionTime::total 5483 # Table walker service (enqueue to completion) latency 1711system.cpu1.dtb.walker.walksPending::samples 77531116060 # Table walker pending requests distribution 1712system.cpu1.dtb.walker.walksPending::mean 0.220578 # Table walker pending requests distribution 1713system.cpu1.dtb.walker.walksPending::stdev 0.418371 # Table walker pending requests distribution 1714system.cpu1.dtb.walker.walksPending::0 60476667848 78.00% 78.00% # Table walker pending requests distribution 1715system.cpu1.dtb.walker.walksPending::1 17032378712 21.97% 99.97% # Table walker pending requests distribution 1716system.cpu1.dtb.walker.walksPending::2 12865500 0.02% 99.99% # Table walker pending requests distribution 1717system.cpu1.dtb.walker.walksPending::3 4248000 0.01% 99.99% # Table walker pending requests distribution 1718system.cpu1.dtb.walker.walksPending::4 1183000 0.00% 100.00% # Table walker pending requests distribution 1719system.cpu1.dtb.walker.walksPending::5 1086000 0.00% 100.00% # Table walker pending requests distribution 1720system.cpu1.dtb.walker.walksPending::6 1322500 0.00% 100.00% # Table walker pending requests distribution 1721system.cpu1.dtb.walker.walksPending::7 461500 0.00% 100.00% # Table walker pending requests distribution 1722system.cpu1.dtb.walker.walksPending::8 217000 0.00% 100.00% # Table walker pending requests distribution 1723system.cpu1.dtb.walker.walksPending::9 174500 0.00% 100.00% # Table walker pending requests distribution 1724system.cpu1.dtb.walker.walksPending::10 136000 0.00% 100.00% # Table walker pending requests distribution 1725system.cpu1.dtb.walker.walksPending::11 33500 0.00% 100.00% # Table walker pending requests distribution 1726system.cpu1.dtb.walker.walksPending::12 198000 0.00% 100.00% # Table walker pending requests distribution 1727system.cpu1.dtb.walker.walksPending::13 27000 0.00% 100.00% # Table walker pending requests distribution 1728system.cpu1.dtb.walker.walksPending::14 21000 0.00% 100.00% # Table walker pending requests distribution 1729system.cpu1.dtb.walker.walksPending::15 96000 0.00% 100.00% # Table walker pending requests distribution 1730system.cpu1.dtb.walker.walksPending::total 77531116060 # Table walker pending requests distribution 1731system.cpu1.dtb.walker.walkPageSizes::4K 1915 74.80% 74.80% # Table walker page sizes translated 1732system.cpu1.dtb.walker.walkPageSizes::1M 645 25.20% 100.00% # Table walker page sizes translated 1733system.cpu1.dtb.walker.walkPageSizes::total 2560 # Table walker page sizes translated 1734system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data 21137 # Table walker requests started/completed, data/inst | 1673system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 1674system.cpu1.dtb.walker.walks 21585 # Table walker walks requested 1675system.cpu1.dtb.walker.walksShort 21585 # Table walker walks initiated with short descriptors 1676system.cpu1.dtb.walker.walksShortTerminationLevel::Level1 8697 # Level at which table walker walks with short descriptors terminate 1677system.cpu1.dtb.walker.walksShortTerminationLevel::Level2 5905 # Level at which table walker walks with short descriptors terminate 1678system.cpu1.dtb.walker.walksSquashedBefore 6983 # Table walks squashed before starting 1679system.cpu1.dtb.walker.walkWaitTime::samples 14602 # Table walker wait (enqueue to first request) latency 1680system.cpu1.dtb.walker.walkWaitTime::mean 620.599918 # Table walker wait (enqueue to first request) latency 1681system.cpu1.dtb.walker.walkWaitTime::stdev 3321.361869 # Table walker wait (enqueue to first request) latency 1682system.cpu1.dtb.walker.walkWaitTime::0-4095 13932 95.41% 95.41% # Table walker wait (enqueue to first request) latency 1683system.cpu1.dtb.walker.walkWaitTime::4096-8191 194 1.33% 96.74% # Table walker wait (enqueue to first request) latency 1684system.cpu1.dtb.walker.walkWaitTime::8192-12287 228 1.56% 98.30% # Table walker wait (enqueue to first request) latency 1685system.cpu1.dtb.walker.walkWaitTime::12288-16383 109 0.75% 99.05% # Table walker wait (enqueue to first request) latency 1686system.cpu1.dtb.walker.walkWaitTime::16384-20479 24 0.16% 99.21% # Table walker wait (enqueue to first request) latency 1687system.cpu1.dtb.walker.walkWaitTime::20480-24575 26 0.18% 99.39% # Table walker wait (enqueue to first request) latency 1688system.cpu1.dtb.walker.walkWaitTime::24576-28671 9 0.06% 99.45% # Table walker wait (enqueue to first request) latency 1689system.cpu1.dtb.walker.walkWaitTime::28672-32767 64 0.44% 99.89% # Table walker wait (enqueue to first request) latency 1690system.cpu1.dtb.walker.walkWaitTime::32768-36863 7 0.05% 99.94% # Table walker wait (enqueue to first request) latency 1691system.cpu1.dtb.walker.walkWaitTime::36864-40959 6 0.04% 99.98% # Table walker wait (enqueue to first request) latency 1692system.cpu1.dtb.walker.walkWaitTime::40960-45055 1 0.01% 99.99% # Table walker wait (enqueue to first request) latency 1693system.cpu1.dtb.walker.walkWaitTime::53248-57343 2 0.01% 100.00% # Table walker wait (enqueue to first request) latency 1694system.cpu1.dtb.walker.walkWaitTime::total 14602 # Table walker wait (enqueue to first request) latency 1695system.cpu1.dtb.walker.walkCompletionTime::samples 5436 # Table walker service (enqueue to completion) latency 1696system.cpu1.dtb.walker.walkCompletionTime::mean 11628.403238 # Table walker service (enqueue to completion) latency 1697system.cpu1.dtb.walker.walkCompletionTime::gmean 9929.194928 # Table walker service (enqueue to completion) latency 1698system.cpu1.dtb.walker.walkCompletionTime::stdev 8303.343609 # Table walker service (enqueue to completion) latency 1699system.cpu1.dtb.walker.walkCompletionTime::0-8191 1858 34.18% 34.18% # Table walker service (enqueue to completion) latency 1700system.cpu1.dtb.walker.walkCompletionTime::8192-16383 2915 53.62% 87.80% # Table walker service (enqueue to completion) latency 1701system.cpu1.dtb.walker.walkCompletionTime::16384-24575 446 8.20% 96.01% # Table walker service (enqueue to completion) latency 1702system.cpu1.dtb.walker.walkCompletionTime::24576-32767 133 2.45% 98.45% # Table walker service (enqueue to completion) latency 1703system.cpu1.dtb.walker.walkCompletionTime::32768-40959 34 0.63% 99.08% # Table walker service (enqueue to completion) latency 1704system.cpu1.dtb.walker.walkCompletionTime::40960-49151 25 0.46% 99.54% # Table walker service (enqueue to completion) latency 1705system.cpu1.dtb.walker.walkCompletionTime::49152-57343 6 0.11% 99.65% # Table walker service (enqueue to completion) latency 1706system.cpu1.dtb.walker.walkCompletionTime::57344-65535 1 0.02% 99.67% # Table walker service (enqueue to completion) latency 1707system.cpu1.dtb.walker.walkCompletionTime::98304-106495 11 0.20% 99.87% # Table walker service (enqueue to completion) latency 1708system.cpu1.dtb.walker.walkCompletionTime::106496-114687 7 0.13% 100.00% # Table walker service (enqueue to completion) latency 1709system.cpu1.dtb.walker.walkCompletionTime::total 5436 # Table walker service (enqueue to completion) latency 1710system.cpu1.dtb.walker.walksPending::samples 81885681356 # Table walker pending requests distribution 1711system.cpu1.dtb.walker.walksPending::mean 0.177146 # Table walker pending requests distribution 1712system.cpu1.dtb.walker.walksPending::stdev 0.385706 # Table walker pending requests distribution 1713system.cpu1.dtb.walker.walksPending::0 67426452132 82.34% 82.34% # Table walker pending requests distribution 1714system.cpu1.dtb.walker.walksPending::1 14437765724 17.63% 99.97% # Table walker pending requests distribution 1715system.cpu1.dtb.walker.walksPending::2 12512000 0.02% 99.99% # Table walker pending requests distribution 1716system.cpu1.dtb.walker.walksPending::3 4018500 0.00% 99.99% # Table walker pending requests distribution 1717system.cpu1.dtb.walker.walksPending::4 1336000 0.00% 100.00% # Table walker pending requests distribution 1718system.cpu1.dtb.walker.walksPending::5 984500 0.00% 100.00% # Table walker pending requests distribution 1719system.cpu1.dtb.walker.walksPending::6 1256500 0.00% 100.00% # Table walker pending requests distribution 1720system.cpu1.dtb.walker.walksPending::7 435000 0.00% 100.00% # Table walker pending requests distribution 1721system.cpu1.dtb.walker.walksPending::8 231000 0.00% 100.00% # Table walker pending requests distribution 1722system.cpu1.dtb.walker.walksPending::9 183500 0.00% 100.00% # Table walker pending requests distribution 1723system.cpu1.dtb.walker.walksPending::10 98500 0.00% 100.00% # Table walker pending requests distribution 1724system.cpu1.dtb.walker.walksPending::11 31000 0.00% 100.00% # Table walker pending requests distribution 1725system.cpu1.dtb.walker.walksPending::12 125000 0.00% 100.00% # Table walker pending requests distribution 1726system.cpu1.dtb.walker.walksPending::13 34000 0.00% 100.00% # Table walker pending requests distribution 1727system.cpu1.dtb.walker.walksPending::14 29500 0.00% 100.00% # Table walker pending requests distribution 1728system.cpu1.dtb.walker.walksPending::15 188500 0.00% 100.00% # Table walker pending requests distribution 1729system.cpu1.dtb.walker.walksPending::total 81885681356 # Table walker pending requests distribution 1730system.cpu1.dtb.walker.walkPageSizes::4K 1913 75.20% 75.20% # Table walker page sizes translated 1731system.cpu1.dtb.walker.walkPageSizes::1M 631 24.80% 100.00% # Table walker page sizes translated 1732system.cpu1.dtb.walker.walkPageSizes::total 2544 # Table walker page sizes translated 1733system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data 21585 # Table walker requests started/completed, data/inst |
| 1735system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst | 1734system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst |
| 1736system.cpu1.dtb.walker.walkRequestOrigin_Requested::total 21137 # Table walker requests started/completed, data/inst 1737system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data 2560 # Table walker requests started/completed, data/inst | 1735system.cpu1.dtb.walker.walkRequestOrigin_Requested::total 21585 # Table walker requests started/completed, data/inst 1736system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data 2544 # Table walker requests started/completed, data/inst |
| 1738system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst | 1737system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst |
| 1739system.cpu1.dtb.walker.walkRequestOrigin_Completed::total 2560 # Table walker requests started/completed, data/inst 1740system.cpu1.dtb.walker.walkRequestOrigin::total 23697 # Table walker requests started/completed, data/inst | 1738system.cpu1.dtb.walker.walkRequestOrigin_Completed::total 2544 # Table walker requests started/completed, data/inst 1739system.cpu1.dtb.walker.walkRequestOrigin::total 24129 # Table walker requests started/completed, data/inst |
| 1741system.cpu1.dtb.inst_hits 0 # ITB inst hits 1742system.cpu1.dtb.inst_misses 0 # ITB inst misses | 1740system.cpu1.dtb.inst_hits 0 # ITB inst hits 1741system.cpu1.dtb.inst_misses 0 # ITB inst misses |
| 1743system.cpu1.dtb.read_hits 4149269 # DTB read hits 1744system.cpu1.dtb.read_misses 18244 # DTB read misses 1745system.cpu1.dtb.write_hits 3464998 # DTB write hits 1746system.cpu1.dtb.write_misses 2893 # DTB write misses | 1742system.cpu1.dtb.read_hits 4154069 # DTB read hits 1743system.cpu1.dtb.read_misses 18709 # DTB read misses 1744system.cpu1.dtb.write_hits 3480708 # DTB write hits 1745system.cpu1.dtb.write_misses 2876 # DTB write misses |
| 1747system.cpu1.dtb.flush_tlb 66 # Number of times complete TLB was flushed 1748system.cpu1.dtb.flush_tlb_mva 917 # Number of times TLB was flushed by MVA 1749system.cpu1.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 1750system.cpu1.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID | 1746system.cpu1.dtb.flush_tlb 66 # Number of times complete TLB was flushed 1747system.cpu1.dtb.flush_tlb_mva 917 # Number of times TLB was flushed by MVA 1748system.cpu1.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 1749system.cpu1.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID |
| 1751system.cpu1.dtb.flush_entries 1955 # Number of entries that have been flushed from TLB 1752system.cpu1.dtb.align_faults 48 # Number of TLB faults due to alignment restrictions 1753system.cpu1.dtb.prefetch_faults 410 # Number of TLB faults due to prefetch | 1750system.cpu1.dtb.flush_entries 1944 # Number of entries that have been flushed from TLB 1751system.cpu1.dtb.align_faults 52 # Number of TLB faults due to alignment restrictions 1752system.cpu1.dtb.prefetch_faults 415 # Number of TLB faults due to prefetch |
| 1754system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions | 1753system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions |
| 1755system.cpu1.dtb.perms_faults 410 # Number of TLB faults due to permissions restrictions 1756system.cpu1.dtb.read_accesses 4167513 # DTB read accesses 1757system.cpu1.dtb.write_accesses 3467891 # DTB write accesses | 1754system.cpu1.dtb.perms_faults 381 # Number of TLB faults due to permissions restrictions 1755system.cpu1.dtb.read_accesses 4172778 # DTB read accesses 1756system.cpu1.dtb.write_accesses 3483584 # DTB write accesses |
| 1758system.cpu1.dtb.inst_accesses 0 # ITB inst accesses | 1757system.cpu1.dtb.inst_accesses 0 # ITB inst accesses |
| 1759system.cpu1.dtb.hits 7614267 # DTB hits 1760system.cpu1.dtb.misses 21137 # DTB misses 1761system.cpu1.dtb.accesses 7635404 # DTB accesses 1762system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states | 1758system.cpu1.dtb.hits 7634777 # DTB hits 1759system.cpu1.dtb.misses 21585 # DTB misses 1760system.cpu1.dtb.accesses 7656362 # DTB accesses 1761system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states |
| 1763system.cpu1.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 1764system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 1765system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 1766system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 1767system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 1768system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 1769system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 1770system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst --- 13 unchanged lines hidden (view full) --- 1784system.cpu1.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 1785system.cpu1.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 1786system.cpu1.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 1787system.cpu1.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 1788system.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 1789system.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits 1790system.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses 1791system.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses | 1762system.cpu1.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 1763system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 1764system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 1765system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 1766system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 1767system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 1768system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 1769system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst --- 13 unchanged lines hidden (view full) --- 1783system.cpu1.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 1784system.cpu1.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 1785system.cpu1.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 1786system.cpu1.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 1787system.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 1788system.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits 1789system.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses 1790system.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses |
| 1792system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 1793system.cpu1.itb.walker.walks 5745 # Table walker walks requested 1794system.cpu1.itb.walker.walksShort 5745 # Table walker walks initiated with short descriptors 1795system.cpu1.itb.walker.walksShortTerminationLevel::Level1 2522 # Level at which table walker walks with short descriptors terminate 1796system.cpu1.itb.walker.walksShortTerminationLevel::Level2 2644 # Level at which table walker walks with short descriptors terminate 1797system.cpu1.itb.walker.walksSquashedBefore 579 # Table walks squashed before starting 1798system.cpu1.itb.walker.walkWaitTime::samples 5166 # Table walker wait (enqueue to first request) latency 1799system.cpu1.itb.walker.walkWaitTime::mean 354.045683 # Table walker wait (enqueue to first request) latency 1800system.cpu1.itb.walker.walkWaitTime::stdev 2100.129090 # Table walker wait (enqueue to first request) latency 1801system.cpu1.itb.walker.walkWaitTime::0-2047 4967 96.15% 96.15% # Table walker wait (enqueue to first request) latency 1802system.cpu1.itb.walker.walkWaitTime::2048-4095 43 0.83% 96.98% # Table walker wait (enqueue to first request) latency 1803system.cpu1.itb.walker.walkWaitTime::4096-6143 47 0.91% 97.89% # Table walker wait (enqueue to first request) latency 1804system.cpu1.itb.walker.walkWaitTime::6144-8191 21 0.41% 98.30% # Table walker wait (enqueue to first request) latency 1805system.cpu1.itb.walker.walkWaitTime::8192-10239 19 0.37% 98.66% # Table walker wait (enqueue to first request) latency 1806system.cpu1.itb.walker.walkWaitTime::10240-12287 23 0.45% 99.11% # Table walker wait (enqueue to first request) latency 1807system.cpu1.itb.walker.walkWaitTime::12288-14335 19 0.37% 99.48% # Table walker wait (enqueue to first request) latency 1808system.cpu1.itb.walker.walkWaitTime::14336-16383 7 0.14% 99.61% # Table walker wait (enqueue to first request) latency 1809system.cpu1.itb.walker.walkWaitTime::16384-18431 6 0.12% 99.73% # Table walker wait (enqueue to first request) latency 1810system.cpu1.itb.walker.walkWaitTime::18432-20479 1 0.02% 99.75% # Table walker wait (enqueue to first request) latency 1811system.cpu1.itb.walker.walkWaitTime::20480-22527 4 0.08% 99.83% # Table walker wait (enqueue to first request) latency 1812system.cpu1.itb.walker.walkWaitTime::22528-24575 1 0.02% 99.85% # Table walker wait (enqueue to first request) latency 1813system.cpu1.itb.walker.walkWaitTime::24576-26623 2 0.04% 99.88% # Table walker wait (enqueue to first request) latency 1814system.cpu1.itb.walker.walkWaitTime::26624-28671 3 0.06% 99.94% # Table walker wait (enqueue to first request) latency 1815system.cpu1.itb.walker.walkWaitTime::28672-30719 3 0.06% 100.00% # Table walker wait (enqueue to first request) latency 1816system.cpu1.itb.walker.walkWaitTime::total 5166 # Table walker wait (enqueue to first request) latency 1817system.cpu1.itb.walker.walkCompletionTime::samples 1734 # Table walker service (enqueue to completion) latency 1818system.cpu1.itb.walker.walkCompletionTime::mean 12119.088812 # Table walker service (enqueue to completion) latency 1819system.cpu1.itb.walker.walkCompletionTime::gmean 10982.617612 # Table walker service (enqueue to completion) latency 1820system.cpu1.itb.walker.walkCompletionTime::stdev 5990.262254 # Table walker service (enqueue to completion) latency 1821system.cpu1.itb.walker.walkCompletionTime::0-8191 321 18.51% 18.51% # Table walker service (enqueue to completion) latency 1822system.cpu1.itb.walker.walkCompletionTime::8192-16383 1223 70.53% 89.04% # Table walker service (enqueue to completion) latency 1823system.cpu1.itb.walker.walkCompletionTime::16384-24575 108 6.23% 95.27% # Table walker service (enqueue to completion) latency 1824system.cpu1.itb.walker.walkCompletionTime::24576-32767 58 3.34% 98.62% # Table walker service (enqueue to completion) latency 1825system.cpu1.itb.walker.walkCompletionTime::32768-40959 14 0.81% 99.42% # Table walker service (enqueue to completion) latency 1826system.cpu1.itb.walker.walkCompletionTime::40960-49151 4 0.23% 99.65% # Table walker service (enqueue to completion) latency 1827system.cpu1.itb.walker.walkCompletionTime::49152-57343 5 0.29% 99.94% # Table walker service (enqueue to completion) latency | 1791system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 1792system.cpu1.itb.walker.walks 5903 # Table walker walks requested 1793system.cpu1.itb.walker.walksShort 5903 # Table walker walks initiated with short descriptors 1794system.cpu1.itb.walker.walksShortTerminationLevel::Level1 2681 # Level at which table walker walks with short descriptors terminate 1795system.cpu1.itb.walker.walksShortTerminationLevel::Level2 2633 # Level at which table walker walks with short descriptors terminate 1796system.cpu1.itb.walker.walksSquashedBefore 589 # Table walks squashed before starting 1797system.cpu1.itb.walker.walkWaitTime::samples 5314 # Table walker wait (enqueue to first request) latency 1798system.cpu1.itb.walker.walkWaitTime::mean 359.427926 # Table walker wait (enqueue to first request) latency 1799system.cpu1.itb.walker.walkWaitTime::stdev 2179.481540 # Table walker wait (enqueue to first request) latency 1800system.cpu1.itb.walker.walkWaitTime::0-2047 5115 96.26% 96.26% # Table walker wait (enqueue to first request) latency 1801system.cpu1.itb.walker.walkWaitTime::2048-4095 44 0.83% 97.08% # Table walker wait (enqueue to first request) latency 1802system.cpu1.itb.walker.walkWaitTime::4096-6143 38 0.72% 97.80% # Table walker wait (enqueue to first request) latency 1803system.cpu1.itb.walker.walkWaitTime::6144-8191 21 0.40% 98.19% # Table walker wait (enqueue to first request) latency 1804system.cpu1.itb.walker.walkWaitTime::8192-10239 22 0.41% 98.61% # Table walker wait (enqueue to first request) latency 1805system.cpu1.itb.walker.walkWaitTime::10240-12287 26 0.49% 99.10% # Table walker wait (enqueue to first request) latency 1806system.cpu1.itb.walker.walkWaitTime::12288-14335 16 0.30% 99.40% # Table walker wait (enqueue to first request) latency 1807system.cpu1.itb.walker.walkWaitTime::14336-16383 5 0.09% 99.49% # Table walker wait (enqueue to first request) latency 1808system.cpu1.itb.walker.walkWaitTime::16384-18431 7 0.13% 99.62% # Table walker wait (enqueue to first request) latency 1809system.cpu1.itb.walker.walkWaitTime::18432-20479 3 0.06% 99.68% # Table walker wait (enqueue to first request) latency 1810system.cpu1.itb.walker.walkWaitTime::20480-22527 3 0.06% 99.74% # Table walker wait (enqueue to first request) latency 1811system.cpu1.itb.walker.walkWaitTime::22528-24575 4 0.08% 99.81% # Table walker wait (enqueue to first request) latency 1812system.cpu1.itb.walker.walkWaitTime::24576-26623 5 0.09% 99.91% # Table walker wait (enqueue to first request) latency 1813system.cpu1.itb.walker.walkWaitTime::26624-28671 4 0.08% 99.98% # Table walker wait (enqueue to first request) latency 1814system.cpu1.itb.walker.walkWaitTime::28672-30719 1 0.02% 100.00% # Table walker wait (enqueue to first request) latency 1815system.cpu1.itb.walker.walkWaitTime::total 5314 # Table walker wait (enqueue to first request) latency 1816system.cpu1.itb.walker.walkCompletionTime::samples 1751 # Table walker service (enqueue to completion) latency 1817system.cpu1.itb.walker.walkCompletionTime::mean 12219.588806 # Table walker service (enqueue to completion) latency 1818system.cpu1.itb.walker.walkCompletionTime::gmean 11149.776616 # Table walker service (enqueue to completion) latency 1819system.cpu1.itb.walker.walkCompletionTime::stdev 5813.276337 # Table walker service (enqueue to completion) latency 1820system.cpu1.itb.walker.walkCompletionTime::0-8191 298 17.02% 17.02% # Table walker service (enqueue to completion) latency 1821system.cpu1.itb.walker.walkCompletionTime::8192-16383 1260 71.96% 88.98% # Table walker service (enqueue to completion) latency 1822system.cpu1.itb.walker.walkCompletionTime::16384-24575 107 6.11% 95.09% # Table walker service (enqueue to completion) latency 1823system.cpu1.itb.walker.walkCompletionTime::24576-32767 68 3.88% 98.97% # Table walker service (enqueue to completion) latency 1824system.cpu1.itb.walker.walkCompletionTime::32768-40959 8 0.46% 99.43% # Table walker service (enqueue to completion) latency 1825system.cpu1.itb.walker.walkCompletionTime::40960-49151 5 0.29% 99.71% # Table walker service (enqueue to completion) latency 1826system.cpu1.itb.walker.walkCompletionTime::49152-57343 3 0.17% 99.89% # Table walker service (enqueue to completion) latency 1827system.cpu1.itb.walker.walkCompletionTime::57344-65535 1 0.06% 99.94% # Table walker service (enqueue to completion) latency |
| 1828system.cpu1.itb.walker.walkCompletionTime::65536-73727 1 0.06% 100.00% # Table walker service (enqueue to completion) latency | 1828system.cpu1.itb.walker.walkCompletionTime::65536-73727 1 0.06% 100.00% # Table walker service (enqueue to completion) latency |
| 1829system.cpu1.itb.walker.walkCompletionTime::total 1734 # Table walker service (enqueue to completion) latency 1830system.cpu1.itb.walker.walksPending::samples 17381208916 # Table walker pending requests distribution 1831system.cpu1.itb.walker.walksPending::mean 0.871345 # Table walker pending requests distribution 1832system.cpu1.itb.walker.walksPending::stdev 0.334946 # Table walker pending requests distribution 1833system.cpu1.itb.walker.walksPending::0 2236929264 12.87% 12.87% # Table walker pending requests distribution 1834system.cpu1.itb.walker.walksPending::1 15143532152 87.13% 100.00% # Table walker pending requests distribution 1835system.cpu1.itb.walker.walksPending::2 747500 0.00% 100.00% # Table walker pending requests distribution 1836system.cpu1.itb.walker.walksPending::total 17381208916 # Table walker pending requests distribution 1837system.cpu1.itb.walker.walkPageSizes::4K 985 85.28% 85.28% # Table walker page sizes translated 1838system.cpu1.itb.walker.walkPageSizes::1M 170 14.72% 100.00% # Table walker page sizes translated 1839system.cpu1.itb.walker.walkPageSizes::total 1155 # Table walker page sizes translated | 1829system.cpu1.itb.walker.walkCompletionTime::total 1751 # Table walker service (enqueue to completion) latency 1830system.cpu1.itb.walker.walksPending::samples 17441612916 # Table walker pending requests distribution 1831system.cpu1.itb.walker.walksPending::mean 0.860137 # Table walker pending requests distribution 1832system.cpu1.itb.walker.walksPending::stdev 0.346964 # Table walker pending requests distribution 1833system.cpu1.itb.walker.walksPending::0 2440154764 13.99% 13.99% # Table walker pending requests distribution 1834system.cpu1.itb.walker.walksPending::1 15000736652 86.01% 100.00% # Table walker pending requests distribution 1835system.cpu1.itb.walker.walksPending::2 721500 0.00% 100.00% # Table walker pending requests distribution 1836system.cpu1.itb.walker.walksPending::total 17441612916 # Table walker pending requests distribution 1837system.cpu1.itb.walker.walkPageSizes::4K 992 85.37% 85.37% # Table walker page sizes translated 1838system.cpu1.itb.walker.walkPageSizes::1M 170 14.63% 100.00% # Table walker page sizes translated 1839system.cpu1.itb.walker.walkPageSizes::total 1162 # Table walker page sizes translated |
| 1840system.cpu1.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst | 1840system.cpu1.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst |
| 1841system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst 5745 # Table walker requests started/completed, data/inst 1842system.cpu1.itb.walker.walkRequestOrigin_Requested::total 5745 # Table walker requests started/completed, data/inst | 1841system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst 5903 # Table walker requests started/completed, data/inst 1842system.cpu1.itb.walker.walkRequestOrigin_Requested::total 5903 # Table walker requests started/completed, data/inst |
| 1843system.cpu1.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst | 1843system.cpu1.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst |
| 1844system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst 1155 # Table walker requests started/completed, data/inst 1845system.cpu1.itb.walker.walkRequestOrigin_Completed::total 1155 # Table walker requests started/completed, data/inst 1846system.cpu1.itb.walker.walkRequestOrigin::total 6900 # Table walker requests started/completed, data/inst 1847system.cpu1.itb.inst_hits 8164971 # ITB inst hits 1848system.cpu1.itb.inst_misses 5745 # ITB inst misses | 1844system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst 1162 # Table walker requests started/completed, data/inst 1845system.cpu1.itb.walker.walkRequestOrigin_Completed::total 1162 # Table walker requests started/completed, data/inst 1846system.cpu1.itb.walker.walkRequestOrigin::total 7065 # Table walker requests started/completed, data/inst 1847system.cpu1.itb.inst_hits 8146400 # ITB inst hits 1848system.cpu1.itb.inst_misses 5903 # ITB inst misses |
| 1849system.cpu1.itb.read_hits 0 # DTB read hits 1850system.cpu1.itb.read_misses 0 # DTB read misses 1851system.cpu1.itb.write_hits 0 # DTB write hits 1852system.cpu1.itb.write_misses 0 # DTB write misses 1853system.cpu1.itb.flush_tlb 66 # Number of times complete TLB was flushed 1854system.cpu1.itb.flush_tlb_mva 917 # Number of times TLB was flushed by MVA 1855system.cpu1.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 1856system.cpu1.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID | 1849system.cpu1.itb.read_hits 0 # DTB read hits 1850system.cpu1.itb.read_misses 0 # DTB read misses 1851system.cpu1.itb.write_hits 0 # DTB write hits 1852system.cpu1.itb.write_misses 0 # DTB write misses 1853system.cpu1.itb.flush_tlb 66 # Number of times complete TLB was flushed 1854system.cpu1.itb.flush_tlb_mva 917 # Number of times TLB was flushed by MVA 1855system.cpu1.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 1856system.cpu1.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID |
| 1857system.cpu1.itb.flush_entries 1122 # Number of entries that have been flushed from TLB | 1857system.cpu1.itb.flush_entries 1127 # Number of entries that have been flushed from TLB |
| 1858system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 1859system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 1860system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions | 1858system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 1859system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 1860system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions |
| 1861system.cpu1.itb.perms_faults 574 # Number of TLB faults due to permissions restrictions | 1861system.cpu1.itb.perms_faults 570 # Number of TLB faults due to permissions restrictions |
| 1862system.cpu1.itb.read_accesses 0 # DTB read accesses 1863system.cpu1.itb.write_accesses 0 # DTB write accesses | 1862system.cpu1.itb.read_accesses 0 # DTB read accesses 1863system.cpu1.itb.write_accesses 0 # DTB write accesses |
| 1864system.cpu1.itb.inst_accesses 8170716 # ITB inst accesses 1865system.cpu1.itb.hits 8164971 # DTB hits 1866system.cpu1.itb.misses 5745 # DTB misses 1867system.cpu1.itb.accesses 8170716 # DTB accesses 1868system.cpu1.numPwrStateTransitions 5463 # Number of power state transitions 1869system.cpu1.pwrStateClkGateDist::samples 2732 # Distribution of time spent in the clock gated state 1870system.cpu1.pwrStateClkGateDist::mean 1028238405.084919 # Distribution of time spent in the clock gated state 1871system.cpu1.pwrStateClkGateDist::stdev 25963867647.326580 # Distribution of time spent in the clock gated state 1872system.cpu1.pwrStateClkGateDist::underflows 1944 71.16% 71.16% # Distribution of time spent in the clock gated state 1873system.cpu1.pwrStateClkGateDist::1000-5e+10 782 28.62% 99.78% # Distribution of time spent in the clock gated state 1874system.cpu1.pwrStateClkGateDist::5e+10-1e+11 2 0.07% 99.85% # Distribution of time spent in the clock gated state 1875system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11 1 0.04% 99.89% # Distribution of time spent in the clock gated state | 1864system.cpu1.itb.inst_accesses 8152303 # ITB inst accesses 1865system.cpu1.itb.hits 8146400 # DTB hits 1866system.cpu1.itb.misses 5903 # DTB misses 1867system.cpu1.itb.accesses 8152303 # DTB accesses 1868system.cpu1.numPwrStateTransitions 5563 # Number of power state transitions 1869system.cpu1.pwrStateClkGateDist::samples 2782 # Distribution of time spent in the clock gated state 1870system.cpu1.pwrStateClkGateDist::mean 1009807188.625809 # Distribution of time spent in the clock gated state 1871system.cpu1.pwrStateClkGateDist::stdev 25701428342.991928 # Distribution of time spent in the clock gated state 1872system.cpu1.pwrStateClkGateDist::underflows 1977 71.06% 71.06% # Distribution of time spent in the clock gated state 1873system.cpu1.pwrStateClkGateDist::1000-5e+10 799 28.72% 99.78% # Distribution of time spent in the clock gated state 1874system.cpu1.pwrStateClkGateDist::5e+10-1e+11 3 0.11% 99.89% # Distribution of time spent in the clock gated state |
| 1876system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11 1 0.04% 99.93% # Distribution of time spent in the clock gated state 1877system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11 1 0.04% 99.96% # Distribution of time spent in the clock gated state 1878system.cpu1.pwrStateClkGateDist::9.5e+11-1e+12 1 0.04% 100.00% # Distribution of time spent in the clock gated state 1879system.cpu1.pwrStateClkGateDist::min_value 501 # Distribution of time spent in the clock gated state | 1875system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11 1 0.04% 99.93% # Distribution of time spent in the clock gated state 1876system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11 1 0.04% 99.96% # Distribution of time spent in the clock gated state 1877system.cpu1.pwrStateClkGateDist::9.5e+11-1e+12 1 0.04% 100.00% # Distribution of time spent in the clock gated state 1878system.cpu1.pwrStateClkGateDist::min_value 501 # Distribution of time spent in the clock gated state |
| 1880system.cpu1.pwrStateClkGateDist::max_value 959984033604 # Distribution of time spent in the clock gated state 1881system.cpu1.pwrStateClkGateDist::total 2732 # Distribution of time spent in the clock gated state 1882system.cpu1.pwrStateResidencyTicks::ON 17447601808 # Cumulative time (in ticks) in various power states 1883system.cpu1.pwrStateResidencyTicks::CLK_GATED 2809147322692 # Cumulative time (in ticks) in various power states 1884system.cpu1.numCycles 34895980 # number of cpu cycles simulated | 1879system.cpu1.pwrStateClkGateDist::max_value 959983958132 # Distribution of time spent in the clock gated state 1880system.cpu1.pwrStateClkGateDist::total 2782 # Distribution of time spent in the clock gated state 1881system.cpu1.pwrStateResidencyTicks::ON 17370067243 # Cumulative time (in ticks) in various power states 1882system.cpu1.pwrStateResidencyTicks::CLK_GATED 2809283598757 # Cumulative time (in ticks) in various power states 1883system.cpu1.numCycles 34740953 # number of cpu cycles simulated |
| 1885system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started 1886system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed | 1884system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started 1885system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed |
| 1887system.cpu1.fetch.icacheStallCycles 8706814 # Number of cycles fetch is stalled on an Icache miss 1888system.cpu1.fetch.Insts 24545743 # Number of instructions fetch has processed 1889system.cpu1.fetch.Branches 4630228 # Number of branches that fetch encountered 1890system.cpu1.fetch.predictedBranches 2629846 # Number of branches that fetch has predicted taken 1891system.cpu1.fetch.Cycles 24236084 # Number of cycles fetch has run and was not squashing or blocked 1892system.cpu1.fetch.SquashCycles 776070 # Number of cycles fetch has spent squashing 1893system.cpu1.fetch.TlbCycles 77763 # Number of cycles fetch has spent waiting for tlb 1894system.cpu1.fetch.MiscStallCycles 35252 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 1895system.cpu1.fetch.PendingTrapStallCycles 165739 # Number of stall cycles due to pending traps 1896system.cpu1.fetch.PendingQuiesceStallCycles 299959 # Number of stall cycles due to pending quiesce instructions 1897system.cpu1.fetch.IcacheWaitRetryStallCycles 23654 # Number of stall cycles due to full MSHR 1898system.cpu1.fetch.CacheLines 8163829 # Number of cache lines fetched 1899system.cpu1.fetch.IcacheSquashes 107624 # Number of outstanding Icache misses that were squashed 1900system.cpu1.fetch.ItlbSquashes 2029 # Number of outstanding ITLB misses that were squashed 1901system.cpu1.fetch.rateDist::samples 33933300 # Number of instructions fetched each cycle (Total) 1902system.cpu1.fetch.rateDist::mean 0.881300 # Number of instructions fetched each cycle (Total) 1903system.cpu1.fetch.rateDist::stdev 1.218696 # Number of instructions fetched each cycle (Total) | 1886system.cpu1.fetch.icacheStallCycles 8935699 # Number of cycles fetch is stalled on an Icache miss 1887system.cpu1.fetch.Insts 24503906 # Number of instructions fetch has processed 1888system.cpu1.fetch.Branches 4617850 # Number of branches that fetch encountered 1889system.cpu1.fetch.predictedBranches 2615646 # Number of branches that fetch has predicted taken 1890system.cpu1.fetch.Cycles 23842655 # Number of cycles fetch has run and was not squashing or blocked 1891system.cpu1.fetch.SquashCycles 779742 # Number of cycles fetch has spent squashing 1892system.cpu1.fetch.TlbCycles 80208 # Number of cycles fetch has spent waiting for tlb 1893system.cpu1.fetch.MiscStallCycles 31335 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 1894system.cpu1.fetch.PendingTrapStallCycles 166914 # Number of stall cycles due to pending traps 1895system.cpu1.fetch.PendingQuiesceStallCycles 295220 # Number of stall cycles due to pending quiesce instructions 1896system.cpu1.fetch.IcacheWaitRetryStallCycles 22708 # Number of stall cycles due to full MSHR 1897system.cpu1.fetch.CacheLines 8145254 # Number of cache lines fetched 1898system.cpu1.fetch.IcacheSquashes 111581 # Number of outstanding Icache misses that were squashed 1899system.cpu1.fetch.ItlbSquashes 2082 # Number of outstanding ITLB misses that were squashed 1900system.cpu1.fetch.rateDist::samples 33764610 # Number of instructions fetched each cycle (Total) 1901system.cpu1.fetch.rateDist::mean 0.884848 # Number of instructions fetched each cycle (Total) 1902system.cpu1.fetch.rateDist::stdev 1.220160 # Number of instructions fetched each cycle (Total) |
| 1904system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) | 1903system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) |
| 1905system.cpu1.fetch.rateDist::0 20192419 59.51% 59.51% # Number of instructions fetched each cycle (Total) 1906system.cpu1.fetch.rateDist::1 4836103 14.25% 73.76% # Number of instructions fetched each cycle (Total) 1907system.cpu1.fetch.rateDist::2 1645003 4.85% 78.61% # Number of instructions fetched each cycle (Total) 1908system.cpu1.fetch.rateDist::3 7259775 21.39% 100.00% # Number of instructions fetched each cycle (Total) | 1904system.cpu1.fetch.rateDist::0 20042304 59.36% 59.36% # Number of instructions fetched each cycle (Total) 1905system.cpu1.fetch.rateDist::1 4827845 14.30% 73.66% # Number of instructions fetched each cycle (Total) 1906system.cpu1.fetch.rateDist::2 1634677 4.84% 78.50% # Number of instructions fetched each cycle (Total) 1907system.cpu1.fetch.rateDist::3 7259784 21.50% 100.00% # Number of instructions fetched each cycle (Total) |
| 1909system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 1910system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 1911system.cpu1.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total) | 1908system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 1909system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 1910system.cpu1.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total) |
| 1912system.cpu1.fetch.rateDist::total 33933300 # Number of instructions fetched each cycle (Total) 1913system.cpu1.fetch.branchRate 0.132687 # Number of branch fetches per cycle 1914system.cpu1.fetch.rate 0.703397 # Number of inst fetches per cycle 1915system.cpu1.decode.IdleCycles 7185713 # Number of cycles decode is idle 1916system.cpu1.decode.BlockedCycles 16755217 # Number of cycles decode is blocked 1917system.cpu1.decode.RunCycles 8648276 # Number of cycles decode is running 1918system.cpu1.decode.UnblockCycles 1081250 # Number of cycles decode is unblocking 1919system.cpu1.decode.SquashCycles 262844 # Number of cycles decode is squashing 1920system.cpu1.decode.BranchResolved 705359 # Number of times decode resolved a branch 1921system.cpu1.decode.BranchMispred 127834 # Number of times decode detected a branch misprediction 1922system.cpu1.decode.DecodedInsts 23145137 # Number of instructions handled by decode 1923system.cpu1.decode.SquashedInsts 1030723 # Number of squashed instructions handled by decode 1924system.cpu1.rename.SquashCycles 262844 # Number of cycles rename is squashing 1925system.cpu1.rename.IdleCycles 8592488 # Number of cycles rename is idle 1926system.cpu1.rename.BlockCycles 2388926 # Number of cycles rename is blocking 1927system.cpu1.rename.serializeStallCycles 11714810 # count of cycles rename stalled for serializing inst 1928system.cpu1.rename.RunCycles 8302740 # Number of cycles rename is running 1929system.cpu1.rename.UnblockCycles 2671492 # Number of cycles rename is unblocking 1930system.cpu1.rename.RenamedInsts 21985761 # Number of instructions processed by rename 1931system.cpu1.rename.SquashedInsts 184128 # Number of squashed instructions processed by rename 1932system.cpu1.rename.ROBFullEvents 260119 # Number of times rename has blocked due to ROB full 1933system.cpu1.rename.IQFullEvents 36299 # Number of times rename has blocked due to IQ full 1934system.cpu1.rename.LQFullEvents 16259 # Number of times rename has blocked due to LQ full 1935system.cpu1.rename.SQFullEvents 1667149 # Number of times rename has blocked due to SQ full 1936system.cpu1.rename.RenamedOperands 21955593 # Number of destination operands rename has renamed 1937system.cpu1.rename.RenameLookups 102445019 # Number of register rename lookups that rename has made 1938system.cpu1.rename.int_rename_lookups 25352022 # Number of integer rename lookups 1939system.cpu1.rename.fp_rename_lookups 1683 # Number of floating rename lookups 1940system.cpu1.rename.CommittedMaps 19598713 # Number of HB maps that are committed 1941system.cpu1.rename.UndoneMaps 2356880 # Number of HB maps that are undone due to squashing 1942system.cpu1.rename.serializingInsts 406325 # count of serializing insts renamed 1943system.cpu1.rename.tempSerializingInsts 333389 # count of temporary serializing insts renamed 1944system.cpu1.rename.skidInsts 2861472 # count of insts added to the skid buffer 1945system.cpu1.memDep0.insertedLoads 4400097 # Number of loads inserted to the mem dependence unit. 1946system.cpu1.memDep0.insertedStores 3772059 # Number of stores inserted to the mem dependence unit. 1947system.cpu1.memDep0.conflictingLoads 619281 # Number of conflicting loads. 1948system.cpu1.memDep0.conflictingStores 624174 # Number of conflicting stores. 1949system.cpu1.iq.iqInstsAdded 21175375 # Number of instructions added to the IQ (excludes non-spec) 1950system.cpu1.iq.iqNonSpecInstsAdded 559463 # Number of non-speculative instructions added to the IQ 1951system.cpu1.iq.iqInstsIssued 20999121 # Number of instructions issued 1952system.cpu1.iq.iqSquashedInstsIssued 90560 # Number of squashed instructions issued 1953system.cpu1.iq.iqSquashedInstsExamined 2005952 # Number of squashed instructions iterated over during squash; mainly for profiling 1954system.cpu1.iq.iqSquashedOperandsExamined 4627057 # Number of squashed operands that are examined and possibly removed from graph 1955system.cpu1.iq.iqSquashedNonSpecRemoved 43664 # Number of squashed non-spec instructions that were removed 1956system.cpu1.iq.issued_per_cycle::samples 33933300 # Number of insts issued each cycle 1957system.cpu1.iq.issued_per_cycle::mean 0.618835 # Number of insts issued each cycle 1958system.cpu1.iq.issued_per_cycle::stdev 0.947092 # Number of insts issued each cycle | 1911system.cpu1.fetch.rateDist::total 33764610 # Number of instructions fetched each cycle (Total) 1912system.cpu1.fetch.branchRate 0.132922 # Number of branch fetches per cycle 1913system.cpu1.fetch.rate 0.705332 # Number of inst fetches per cycle 1914system.cpu1.decode.IdleCycles 7349000 # Number of cycles decode is idle 1915system.cpu1.decode.BlockedCycles 16390631 # Number of cycles decode is blocked 1916system.cpu1.decode.RunCycles 8692861 # Number of cycles decode is running 1917system.cpu1.decode.UnblockCycles 1069281 # Number of cycles decode is unblocking 1918system.cpu1.decode.SquashCycles 262837 # Number of cycles decode is squashing 1919system.cpu1.decode.BranchResolved 706015 # Number of times decode resolved a branch 1920system.cpu1.decode.BranchMispred 129761 # Number of times decode detected a branch misprediction 1921system.cpu1.decode.DecodedInsts 23185557 # Number of instructions handled by decode 1922system.cpu1.decode.SquashedInsts 1033744 # Number of squashed instructions handled by decode 1923system.cpu1.rename.SquashCycles 262837 # Number of cycles rename is squashing 1924system.cpu1.rename.IdleCycles 8748161 # Number of cycles rename is idle 1925system.cpu1.rename.BlockCycles 2379135 # Number of cycles rename is blocking 1926system.cpu1.rename.serializeStallCycles 11360118 # count of cycles rename stalled for serializing inst 1927system.cpu1.rename.RunCycles 8342372 # Number of cycles rename is running 1928system.cpu1.rename.UnblockCycles 2671987 # Number of cycles rename is unblocking 1929system.cpu1.rename.RenamedInsts 22035257 # Number of instructions processed by rename 1930system.cpu1.rename.SquashedInsts 184232 # Number of squashed instructions processed by rename 1931system.cpu1.rename.ROBFullEvents 261771 # Number of times rename has blocked due to ROB full 1932system.cpu1.rename.IQFullEvents 36717 # Number of times rename has blocked due to IQ full 1933system.cpu1.rename.LQFullEvents 15492 # Number of times rename has blocked due to LQ full 1934system.cpu1.rename.SQFullEvents 1677749 # Number of times rename has blocked due to SQ full 1935system.cpu1.rename.RenamedOperands 21981180 # Number of destination operands rename has renamed 1936system.cpu1.rename.RenameLookups 102687971 # Number of register rename lookups that rename has made 1937system.cpu1.rename.int_rename_lookups 25443797 # Number of integer rename lookups 1938system.cpu1.rename.fp_rename_lookups 1689 # Number of floating rename lookups 1939system.cpu1.rename.CommittedMaps 19631101 # Number of HB maps that are committed 1940system.cpu1.rename.UndoneMaps 2350079 # Number of HB maps that are undone due to squashing 1941system.cpu1.rename.serializingInsts 398085 # count of serializing insts renamed 1942system.cpu1.rename.tempSerializingInsts 327427 # count of temporary serializing insts renamed 1943system.cpu1.rename.skidInsts 2832658 # count of insts added to the skid buffer 1944system.cpu1.memDep0.insertedLoads 4406260 # Number of loads inserted to the mem dependence unit. 1945system.cpu1.memDep0.insertedStores 3798525 # Number of stores inserted to the mem dependence unit. 1946system.cpu1.memDep0.conflictingLoads 616794 # Number of conflicting loads. 1947system.cpu1.memDep0.conflictingStores 601017 # Number of conflicting stores. 1948system.cpu1.iq.iqInstsAdded 21230855 # Number of instructions added to the IQ (excludes non-spec) 1949system.cpu1.iq.iqNonSpecInstsAdded 553061 # Number of non-speculative instructions added to the IQ 1950system.cpu1.iq.iqInstsIssued 21048993 # Number of instructions issued 1951system.cpu1.iq.iqSquashedInstsIssued 91520 # Number of squashed instructions issued 1952system.cpu1.iq.iqSquashedInstsExamined 2000545 # Number of squashed instructions iterated over during squash; mainly for profiling 1953system.cpu1.iq.iqSquashedOperandsExamined 4635811 # Number of squashed operands that are examined and possibly removed from graph 1954system.cpu1.iq.iqSquashedNonSpecRemoved 42283 # Number of squashed non-spec instructions that were removed 1955system.cpu1.iq.issued_per_cycle::samples 33764610 # Number of insts issued each cycle 1956system.cpu1.iq.issued_per_cycle::mean 0.623404 # Number of insts issued each cycle 1957system.cpu1.iq.issued_per_cycle::stdev 0.949604 # Number of insts issued each cycle |
| 1959system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle | 1958system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle |
| 1960system.cpu1.iq.issued_per_cycle::0 21549433 63.51% 63.51% # Number of insts issued each cycle 1961system.cpu1.iq.issued_per_cycle::1 6114741 18.02% 81.53% # Number of insts issued each cycle 1962system.cpu1.iq.issued_per_cycle::2 4178352 12.31% 93.84% # Number of insts issued each cycle 1963system.cpu1.iq.issued_per_cycle::3 1835426 5.41% 99.25% # Number of insts issued each cycle 1964system.cpu1.iq.issued_per_cycle::4 255342 0.75% 100.00% # Number of insts issued each cycle 1965system.cpu1.iq.issued_per_cycle::5 6 0.00% 100.00% # Number of insts issued each cycle | 1959system.cpu1.iq.issued_per_cycle::0 21364495 63.27% 63.27% # Number of insts issued each cycle 1960system.cpu1.iq.issued_per_cycle::1 6105280 18.08% 81.36% # Number of insts issued each cycle 1961system.cpu1.iq.issued_per_cycle::2 4197946 12.43% 93.79% # Number of insts issued each cycle 1962system.cpu1.iq.issued_per_cycle::3 1839743 5.45% 99.24% # Number of insts issued each cycle 1963system.cpu1.iq.issued_per_cycle::4 257138 0.76% 100.00% # Number of insts issued each cycle 1964system.cpu1.iq.issued_per_cycle::5 8 0.00% 100.00% # Number of insts issued each cycle |
| 1966system.cpu1.iq.issued_per_cycle::6 0 0.00% 100.00% # Number of insts issued each cycle 1967system.cpu1.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle 1968system.cpu1.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle 1969system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 1970system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 1971system.cpu1.iq.issued_per_cycle::max_value 5 # Number of insts issued each cycle | 1965system.cpu1.iq.issued_per_cycle::6 0 0.00% 100.00% # Number of insts issued each cycle 1966system.cpu1.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle 1967system.cpu1.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle 1968system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 1969system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 1970system.cpu1.iq.issued_per_cycle::max_value 5 # Number of insts issued each cycle |
| 1972system.cpu1.iq.issued_per_cycle::total 33933300 # Number of insts issued each cycle | 1971system.cpu1.iq.issued_per_cycle::total 33764610 # Number of insts issued each cycle |
| 1973system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available | 1972system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available |
| 1974system.cpu1.iq.fu_full::IntAlu 1405486 29.50% 29.50% # attempts to use FU when none available 1975system.cpu1.iq.fu_full::IntMult 669 0.01% 29.52% # attempts to use FU when none available 1976system.cpu1.iq.fu_full::IntDiv 0 0.00% 29.52% # attempts to use FU when none available 1977system.cpu1.iq.fu_full::FloatAdd 0 0.00% 29.52% # attempts to use FU when none available 1978system.cpu1.iq.fu_full::FloatCmp 0 0.00% 29.52% # attempts to use FU when none available 1979system.cpu1.iq.fu_full::FloatCvt 0 0.00% 29.52% # attempts to use FU when none available 1980system.cpu1.iq.fu_full::FloatMult 0 0.00% 29.52% # attempts to use FU when none available 1981system.cpu1.iq.fu_full::FloatMultAcc 0 0.00% 29.52% # attempts to use FU when none available 1982system.cpu1.iq.fu_full::FloatDiv 0 0.00% 29.52% # attempts to use FU when none available 1983system.cpu1.iq.fu_full::FloatMisc 0 0.00% 29.52% # attempts to use FU when none available 1984system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 29.52% # attempts to use FU when none available 1985system.cpu1.iq.fu_full::SimdAdd 0 0.00% 29.52% # attempts to use FU when none available 1986system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 29.52% # attempts to use FU when none available 1987system.cpu1.iq.fu_full::SimdAlu 0 0.00% 29.52% # attempts to use FU when none available 1988system.cpu1.iq.fu_full::SimdCmp 0 0.00% 29.52% # attempts to use FU when none available 1989system.cpu1.iq.fu_full::SimdCvt 0 0.00% 29.52% # attempts to use FU when none available 1990system.cpu1.iq.fu_full::SimdMisc 0 0.00% 29.52% # attempts to use FU when none available 1991system.cpu1.iq.fu_full::SimdMult 0 0.00% 29.52% # attempts to use FU when none available 1992system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 29.52% # attempts to use FU when none available 1993system.cpu1.iq.fu_full::SimdShift 0 0.00% 29.52% # attempts to use FU when none available 1994system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 29.52% # attempts to use FU when none available 1995system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 29.52% # attempts to use FU when none available 1996system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 29.52% # attempts to use FU when none available 1997system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 29.52% # attempts to use FU when none available 1998system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 29.52% # attempts to use FU when none available 1999system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 29.52% # attempts to use FU when none available 2000system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 29.52% # attempts to use FU when none available 2001system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 29.52% # attempts to use FU when none available 2002system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 29.52% # attempts to use FU when none available 2003system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 29.52% # attempts to use FU when none available 2004system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 29.52% # attempts to use FU when none available 2005system.cpu1.iq.fu_full::MemRead 1601939 33.63% 63.15% # attempts to use FU when none available 2006system.cpu1.iq.fu_full::MemWrite 1753523 36.81% 99.96% # attempts to use FU when none available 2007system.cpu1.iq.fu_full::FloatMemRead 663 0.01% 99.97% # attempts to use FU when none available 2008system.cpu1.iq.fu_full::FloatMemWrite 1366 0.03% 100.00% # attempts to use FU when none available | 1973system.cpu1.iq.fu_full::IntAlu 1397917 29.28% 29.28% # attempts to use FU when none available 1974system.cpu1.iq.fu_full::IntMult 677 0.01% 29.30% # attempts to use FU when none available 1975system.cpu1.iq.fu_full::IntDiv 0 0.00% 29.30% # attempts to use FU when none available 1976system.cpu1.iq.fu_full::FloatAdd 0 0.00% 29.30% # attempts to use FU when none available 1977system.cpu1.iq.fu_full::FloatCmp 0 0.00% 29.30% # attempts to use FU when none available 1978system.cpu1.iq.fu_full::FloatCvt 0 0.00% 29.30% # attempts to use FU when none available 1979system.cpu1.iq.fu_full::FloatMult 0 0.00% 29.30% # attempts to use FU when none available 1980system.cpu1.iq.fu_full::FloatMultAcc 0 0.00% 29.30% # attempts to use FU when none available 1981system.cpu1.iq.fu_full::FloatDiv 0 0.00% 29.30% # attempts to use FU when none available 1982system.cpu1.iq.fu_full::FloatMisc 0 0.00% 29.30% # attempts to use FU when none available 1983system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 29.30% # attempts to use FU when none available 1984system.cpu1.iq.fu_full::SimdAdd 0 0.00% 29.30% # attempts to use FU when none available 1985system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 29.30% # attempts to use FU when none available 1986system.cpu1.iq.fu_full::SimdAlu 0 0.00% 29.30% # attempts to use FU when none available 1987system.cpu1.iq.fu_full::SimdCmp 0 0.00% 29.30% # attempts to use FU when none available 1988system.cpu1.iq.fu_full::SimdCvt 0 0.00% 29.30% # attempts to use FU when none available 1989system.cpu1.iq.fu_full::SimdMisc 0 0.00% 29.30% # attempts to use FU when none available 1990system.cpu1.iq.fu_full::SimdMult 0 0.00% 29.30% # attempts to use FU when none available 1991system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 29.30% # attempts to use FU when none available 1992system.cpu1.iq.fu_full::SimdShift 0 0.00% 29.30% # attempts to use FU when none available 1993system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 29.30% # attempts to use FU when none available 1994system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 29.30% # attempts to use FU when none available 1995system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 29.30% # attempts to use FU when none available 1996system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 29.30% # attempts to use FU when none available 1997system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 29.30% # attempts to use FU when none available 1998system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 29.30% # attempts to use FU when none available 1999system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 29.30% # attempts to use FU when none available 2000system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 29.30% # attempts to use FU when none available 2001system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 29.30% # attempts to use FU when none available 2002system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 29.30% # attempts to use FU when none available 2003system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 29.30% # attempts to use FU when none available 2004system.cpu1.iq.fu_full::MemRead 1598296 33.48% 62.78% # attempts to use FU when none available 2005system.cpu1.iq.fu_full::MemWrite 1774858 37.18% 99.96% # attempts to use FU when none available 2006system.cpu1.iq.fu_full::FloatMemRead 659 0.01% 99.97% # attempts to use FU when none available 2007system.cpu1.iq.fu_full::FloatMemWrite 1349 0.03% 100.00% # attempts to use FU when none available |
| 2009system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 2010system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 2011system.cpu1.iq.FU_type_0::No_OpClass 66 0.00% 0.00% # Type of FU issued | 2008system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 2009system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 2010system.cpu1.iq.FU_type_0::No_OpClass 66 0.00% 0.00% # Type of FU issued |
| 2012system.cpu1.iq.FU_type_0::IntAlu 12960054 61.72% 61.72% # Type of FU issued 2013system.cpu1.iq.FU_type_0::IntMult 27621 0.13% 61.85% # Type of FU issued 2014system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 61.85% # Type of FU issued 2015system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 61.85% # Type of FU issued 2016system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 61.85% # Type of FU issued 2017system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 61.85% # Type of FU issued 2018system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 61.85% # Type of FU issued 2019system.cpu1.iq.FU_type_0::FloatMultAcc 0 0.00% 61.85% # Type of FU issued 2020system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 61.85% # Type of FU issued 2021system.cpu1.iq.FU_type_0::FloatMisc 0 0.00% 61.85% # Type of FU issued 2022system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 61.85% # Type of FU issued 2023system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 61.85% # Type of FU issued 2024system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 61.85% # Type of FU issued 2025system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 61.85% # Type of FU issued 2026system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 61.85% # Type of FU issued 2027system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 61.85% # Type of FU issued 2028system.cpu1.iq.FU_type_0::SimdMisc 0 0.00% 61.85% # Type of FU issued 2029system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 61.85% # Type of FU issued 2030system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 61.85% # Type of FU issued 2031system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 61.85% # Type of FU issued 2032system.cpu1.iq.FU_type_0::SimdShiftAcc 0 0.00% 61.85% # Type of FU issued 2033system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 61.85% # Type of FU issued 2034system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 61.85% # Type of FU issued 2035system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 61.85% # Type of FU issued 2036system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 61.85% # Type of FU issued 2037system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 61.85% # Type of FU issued 2038system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 61.85% # Type of FU issued 2039system.cpu1.iq.FU_type_0::SimdFloatMisc 3265 0.02% 61.86% # Type of FU issued 2040system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 61.86% # Type of FU issued 2041system.cpu1.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 61.86% # Type of FU issued 2042system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 61.86% # Type of FU issued 2043system.cpu1.iq.FU_type_0::MemRead 4355305 20.74% 82.60% # Type of FU issued 2044system.cpu1.iq.FU_type_0::MemWrite 3650681 17.38% 99.99% # Type of FU issued 2045system.cpu1.iq.FU_type_0::FloatMemRead 724 0.00% 99.99% # Type of FU issued 2046system.cpu1.iq.FU_type_0::FloatMemWrite 1405 0.01% 100.00% # Type of FU issued | 2011system.cpu1.iq.FU_type_0::IntAlu 12978869 61.66% 61.66% # Type of FU issued 2012system.cpu1.iq.FU_type_0::IntMult 28429 0.14% 61.80% # Type of FU issued 2013system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 61.80% # Type of FU issued 2014system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 61.80% # Type of FU issued 2015system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 61.80% # Type of FU issued 2016system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 61.80% # Type of FU issued 2017system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 61.80% # Type of FU issued 2018system.cpu1.iq.FU_type_0::FloatMultAcc 0 0.00% 61.80% # Type of FU issued 2019system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 61.80% # Type of FU issued 2020system.cpu1.iq.FU_type_0::FloatMisc 0 0.00% 61.80% # Type of FU issued 2021system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 61.80% # Type of FU issued 2022system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 61.80% # Type of FU issued 2023system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 61.80% # Type of FU issued 2024system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 61.80% # Type of FU issued 2025system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 61.80% # Type of FU issued 2026system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 61.80% # Type of FU issued 2027system.cpu1.iq.FU_type_0::SimdMisc 0 0.00% 61.80% # Type of FU issued 2028system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 61.80% # Type of FU issued 2029system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 61.80% # Type of FU issued 2030system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 61.80% # Type of FU issued 2031system.cpu1.iq.FU_type_0::SimdShiftAcc 0 0.00% 61.80% # Type of FU issued 2032system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 61.80% # Type of FU issued 2033system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 61.80% # Type of FU issued 2034system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 61.80% # Type of FU issued 2035system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 61.80% # Type of FU issued 2036system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 61.80% # Type of FU issued 2037system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 61.80% # Type of FU issued 2038system.cpu1.iq.FU_type_0::SimdFloatMisc 3301 0.02% 61.81% # Type of FU issued 2039system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 61.81% # Type of FU issued 2040system.cpu1.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 61.81% # Type of FU issued 2041system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 61.81% # Type of FU issued 2042system.cpu1.iq.FU_type_0::MemRead 4359753 20.71% 82.52% # Type of FU issued 2043system.cpu1.iq.FU_type_0::MemWrite 3676453 17.47% 99.99% # Type of FU issued 2044system.cpu1.iq.FU_type_0::FloatMemRead 718 0.00% 99.99% # Type of FU issued 2045system.cpu1.iq.FU_type_0::FloatMemWrite 1404 0.01% 100.00% # Type of FU issued |
| 2047system.cpu1.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 2048system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued | 2046system.cpu1.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 2047system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued |
| 2049system.cpu1.iq.FU_type_0::total 20999121 # Type of FU issued 2050system.cpu1.iq.rate 0.601763 # Inst issue rate 2051system.cpu1.iq.fu_busy_cnt 4763646 # FU busy when requested 2052system.cpu1.iq.fu_busy_rate 0.226850 # FU busy rate (busy events/executed inst) 2053system.cpu1.iq.int_inst_queue_reads 80779454 # Number of integer instruction queue reads 2054system.cpu1.iq.int_inst_queue_writes 23748142 # Number of integer instruction queue writes 2055system.cpu1.iq.int_inst_queue_wakeup_accesses 20541259 # Number of integer instruction queue wakeup accesses 2056system.cpu1.iq.fp_inst_queue_reads 6294 # Number of floating instruction queue reads 2057system.cpu1.iq.fp_inst_queue_writes 2076 # Number of floating instruction queue writes 2058system.cpu1.iq.fp_inst_queue_wakeup_accesses 1790 # Number of floating instruction queue wakeup accesses 2059system.cpu1.iq.int_alu_accesses 25758543 # Number of integer alu accesses 2060system.cpu1.iq.fp_alu_accesses 4158 # Number of floating point alu accesses 2061system.cpu1.iew.lsq.thread0.forwLoads 87109 # Number of loads that had data forwarded from stores | 2048system.cpu1.iq.FU_type_0::total 21048993 # Type of FU issued 2049system.cpu1.iq.rate 0.605884 # Inst issue rate 2050system.cpu1.iq.fu_busy_cnt 4773756 # FU busy when requested 2051system.cpu1.iq.fu_busy_rate 0.226793 # FU busy rate (busy events/executed inst) 2052system.cpu1.iq.int_inst_queue_reads 80721609 # Number of integer instruction queue reads 2053system.cpu1.iq.int_inst_queue_writes 23791762 # Number of integer instruction queue writes 2054system.cpu1.iq.int_inst_queue_wakeup_accesses 20591914 # Number of integer instruction queue wakeup accesses 2055system.cpu1.iq.fp_inst_queue_reads 6263 # Number of floating instruction queue reads 2056system.cpu1.iq.fp_inst_queue_writes 2082 # Number of floating instruction queue writes 2057system.cpu1.iq.fp_inst_queue_wakeup_accesses 1787 # Number of floating instruction queue wakeup accesses 2058system.cpu1.iq.int_alu_accesses 25818553 # Number of integer alu accesses 2059system.cpu1.iq.fp_alu_accesses 4130 # Number of floating point alu accesses 2060system.cpu1.iew.lsq.thread0.forwLoads 87577 # Number of loads that had data forwarded from stores |
| 2062system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address | 2061system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address |
| 2063system.cpu1.iew.lsq.thread0.squashedLoads 405898 # Number of loads squashed 2064system.cpu1.iew.lsq.thread0.ignoredResponses 640 # Number of memory responses ignored because the instruction is squashed 2065system.cpu1.iew.lsq.thread0.memOrderViolation 9457 # Number of memory ordering violations 2066system.cpu1.iew.lsq.thread0.squashedStores 249525 # Number of stores squashed | 2062system.cpu1.iew.lsq.thread0.squashedLoads 404936 # Number of loads squashed 2063system.cpu1.iew.lsq.thread0.ignoredResponses 702 # Number of memory responses ignored because the instruction is squashed 2064system.cpu1.iew.lsq.thread0.memOrderViolation 9416 # Number of memory ordering violations 2065system.cpu1.iew.lsq.thread0.squashedStores 250549 # Number of stores squashed |
| 2067system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 2068system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding | 2066system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 2067system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding |
| 2069system.cpu1.iew.lsq.thread0.rescheduledLoads 40585 # Number of loads that were rescheduled 2070system.cpu1.iew.lsq.thread0.cacheBlocked 76754 # Number of times an access to memory failed due to the cache being blocked | 2068system.cpu1.iew.lsq.thread0.rescheduledLoads 40531 # Number of loads that were rescheduled 2069system.cpu1.iew.lsq.thread0.cacheBlocked 75671 # Number of times an access to memory failed due to the cache being blocked |
| 2071system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle | 2070system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle |
| 2072system.cpu1.iew.iewSquashCycles 262844 # Number of cycles IEW is squashing 2073system.cpu1.iew.iewBlockCycles 543765 # Number of cycles IEW is blocking 2074system.cpu1.iew.iewUnblockCycles 103558 # Number of cycles IEW is unblocking 2075system.cpu1.iew.iewDispatchedInsts 21775845 # Number of instructions dispatched to IQ | 2071system.cpu1.iew.iewSquashCycles 262837 # Number of cycles IEW is squashing 2072system.cpu1.iew.iewBlockCycles 524383 # Number of cycles IEW is blocking 2073system.cpu1.iew.iewUnblockCycles 105080 # Number of cycles IEW is unblocking 2074system.cpu1.iew.iewDispatchedInsts 21825012 # Number of instructions dispatched to IQ |
| 2076system.cpu1.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch | 2075system.cpu1.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch |
| 2077system.cpu1.iew.iewDispLoadInsts 4400097 # Number of dispatched load instructions 2078system.cpu1.iew.iewDispStoreInsts 3772059 # Number of dispatched store instructions 2079system.cpu1.iew.iewDispNonSpecInsts 296163 # Number of dispatched non-speculative instructions 2080system.cpu1.iew.iewIQFullEvents 7694 # Number of times the IQ has become full, causing a stall 2081system.cpu1.iew.iewLSQFullEvents 88949 # Number of times the LSQ has become full, causing a stall 2082system.cpu1.iew.memOrderViolationEvents 9457 # Number of memory order violations 2083system.cpu1.iew.predictedTakenIncorrect 34239 # Number of branches that were predicted taken incorrectly 2084system.cpu1.iew.predictedNotTakenIncorrect 118390 # Number of branches that were predicted not taken incorrectly 2085system.cpu1.iew.branchMispredicts 152629 # Number of branch mispredicts detected at execute 2086system.cpu1.iew.iewExecutedInsts 20771745 # Number of executed instructions 2087system.cpu1.iew.iewExecLoadInsts 4261184 # Number of load instructions executed 2088system.cpu1.iew.iewExecSquashedInsts 206260 # Number of squashed instructions skipped in execute | 2076system.cpu1.iew.iewDispLoadInsts 4406260 # Number of dispatched load instructions 2077system.cpu1.iew.iewDispStoreInsts 3798525 # Number of dispatched store instructions 2078system.cpu1.iew.iewDispNonSpecInsts 290384 # Number of dispatched non-speculative instructions 2079system.cpu1.iew.iewIQFullEvents 7837 # Number of times the IQ has become full, causing a stall 2080system.cpu1.iew.iewLSQFullEvents 90528 # Number of times the LSQ has become full, causing a stall 2081system.cpu1.iew.memOrderViolationEvents 9416 # Number of memory order violations 2082system.cpu1.iew.predictedTakenIncorrect 33554 # Number of branches that were predicted taken incorrectly 2083system.cpu1.iew.predictedNotTakenIncorrect 119405 # Number of branches that were predicted not taken incorrectly 2084system.cpu1.iew.branchMispredicts 152959 # Number of branch mispredicts detected at execute 2085system.cpu1.iew.iewExecutedInsts 20820702 # Number of executed instructions 2086system.cpu1.iew.iewExecLoadInsts 4265911 # Number of load instructions executed 2087system.cpu1.iew.iewExecSquashedInsts 206727 # Number of squashed instructions skipped in execute |
| 2089system.cpu1.iew.exec_swp 0 # number of swp insts executed | 2088system.cpu1.iew.exec_swp 0 # number of swp insts executed |
| 2090system.cpu1.iew.exec_nop 41007 # number of nop insts executed 2091system.cpu1.iew.exec_refs 7864490 # number of memory reference insts executed 2092system.cpu1.iew.exec_branches 3010595 # Number of branches executed 2093system.cpu1.iew.exec_stores 3603306 # Number of stores executed 2094system.cpu1.iew.exec_rate 0.595248 # Inst execution rate 2095system.cpu1.iew.wb_sent 20641556 # cumulative count of insts sent to commit 2096system.cpu1.iew.wb_count 20543049 # cumulative count of insts written-back 2097system.cpu1.iew.wb_producers 10275425 # num instructions producing a value 2098system.cpu1.iew.wb_consumers 16109782 # num instructions consuming a value 2099system.cpu1.iew.wb_rate 0.588694 # insts written-back per cycle 2100system.cpu1.iew.wb_fanout 0.637838 # average fanout of values written-back 2101system.cpu1.commit.commitSquashedInsts 1795274 # The number of squashed insts skipped by commit 2102system.cpu1.commit.commitNonSpecStalls 515799 # The number of times commit has been forced to stall to communicate backwards 2103system.cpu1.commit.branchMispredicts 141615 # The number of times a branch was mispredicted 2104system.cpu1.commit.committed_per_cycle::samples 33527734 # Number of insts commited each cycle 2105system.cpu1.commit.committed_per_cycle::mean 0.589415 # Number of insts commited each cycle 2106system.cpu1.commit.committed_per_cycle::stdev 1.349112 # Number of insts commited each cycle | 2089system.cpu1.iew.exec_nop 41096 # number of nop insts executed 2090system.cpu1.iew.exec_refs 7893380 # number of memory reference insts executed 2091system.cpu1.iew.exec_branches 3012609 # Number of branches executed 2092system.cpu1.iew.exec_stores 3627469 # Number of stores executed 2093system.cpu1.iew.exec_rate 0.599313 # Inst execution rate 2094system.cpu1.iew.wb_sent 20691409 # cumulative count of insts sent to commit 2095system.cpu1.iew.wb_count 20593701 # cumulative count of insts written-back 2096system.cpu1.iew.wb_producers 10296891 # num instructions producing a value 2097system.cpu1.iew.wb_consumers 16154886 # num instructions consuming a value 2098system.cpu1.iew.wb_rate 0.592779 # insts written-back per cycle 2099system.cpu1.iew.wb_fanout 0.637386 # average fanout of values written-back 2100system.cpu1.commit.commitSquashedInsts 1790740 # The number of squashed insts skipped by commit 2101system.cpu1.commit.commitNonSpecStalls 510778 # The number of times commit has been forced to stall to communicate backwards 2102system.cpu1.commit.branchMispredicts 142432 # The number of times a branch was mispredicted 2103system.cpu1.commit.committed_per_cycle::samples 33360276 # Number of insts commited each cycle 2104system.cpu1.commit.committed_per_cycle::mean 0.594007 # Number of insts commited each cycle 2105system.cpu1.commit.committed_per_cycle::stdev 1.352197 # Number of insts commited each cycle |
| 2107system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle | 2106system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle |
| 2108system.cpu1.commit.committed_per_cycle::0 24087304 71.84% 71.84% # Number of insts commited each cycle 2109system.cpu1.commit.committed_per_cycle::1 5545630 16.54% 88.38% # Number of insts commited each cycle 2110system.cpu1.commit.committed_per_cycle::2 1675188 5.00% 93.38% # Number of insts commited each cycle 2111system.cpu1.commit.committed_per_cycle::3 660381 1.97% 95.35% # Number of insts commited each cycle 2112system.cpu1.commit.committed_per_cycle::4 508267 1.52% 96.87% # Number of insts commited each cycle 2113system.cpu1.commit.committed_per_cycle::5 330740 0.99% 97.85% # Number of insts commited each cycle 2114system.cpu1.commit.committed_per_cycle::6 223183 0.67% 98.52% # Number of insts commited each cycle 2115system.cpu1.commit.committed_per_cycle::7 117603 0.35% 98.87% # Number of insts commited each cycle 2116system.cpu1.commit.committed_per_cycle::8 379438 1.13% 100.00% # Number of insts commited each cycle | 2107system.cpu1.commit.committed_per_cycle::0 23884731 71.60% 71.60% # Number of insts commited each cycle 2108system.cpu1.commit.committed_per_cycle::1 5569703 16.70% 88.29% # Number of insts commited each cycle 2109system.cpu1.commit.committed_per_cycle::2 1678289 5.03% 93.32% # Number of insts commited each cycle 2110system.cpu1.commit.committed_per_cycle::3 665043 1.99% 95.32% # Number of insts commited each cycle 2111system.cpu1.commit.committed_per_cycle::4 510124 1.53% 96.85% # Number of insts commited each cycle 2112system.cpu1.commit.committed_per_cycle::5 336609 1.01% 97.85% # Number of insts commited each cycle 2113system.cpu1.commit.committed_per_cycle::6 218533 0.66% 98.51% # Number of insts commited each cycle 2114system.cpu1.commit.committed_per_cycle::7 117875 0.35% 98.86% # Number of insts commited each cycle 2115system.cpu1.commit.committed_per_cycle::8 379369 1.14% 100.00% # Number of insts commited each cycle |
| 2117system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 2118system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 2119system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle | 2116system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 2117system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 2118system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle |
| 2120system.cpu1.commit.committed_per_cycle::total 33527734 # Number of insts commited each cycle 2121system.cpu1.commit.committedInsts 16118487 # Number of instructions committed 2122system.cpu1.commit.committedOps 19761740 # Number of ops (including micro ops) committed | 2119system.cpu1.commit.committed_per_cycle::total 33360276 # Number of insts commited each cycle 2120system.cpu1.commit.committedInsts 16156383 # Number of instructions committed 2121system.cpu1.commit.committedOps 19816226 # Number of ops (including micro ops) committed |
| 2123system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed | 2122system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed |
| 2124system.cpu1.commit.refs 7516733 # Number of memory references committed 2125system.cpu1.commit.loads 3994199 # Number of loads committed 2126system.cpu1.commit.membars 208310 # Number of memory barriers committed 2127system.cpu1.commit.branches 2858693 # Number of branches committed | 2123system.cpu1.commit.refs 7549300 # Number of memory references committed 2124system.cpu1.commit.loads 4001324 # Number of loads committed 2125system.cpu1.commit.membars 208499 # Number of memory barriers committed 2126system.cpu1.commit.branches 2862007 # Number of branches committed |
| 2128system.cpu1.commit.fp_insts 1784 # Number of committed floating point instructions. | 2127system.cpu1.commit.fp_insts 1784 # Number of committed floating point instructions. |
| 2129system.cpu1.commit.int_insts 17575462 # Number of committed integer instructions. 2130system.cpu1.commit.function_calls 459876 # Number of function calls committed. | 2128system.cpu1.commit.int_insts 17632180 # Number of committed integer instructions. 2129system.cpu1.commit.function_calls 461985 # Number of function calls committed. |
| 2131system.cpu1.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction | 2130system.cpu1.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction |
| 2132system.cpu1.commit.op_class_0::IntAlu 12215165 61.81% 61.81% # Class of committed instruction 2133system.cpu1.commit.op_class_0::IntMult 26577 0.13% 61.95% # Class of committed instruction 2134system.cpu1.commit.op_class_0::IntDiv 0 0.00% 61.95% # Class of committed instruction 2135system.cpu1.commit.op_class_0::FloatAdd 0 0.00% 61.95% # Class of committed instruction 2136system.cpu1.commit.op_class_0::FloatCmp 0 0.00% 61.95% # Class of committed instruction 2137system.cpu1.commit.op_class_0::FloatCvt 0 0.00% 61.95% # Class of committed instruction 2138system.cpu1.commit.op_class_0::FloatMult 0 0.00% 61.95% # Class of committed instruction 2139system.cpu1.commit.op_class_0::FloatMultAcc 0 0.00% 61.95% # Class of committed instruction 2140system.cpu1.commit.op_class_0::FloatDiv 0 0.00% 61.95% # Class of committed instruction 2141system.cpu1.commit.op_class_0::FloatMisc 0 0.00% 61.95% # Class of committed instruction 2142system.cpu1.commit.op_class_0::FloatSqrt 0 0.00% 61.95% # Class of committed instruction 2143system.cpu1.commit.op_class_0::SimdAdd 0 0.00% 61.95% # Class of committed instruction 2144system.cpu1.commit.op_class_0::SimdAddAcc 0 0.00% 61.95% # Class of committed instruction 2145system.cpu1.commit.op_class_0::SimdAlu 0 0.00% 61.95% # Class of committed instruction 2146system.cpu1.commit.op_class_0::SimdCmp 0 0.00% 61.95% # Class of committed instruction 2147system.cpu1.commit.op_class_0::SimdCvt 0 0.00% 61.95% # Class of committed instruction 2148system.cpu1.commit.op_class_0::SimdMisc 0 0.00% 61.95% # Class of committed instruction 2149system.cpu1.commit.op_class_0::SimdMult 0 0.00% 61.95% # Class of committed instruction 2150system.cpu1.commit.op_class_0::SimdMultAcc 0 0.00% 61.95% # Class of committed instruction 2151system.cpu1.commit.op_class_0::SimdShift 0 0.00% 61.95% # Class of committed instruction 2152system.cpu1.commit.op_class_0::SimdShiftAcc 0 0.00% 61.95% # Class of committed instruction 2153system.cpu1.commit.op_class_0::SimdSqrt 0 0.00% 61.95% # Class of committed instruction 2154system.cpu1.commit.op_class_0::SimdFloatAdd 0 0.00% 61.95% # Class of committed instruction 2155system.cpu1.commit.op_class_0::SimdFloatAlu 0 0.00% 61.95% # Class of committed instruction 2156system.cpu1.commit.op_class_0::SimdFloatCmp 0 0.00% 61.95% # Class of committed instruction 2157system.cpu1.commit.op_class_0::SimdFloatCvt 0 0.00% 61.95% # Class of committed instruction 2158system.cpu1.commit.op_class_0::SimdFloatDiv 0 0.00% 61.95% # Class of committed instruction 2159system.cpu1.commit.op_class_0::SimdFloatMisc 3265 0.02% 61.96% # Class of committed instruction 2160system.cpu1.commit.op_class_0::SimdFloatMult 0 0.00% 61.96% # Class of committed instruction 2161system.cpu1.commit.op_class_0::SimdFloatMultAcc 0 0.00% 61.96% # Class of committed instruction 2162system.cpu1.commit.op_class_0::SimdFloatSqrt 0 0.00% 61.96% # Class of committed instruction 2163system.cpu1.commit.op_class_0::MemRead 3993683 20.21% 82.17% # Class of committed instruction 2164system.cpu1.commit.op_class_0::MemWrite 3521266 17.82% 99.99% # Class of committed instruction | 2131system.cpu1.commit.op_class_0::IntAlu 12236255 61.75% 61.75% # Class of committed instruction 2132system.cpu1.commit.op_class_0::IntMult 27370 0.14% 61.89% # Class of committed instruction 2133system.cpu1.commit.op_class_0::IntDiv 0 0.00% 61.89% # Class of committed instruction 2134system.cpu1.commit.op_class_0::FloatAdd 0 0.00% 61.89% # Class of committed instruction 2135system.cpu1.commit.op_class_0::FloatCmp 0 0.00% 61.89% # Class of committed instruction 2136system.cpu1.commit.op_class_0::FloatCvt 0 0.00% 61.89% # Class of committed instruction 2137system.cpu1.commit.op_class_0::FloatMult 0 0.00% 61.89% # Class of committed instruction 2138system.cpu1.commit.op_class_0::FloatMultAcc 0 0.00% 61.89% # Class of committed instruction 2139system.cpu1.commit.op_class_0::FloatDiv 0 0.00% 61.89% # Class of committed instruction 2140system.cpu1.commit.op_class_0::FloatMisc 0 0.00% 61.89% # Class of committed instruction 2141system.cpu1.commit.op_class_0::FloatSqrt 0 0.00% 61.89% # Class of committed instruction 2142system.cpu1.commit.op_class_0::SimdAdd 0 0.00% 61.89% # Class of committed instruction 2143system.cpu1.commit.op_class_0::SimdAddAcc 0 0.00% 61.89% # Class of committed instruction 2144system.cpu1.commit.op_class_0::SimdAlu 0 0.00% 61.89% # Class of committed instruction 2145system.cpu1.commit.op_class_0::SimdCmp 0 0.00% 61.89% # Class of committed instruction 2146system.cpu1.commit.op_class_0::SimdCvt 0 0.00% 61.89% # Class of committed instruction 2147system.cpu1.commit.op_class_0::SimdMisc 0 0.00% 61.89% # Class of committed instruction 2148system.cpu1.commit.op_class_0::SimdMult 0 0.00% 61.89% # Class of committed instruction 2149system.cpu1.commit.op_class_0::SimdMultAcc 0 0.00% 61.89% # Class of committed instruction 2150system.cpu1.commit.op_class_0::SimdShift 0 0.00% 61.89% # Class of committed instruction 2151system.cpu1.commit.op_class_0::SimdShiftAcc 0 0.00% 61.89% # Class of committed instruction 2152system.cpu1.commit.op_class_0::SimdSqrt 0 0.00% 61.89% # Class of committed instruction 2153system.cpu1.commit.op_class_0::SimdFloatAdd 0 0.00% 61.89% # Class of committed instruction 2154system.cpu1.commit.op_class_0::SimdFloatAlu 0 0.00% 61.89% # Class of committed instruction 2155system.cpu1.commit.op_class_0::SimdFloatCmp 0 0.00% 61.89% # Class of committed instruction 2156system.cpu1.commit.op_class_0::SimdFloatCvt 0 0.00% 61.89% # Class of committed instruction 2157system.cpu1.commit.op_class_0::SimdFloatDiv 0 0.00% 61.89% # Class of committed instruction 2158system.cpu1.commit.op_class_0::SimdFloatMisc 3301 0.02% 61.90% # Class of committed instruction 2159system.cpu1.commit.op_class_0::SimdFloatMult 0 0.00% 61.90% # Class of committed instruction 2160system.cpu1.commit.op_class_0::SimdFloatMultAcc 0 0.00% 61.90% # Class of committed instruction 2161system.cpu1.commit.op_class_0::SimdFloatSqrt 0 0.00% 61.90% # Class of committed instruction 2162system.cpu1.commit.op_class_0::MemRead 4000808 20.19% 82.09% # Class of committed instruction 2163system.cpu1.commit.op_class_0::MemWrite 3546708 17.90% 99.99% # Class of committed instruction |
| 2165system.cpu1.commit.op_class_0::FloatMemRead 516 0.00% 99.99% # Class of committed instruction 2166system.cpu1.commit.op_class_0::FloatMemWrite 1268 0.01% 100.00% # Class of committed instruction 2167system.cpu1.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction 2168system.cpu1.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction | 2164system.cpu1.commit.op_class_0::FloatMemRead 516 0.00% 99.99% # Class of committed instruction 2165system.cpu1.commit.op_class_0::FloatMemWrite 1268 0.01% 100.00% # Class of committed instruction 2166system.cpu1.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction 2167system.cpu1.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction |
| 2169system.cpu1.commit.op_class_0::total 19761740 # Class of committed instruction 2170system.cpu1.commit.bw_lim_events 379438 # number cycles where commit BW limit reached 2171system.cpu1.rob.rob_reads 53719965 # The number of ROB reads 2172system.cpu1.rob.rob_writes 43510270 # The number of ROB writes 2173system.cpu1.timesIdled 58110 # Number of times that the entire CPU went into an idle state and unscheduled itself 2174system.cpu1.idleCycles 962680 # Total number of cycles that the CPU has spent unscheduled due to idling 2175system.cpu1.quiesceCycles 5617725351 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 2176system.cpu1.committedInsts 16085632 # Number of Instructions Simulated 2177system.cpu1.committedOps 19728885 # Number of Ops (including micro ops) Simulated 2178system.cpu1.cpi 2.169388 # CPI: Cycles Per Instruction 2179system.cpu1.cpi_total 2.169388 # CPI: Total CPI of All Threads 2180system.cpu1.ipc 0.460959 # IPC: Instructions Per Cycle 2181system.cpu1.ipc_total 0.460959 # IPC: Total IPC of All Threads 2182system.cpu1.int_regfile_reads 23317955 # number of integer regfile reads 2183system.cpu1.int_regfile_writes 13332838 # number of integer regfile writes 2184system.cpu1.fp_regfile_reads 1403 # number of floating regfile reads | 2168system.cpu1.commit.op_class_0::total 19816226 # Class of committed instruction 2169system.cpu1.commit.bw_lim_events 379369 # number cycles where commit BW limit reached 2170system.cpu1.rob.rob_reads 53607539 # The number of ROB reads 2171system.cpu1.rob.rob_writes 43609460 # The number of ROB writes 2172system.cpu1.timesIdled 58654 # Number of times that the entire CPU went into an idle state and unscheduled itself 2173system.cpu1.idleCycles 976343 # Total number of cycles that the CPU has spent unscheduled due to idling 2174system.cpu1.quiesceCycles 5617999605 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 2175system.cpu1.committedInsts 16123527 # Number of Instructions Simulated 2176system.cpu1.committedOps 19783370 # Number of Ops (including micro ops) Simulated 2177system.cpu1.cpi 2.154675 # CPI: Cycles Per Instruction 2178system.cpu1.cpi_total 2.154675 # CPI: Total CPI of All Threads 2179system.cpu1.ipc 0.464107 # IPC: Instructions Per Cycle 2180system.cpu1.ipc_total 0.464107 # IPC: Total IPC of All Threads 2181system.cpu1.int_regfile_reads 23404305 # number of integer regfile reads 2182system.cpu1.int_regfile_writes 13364979 # number of integer regfile writes 2183system.cpu1.fp_regfile_reads 1400 # number of floating regfile reads |
| 2185system.cpu1.fp_regfile_writes 516 # number of floating regfile writes | 2184system.cpu1.fp_regfile_writes 516 # number of floating regfile writes |
| 2186system.cpu1.cc_regfile_reads 74580678 # number of cc regfile reads 2187system.cpu1.cc_regfile_writes 6681708 # number of cc regfile writes 2188system.cpu1.misc_regfile_reads 69976526 # number of misc regfile reads 2189system.cpu1.misc_regfile_writes 387406 # number of misc regfile writes 2190system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 2191system.cpu1.dcache.tags.replacements 185136 # number of replacements 2192system.cpu1.dcache.tags.tagsinuse 468.617373 # Cycle average of tags in use 2193system.cpu1.dcache.tags.total_refs 6737062 # Total number of references to valid blocks. 2194system.cpu1.dcache.tags.sampled_refs 185477 # Sample count of references to valid blocks. 2195system.cpu1.dcache.tags.avg_refs 36.322897 # Average number of references to valid blocks. 2196system.cpu1.dcache.tags.warmup_cycle 89354157500 # Cycle when the warmup percentage was hit. 2197system.cpu1.dcache.tags.occ_blocks::cpu1.data 468.617373 # Average occupied blocks per requestor 2198system.cpu1.dcache.tags.occ_percent::cpu1.data 0.915268 # Average percentage of cache occupancy 2199system.cpu1.dcache.tags.occ_percent::total 0.915268 # Average percentage of cache occupancy 2200system.cpu1.dcache.tags.occ_task_id_blocks::1024 341 # Occupied blocks per task id 2201system.cpu1.dcache.tags.age_task_id_blocks_1024::2 326 # Occupied blocks per task id 2202system.cpu1.dcache.tags.age_task_id_blocks_1024::3 15 # Occupied blocks per task id 2203system.cpu1.dcache.tags.occ_task_id_percent::1024 0.666016 # Percentage of cache occupancy per task id 2204system.cpu1.dcache.tags.tag_accesses 14947542 # Number of tag accesses 2205system.cpu1.dcache.tags.data_accesses 14947542 # Number of data accesses 2206system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 2207system.cpu1.dcache.ReadReq_hits::cpu1.data 3587773 # number of ReadReq hits 2208system.cpu1.dcache.ReadReq_hits::total 3587773 # number of ReadReq hits 2209system.cpu1.dcache.WriteReq_hits::cpu1.data 2897885 # number of WriteReq hits 2210system.cpu1.dcache.WriteReq_hits::total 2897885 # number of WriteReq hits 2211system.cpu1.dcache.SoftPFReq_hits::cpu1.data 49072 # number of SoftPFReq hits 2212system.cpu1.dcache.SoftPFReq_hits::total 49072 # number of SoftPFReq hits 2213system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 78768 # number of LoadLockedReq hits 2214system.cpu1.dcache.LoadLockedReq_hits::total 78768 # number of LoadLockedReq hits 2215system.cpu1.dcache.StoreCondReq_hits::cpu1.data 70845 # number of StoreCondReq hits 2216system.cpu1.dcache.StoreCondReq_hits::total 70845 # number of StoreCondReq hits 2217system.cpu1.dcache.demand_hits::cpu1.data 6485658 # number of demand (read+write) hits 2218system.cpu1.dcache.demand_hits::total 6485658 # number of demand (read+write) hits 2219system.cpu1.dcache.overall_hits::cpu1.data 6534730 # number of overall hits 2220system.cpu1.dcache.overall_hits::total 6534730 # number of overall hits 2221system.cpu1.dcache.ReadReq_misses::cpu1.data 212319 # number of ReadReq misses 2222system.cpu1.dcache.ReadReq_misses::total 212319 # number of ReadReq misses 2223system.cpu1.dcache.WriteReq_misses::cpu1.data 390908 # number of WriteReq misses 2224system.cpu1.dcache.WriteReq_misses::total 390908 # number of WriteReq misses 2225system.cpu1.dcache.SoftPFReq_misses::cpu1.data 29887 # number of SoftPFReq misses 2226system.cpu1.dcache.SoftPFReq_misses::total 29887 # number of SoftPFReq misses 2227system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 18355 # number of LoadLockedReq misses 2228system.cpu1.dcache.LoadLockedReq_misses::total 18355 # number of LoadLockedReq misses 2229system.cpu1.dcache.StoreCondReq_misses::cpu1.data 23465 # number of StoreCondReq misses 2230system.cpu1.dcache.StoreCondReq_misses::total 23465 # number of StoreCondReq misses 2231system.cpu1.dcache.demand_misses::cpu1.data 603227 # number of demand (read+write) misses 2232system.cpu1.dcache.demand_misses::total 603227 # number of demand (read+write) misses 2233system.cpu1.dcache.overall_misses::cpu1.data 633114 # number of overall misses 2234system.cpu1.dcache.overall_misses::total 633114 # number of overall misses 2235system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 3545506500 # number of ReadReq miss cycles 2236system.cpu1.dcache.ReadReq_miss_latency::total 3545506500 # number of ReadReq miss cycles 2237system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 9944995958 # number of WriteReq miss cycles 2238system.cpu1.dcache.WriteReq_miss_latency::total 9944995958 # number of WriteReq miss cycles 2239system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 362846000 # number of LoadLockedReq miss cycles 2240system.cpu1.dcache.LoadLockedReq_miss_latency::total 362846000 # number of LoadLockedReq miss cycles 2241system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 551070500 # number of StoreCondReq miss cycles 2242system.cpu1.dcache.StoreCondReq_miss_latency::total 551070500 # number of StoreCondReq miss cycles 2243system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data 640500 # number of StoreCondFailReq miss cycles 2244system.cpu1.dcache.StoreCondFailReq_miss_latency::total 640500 # number of StoreCondFailReq miss cycles 2245system.cpu1.dcache.demand_miss_latency::cpu1.data 13490502458 # number of demand (read+write) miss cycles 2246system.cpu1.dcache.demand_miss_latency::total 13490502458 # number of demand (read+write) miss cycles 2247system.cpu1.dcache.overall_miss_latency::cpu1.data 13490502458 # number of overall miss cycles 2248system.cpu1.dcache.overall_miss_latency::total 13490502458 # number of overall miss cycles 2249system.cpu1.dcache.ReadReq_accesses::cpu1.data 3800092 # number of ReadReq accesses(hits+misses) 2250system.cpu1.dcache.ReadReq_accesses::total 3800092 # number of ReadReq accesses(hits+misses) 2251system.cpu1.dcache.WriteReq_accesses::cpu1.data 3288793 # number of WriteReq accesses(hits+misses) 2252system.cpu1.dcache.WriteReq_accesses::total 3288793 # number of WriteReq accesses(hits+misses) 2253system.cpu1.dcache.SoftPFReq_accesses::cpu1.data 78959 # number of SoftPFReq accesses(hits+misses) 2254system.cpu1.dcache.SoftPFReq_accesses::total 78959 # number of SoftPFReq accesses(hits+misses) 2255system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 97123 # number of LoadLockedReq accesses(hits+misses) 2256system.cpu1.dcache.LoadLockedReq_accesses::total 97123 # number of LoadLockedReq accesses(hits+misses) 2257system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 94310 # number of StoreCondReq accesses(hits+misses) 2258system.cpu1.dcache.StoreCondReq_accesses::total 94310 # number of StoreCondReq accesses(hits+misses) 2259system.cpu1.dcache.demand_accesses::cpu1.data 7088885 # number of demand (read+write) accesses 2260system.cpu1.dcache.demand_accesses::total 7088885 # number of demand (read+write) accesses 2261system.cpu1.dcache.overall_accesses::cpu1.data 7167844 # number of overall (read+write) accesses 2262system.cpu1.dcache.overall_accesses::total 7167844 # number of overall (read+write) accesses 2263system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.055872 # miss rate for ReadReq accesses 2264system.cpu1.dcache.ReadReq_miss_rate::total 0.055872 # miss rate for ReadReq accesses 2265system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.118861 # miss rate for WriteReq accesses 2266system.cpu1.dcache.WriteReq_miss_rate::total 0.118861 # miss rate for WriteReq accesses 2267system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data 0.378513 # miss rate for SoftPFReq accesses 2268system.cpu1.dcache.SoftPFReq_miss_rate::total 0.378513 # miss rate for SoftPFReq accesses 2269system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.188987 # miss rate for LoadLockedReq accesses 2270system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.188987 # miss rate for LoadLockedReq accesses 2271system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.248807 # miss rate for StoreCondReq accesses 2272system.cpu1.dcache.StoreCondReq_miss_rate::total 0.248807 # miss rate for StoreCondReq accesses 2273system.cpu1.dcache.demand_miss_rate::cpu1.data 0.085095 # miss rate for demand accesses 2274system.cpu1.dcache.demand_miss_rate::total 0.085095 # miss rate for demand accesses 2275system.cpu1.dcache.overall_miss_rate::cpu1.data 0.088327 # miss rate for overall accesses 2276system.cpu1.dcache.overall_miss_rate::total 0.088327 # miss rate for overall accesses 2277system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 16698.960055 # average ReadReq miss latency 2278system.cpu1.dcache.ReadReq_avg_miss_latency::total 16698.960055 # average ReadReq miss latency 2279system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 25440.758332 # average WriteReq miss latency 2280system.cpu1.dcache.WriteReq_avg_miss_latency::total 25440.758332 # average WriteReq miss latency 2281system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 19768.237537 # average LoadLockedReq miss latency 2282system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 19768.237537 # average LoadLockedReq miss latency 2283system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 23484.785851 # average StoreCondReq miss latency 2284system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 23484.785851 # average StoreCondReq miss latency | 2185system.cpu1.cc_regfile_reads 74742517 # number of cc regfile reads 2186system.cpu1.cc_regfile_writes 6682824 # number of cc regfile writes 2187system.cpu1.misc_regfile_reads 68331723 # number of misc regfile reads 2188system.cpu1.misc_regfile_writes 381677 # number of misc regfile writes 2189system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 2190system.cpu1.dcache.tags.replacements 186538 # number of replacements 2191system.cpu1.dcache.tags.tagsinuse 471.297864 # Cycle average of tags in use 2192system.cpu1.dcache.tags.total_refs 6754124 # Total number of references to valid blocks. 2193system.cpu1.dcache.tags.sampled_refs 186882 # Sample count of references to valid blocks. 2194system.cpu1.dcache.tags.avg_refs 36.141116 # Average number of references to valid blocks. 2195system.cpu1.dcache.tags.warmup_cycle 89307598000 # Cycle when the warmup percentage was hit. 2196system.cpu1.dcache.tags.occ_blocks::cpu1.data 471.297864 # Average occupied blocks per requestor 2197system.cpu1.dcache.tags.occ_percent::cpu1.data 0.920504 # Average percentage of cache occupancy 2198system.cpu1.dcache.tags.occ_percent::total 0.920504 # Average percentage of cache occupancy 2199system.cpu1.dcache.tags.occ_task_id_blocks::1024 344 # Occupied blocks per task id 2200system.cpu1.dcache.tags.age_task_id_blocks_1024::2 325 # Occupied blocks per task id 2201system.cpu1.dcache.tags.age_task_id_blocks_1024::3 19 # Occupied blocks per task id 2202system.cpu1.dcache.tags.occ_task_id_percent::1024 0.671875 # Percentage of cache occupancy per task id 2203system.cpu1.dcache.tags.tag_accesses 14996504 # Number of tag accesses 2204system.cpu1.dcache.tags.data_accesses 14996504 # Number of data accesses 2205system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 2206system.cpu1.dcache.ReadReq_hits::cpu1.data 3592307 # number of ReadReq hits 2207system.cpu1.dcache.ReadReq_hits::total 3592307 # number of ReadReq hits 2208system.cpu1.dcache.WriteReq_hits::cpu1.data 2912324 # number of WriteReq hits 2209system.cpu1.dcache.WriteReq_hits::total 2912324 # number of WriteReq hits 2210system.cpu1.dcache.SoftPFReq_hits::cpu1.data 49253 # number of SoftPFReq hits 2211system.cpu1.dcache.SoftPFReq_hits::total 49253 # number of SoftPFReq hits 2212system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 78431 # number of LoadLockedReq hits 2213system.cpu1.dcache.LoadLockedReq_hits::total 78431 # number of LoadLockedReq hits 2214system.cpu1.dcache.StoreCondReq_hits::cpu1.data 70573 # number of StoreCondReq hits 2215system.cpu1.dcache.StoreCondReq_hits::total 70573 # number of StoreCondReq hits 2216system.cpu1.dcache.demand_hits::cpu1.data 6504631 # number of demand (read+write) hits 2217system.cpu1.dcache.demand_hits::total 6504631 # number of demand (read+write) hits 2218system.cpu1.dcache.overall_hits::cpu1.data 6553884 # number of overall hits 2219system.cpu1.dcache.overall_hits::total 6553884 # number of overall hits 2220system.cpu1.dcache.ReadReq_misses::cpu1.data 213962 # number of ReadReq misses 2221system.cpu1.dcache.ReadReq_misses::total 213962 # number of ReadReq misses 2222system.cpu1.dcache.WriteReq_misses::cpu1.data 393973 # number of WriteReq misses 2223system.cpu1.dcache.WriteReq_misses::total 393973 # number of WriteReq misses 2224system.cpu1.dcache.SoftPFReq_misses::cpu1.data 30075 # number of SoftPFReq misses 2225system.cpu1.dcache.SoftPFReq_misses::total 30075 # number of SoftPFReq misses 2226system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 18449 # number of LoadLockedReq misses 2227system.cpu1.dcache.LoadLockedReq_misses::total 18449 # number of LoadLockedReq misses 2228system.cpu1.dcache.StoreCondReq_misses::cpu1.data 23608 # number of StoreCondReq misses 2229system.cpu1.dcache.StoreCondReq_misses::total 23608 # number of StoreCondReq misses 2230system.cpu1.dcache.demand_misses::cpu1.data 607935 # number of demand (read+write) misses 2231system.cpu1.dcache.demand_misses::total 607935 # number of demand (read+write) misses 2232system.cpu1.dcache.overall_misses::cpu1.data 638010 # number of overall misses 2233system.cpu1.dcache.overall_misses::total 638010 # number of overall misses 2234system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 3561244000 # number of ReadReq miss cycles 2235system.cpu1.dcache.ReadReq_miss_latency::total 3561244000 # number of ReadReq miss cycles 2236system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 10027675956 # number of WriteReq miss cycles 2237system.cpu1.dcache.WriteReq_miss_latency::total 10027675956 # number of WriteReq miss cycles 2238system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 364257500 # number of LoadLockedReq miss cycles 2239system.cpu1.dcache.LoadLockedReq_miss_latency::total 364257500 # number of LoadLockedReq miss cycles 2240system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 554259000 # number of StoreCondReq miss cycles 2241system.cpu1.dcache.StoreCondReq_miss_latency::total 554259000 # number of StoreCondReq miss cycles 2242system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data 434000 # number of StoreCondFailReq miss cycles 2243system.cpu1.dcache.StoreCondFailReq_miss_latency::total 434000 # number of StoreCondFailReq miss cycles 2244system.cpu1.dcache.demand_miss_latency::cpu1.data 13588919956 # number of demand (read+write) miss cycles 2245system.cpu1.dcache.demand_miss_latency::total 13588919956 # number of demand (read+write) miss cycles 2246system.cpu1.dcache.overall_miss_latency::cpu1.data 13588919956 # number of overall miss cycles 2247system.cpu1.dcache.overall_miss_latency::total 13588919956 # number of overall miss cycles 2248system.cpu1.dcache.ReadReq_accesses::cpu1.data 3806269 # number of ReadReq accesses(hits+misses) 2249system.cpu1.dcache.ReadReq_accesses::total 3806269 # number of ReadReq accesses(hits+misses) 2250system.cpu1.dcache.WriteReq_accesses::cpu1.data 3306297 # number of WriteReq accesses(hits+misses) 2251system.cpu1.dcache.WriteReq_accesses::total 3306297 # number of WriteReq accesses(hits+misses) 2252system.cpu1.dcache.SoftPFReq_accesses::cpu1.data 79328 # number of SoftPFReq accesses(hits+misses) 2253system.cpu1.dcache.SoftPFReq_accesses::total 79328 # number of SoftPFReq accesses(hits+misses) 2254system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 96880 # number of LoadLockedReq accesses(hits+misses) 2255system.cpu1.dcache.LoadLockedReq_accesses::total 96880 # number of LoadLockedReq accesses(hits+misses) 2256system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 94181 # number of StoreCondReq accesses(hits+misses) 2257system.cpu1.dcache.StoreCondReq_accesses::total 94181 # number of StoreCondReq accesses(hits+misses) 2258system.cpu1.dcache.demand_accesses::cpu1.data 7112566 # number of demand (read+write) accesses 2259system.cpu1.dcache.demand_accesses::total 7112566 # number of demand (read+write) accesses 2260system.cpu1.dcache.overall_accesses::cpu1.data 7191894 # number of overall (read+write) accesses 2261system.cpu1.dcache.overall_accesses::total 7191894 # number of overall (read+write) accesses 2262system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.056213 # miss rate for ReadReq accesses 2263system.cpu1.dcache.ReadReq_miss_rate::total 0.056213 # miss rate for ReadReq accesses 2264system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.119158 # miss rate for WriteReq accesses 2265system.cpu1.dcache.WriteReq_miss_rate::total 0.119158 # miss rate for WriteReq accesses 2266system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data 0.379122 # miss rate for SoftPFReq accesses 2267system.cpu1.dcache.SoftPFReq_miss_rate::total 0.379122 # miss rate for SoftPFReq accesses 2268system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.190431 # miss rate for LoadLockedReq accesses 2269system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.190431 # miss rate for LoadLockedReq accesses 2270system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.250666 # miss rate for StoreCondReq accesses 2271system.cpu1.dcache.StoreCondReq_miss_rate::total 0.250666 # miss rate for StoreCondReq accesses 2272system.cpu1.dcache.demand_miss_rate::cpu1.data 0.085473 # miss rate for demand accesses 2273system.cpu1.dcache.demand_miss_rate::total 0.085473 # miss rate for demand accesses 2274system.cpu1.dcache.overall_miss_rate::cpu1.data 0.088712 # miss rate for overall accesses 2275system.cpu1.dcache.overall_miss_rate::total 0.088712 # miss rate for overall accesses 2276system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 16644.282630 # average ReadReq miss latency 2277system.cpu1.dcache.ReadReq_avg_miss_latency::total 16644.282630 # average ReadReq miss latency 2278system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 25452.698423 # average WriteReq miss latency 2279system.cpu1.dcache.WriteReq_avg_miss_latency::total 25452.698423 # average WriteReq miss latency 2280system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 19744.024066 # average LoadLockedReq miss latency 2281system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 19744.024066 # average LoadLockedReq miss latency 2282system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 23477.592342 # average StoreCondReq miss latency 2283system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 23477.592342 # average StoreCondReq miss latency |
| 2285system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data inf # average StoreCondFailReq miss latency 2286system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total inf # average StoreCondFailReq miss latency | 2284system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data inf # average StoreCondFailReq miss latency 2285system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total inf # average StoreCondFailReq miss latency |
| 2287system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 22363.890307 # average overall miss latency 2288system.cpu1.dcache.demand_avg_miss_latency::total 22363.890307 # average overall miss latency 2289system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 21308.172711 # average overall miss latency 2290system.cpu1.dcache.overall_avg_miss_latency::total 21308.172711 # average overall miss latency 2291system.cpu1.dcache.blocked_cycles::no_mshrs 334 # number of cycles access was blocked 2292system.cpu1.dcache.blocked_cycles::no_targets 1473013 # number of cycles access was blocked 2293system.cpu1.dcache.blocked::no_mshrs 34 # number of cycles access was blocked 2294system.cpu1.dcache.blocked::no_targets 39225 # number of cycles access was blocked 2295system.cpu1.dcache.avg_blocked_cycles::no_mshrs 9.823529 # average number of cycles each access was blocked 2296system.cpu1.dcache.avg_blocked_cycles::no_targets 37.552913 # average number of cycles each access was blocked 2297system.cpu1.dcache.writebacks::writebacks 185136 # number of writebacks 2298system.cpu1.dcache.writebacks::total 185136 # number of writebacks 2299system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 77580 # number of ReadReq MSHR hits 2300system.cpu1.dcache.ReadReq_mshr_hits::total 77580 # number of ReadReq MSHR hits 2301system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 301933 # number of WriteReq MSHR hits 2302system.cpu1.dcache.WriteReq_mshr_hits::total 301933 # number of WriteReq MSHR hits 2303system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 13088 # number of LoadLockedReq MSHR hits 2304system.cpu1.dcache.LoadLockedReq_mshr_hits::total 13088 # number of LoadLockedReq MSHR hits 2305system.cpu1.dcache.demand_mshr_hits::cpu1.data 379513 # number of demand (read+write) MSHR hits 2306system.cpu1.dcache.demand_mshr_hits::total 379513 # number of demand (read+write) MSHR hits 2307system.cpu1.dcache.overall_mshr_hits::cpu1.data 379513 # number of overall MSHR hits 2308system.cpu1.dcache.overall_mshr_hits::total 379513 # number of overall MSHR hits 2309system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 134739 # number of ReadReq MSHR misses 2310system.cpu1.dcache.ReadReq_mshr_misses::total 134739 # number of ReadReq MSHR misses 2311system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 88975 # number of WriteReq MSHR misses 2312system.cpu1.dcache.WriteReq_mshr_misses::total 88975 # number of WriteReq MSHR misses 2313system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data 28539 # number of SoftPFReq MSHR misses 2314system.cpu1.dcache.SoftPFReq_mshr_misses::total 28539 # number of SoftPFReq MSHR misses 2315system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 5267 # number of LoadLockedReq MSHR misses 2316system.cpu1.dcache.LoadLockedReq_mshr_misses::total 5267 # number of LoadLockedReq MSHR misses 2317system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 23465 # number of StoreCondReq MSHR misses 2318system.cpu1.dcache.StoreCondReq_mshr_misses::total 23465 # number of StoreCondReq MSHR misses 2319system.cpu1.dcache.demand_mshr_misses::cpu1.data 223714 # number of demand (read+write) MSHR misses 2320system.cpu1.dcache.demand_mshr_misses::total 223714 # number of demand (read+write) MSHR misses 2321system.cpu1.dcache.overall_mshr_misses::cpu1.data 252253 # number of overall MSHR misses 2322system.cpu1.dcache.overall_mshr_misses::total 252253 # number of overall MSHR misses 2323system.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data 3386 # number of ReadReq MSHR uncacheable 2324system.cpu1.dcache.ReadReq_mshr_uncacheable::total 3386 # number of ReadReq MSHR uncacheable 2325system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data 2740 # number of WriteReq MSHR uncacheable 2326system.cpu1.dcache.WriteReq_mshr_uncacheable::total 2740 # number of WriteReq MSHR uncacheable 2327system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data 6126 # number of overall MSHR uncacheable misses 2328system.cpu1.dcache.overall_mshr_uncacheable_misses::total 6126 # number of overall MSHR uncacheable misses 2329system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 1970715500 # number of ReadReq MSHR miss cycles 2330system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1970715500 # number of ReadReq MSHR miss cycles 2331system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 2395378969 # number of WriteReq MSHR miss cycles 2332system.cpu1.dcache.WriteReq_mshr_miss_latency::total 2395378969 # number of WriteReq MSHR miss cycles 2333system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data 480267000 # number of SoftPFReq MSHR miss cycles 2334system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 480267000 # number of SoftPFReq MSHR miss cycles 2335system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 94406500 # number of LoadLockedReq MSHR miss cycles 2336system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 94406500 # number of LoadLockedReq MSHR miss cycles 2337system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 527620500 # number of StoreCondReq MSHR miss cycles 2338system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 527620500 # number of StoreCondReq MSHR miss cycles 2339system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data 625500 # number of StoreCondFailReq MSHR miss cycles 2340system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total 625500 # number of StoreCondFailReq MSHR miss cycles 2341system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 4366094469 # number of demand (read+write) MSHR miss cycles 2342system.cpu1.dcache.demand_mshr_miss_latency::total 4366094469 # number of demand (read+write) MSHR miss cycles 2343system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 4846361469 # number of overall MSHR miss cycles 2344system.cpu1.dcache.overall_mshr_miss_latency::total 4846361469 # number of overall MSHR miss cycles 2345system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 459425000 # number of ReadReq MSHR uncacheable cycles 2346system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 459425000 # number of ReadReq MSHR uncacheable cycles 2347system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 459425000 # number of overall MSHR uncacheable cycles 2348system.cpu1.dcache.overall_mshr_uncacheable_latency::total 459425000 # number of overall MSHR uncacheable cycles 2349system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.035457 # mshr miss rate for ReadReq accesses 2350system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.035457 # mshr miss rate for ReadReq accesses 2351system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.027054 # mshr miss rate for WriteReq accesses 2352system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.027054 # mshr miss rate for WriteReq accesses 2353system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data 0.361441 # mshr miss rate for SoftPFReq accesses 2354system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total 0.361441 # mshr miss rate for SoftPFReq accesses 2355system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.054230 # mshr miss rate for LoadLockedReq accesses 2356system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.054230 # mshr miss rate for LoadLockedReq accesses 2357system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.248807 # mshr miss rate for StoreCondReq accesses 2358system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.248807 # mshr miss rate for StoreCondReq accesses 2359system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.031558 # mshr miss rate for demand accesses 2360system.cpu1.dcache.demand_mshr_miss_rate::total 0.031558 # mshr miss rate for demand accesses 2361system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.035192 # mshr miss rate for overall accesses 2362system.cpu1.dcache.overall_mshr_miss_rate::total 0.035192 # mshr miss rate for overall accesses 2363system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 14626.169854 # average ReadReq mshr miss latency 2364system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14626.169854 # average ReadReq mshr miss latency 2365system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 26921.932779 # average WriteReq mshr miss latency 2366system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26921.932779 # average WriteReq mshr miss latency 2367system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 16828.445285 # average SoftPFReq mshr miss latency 2368system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 16828.445285 # average SoftPFReq mshr miss latency 2369system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 17924.150370 # average LoadLockedReq mshr miss latency 2370system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17924.150370 # average LoadLockedReq mshr miss latency 2371system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 22485.425101 # average StoreCondReq mshr miss latency 2372system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 22485.425101 # average StoreCondReq mshr miss latency | 2286system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 22352.586964 # average overall miss latency 2287system.cpu1.dcache.demand_avg_miss_latency::total 22352.586964 # average overall miss latency 2288system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 21298.913741 # average overall miss latency 2289system.cpu1.dcache.overall_avg_miss_latency::total 21298.913741 # average overall miss latency 2290system.cpu1.dcache.blocked_cycles::no_mshrs 300 # number of cycles access was blocked 2291system.cpu1.dcache.blocked_cycles::no_targets 1464130 # number of cycles access was blocked 2292system.cpu1.dcache.blocked::no_mshrs 31 # number of cycles access was blocked 2293system.cpu1.dcache.blocked::no_targets 39463 # number of cycles access was blocked 2294system.cpu1.dcache.avg_blocked_cycles::no_mshrs 9.677419 # average number of cycles each access was blocked 2295system.cpu1.dcache.avg_blocked_cycles::no_targets 37.101335 # average number of cycles each access was blocked 2296system.cpu1.dcache.writebacks::writebacks 186538 # number of writebacks 2297system.cpu1.dcache.writebacks::total 186538 # number of writebacks 2298system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 78472 # number of ReadReq MSHR hits 2299system.cpu1.dcache.ReadReq_mshr_hits::total 78472 # number of ReadReq MSHR hits 2300system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 304164 # number of WriteReq MSHR hits 2301system.cpu1.dcache.WriteReq_mshr_hits::total 304164 # number of WriteReq MSHR hits 2302system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 13133 # number of LoadLockedReq MSHR hits 2303system.cpu1.dcache.LoadLockedReq_mshr_hits::total 13133 # number of LoadLockedReq MSHR hits 2304system.cpu1.dcache.demand_mshr_hits::cpu1.data 382636 # number of demand (read+write) MSHR hits 2305system.cpu1.dcache.demand_mshr_hits::total 382636 # number of demand (read+write) MSHR hits 2306system.cpu1.dcache.overall_mshr_hits::cpu1.data 382636 # number of overall MSHR hits 2307system.cpu1.dcache.overall_mshr_hits::total 382636 # number of overall MSHR hits 2308system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 135490 # number of ReadReq MSHR misses 2309system.cpu1.dcache.ReadReq_mshr_misses::total 135490 # number of ReadReq MSHR misses 2310system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 89809 # number of WriteReq MSHR misses 2311system.cpu1.dcache.WriteReq_mshr_misses::total 89809 # number of WriteReq MSHR misses 2312system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data 28779 # number of SoftPFReq MSHR misses 2313system.cpu1.dcache.SoftPFReq_mshr_misses::total 28779 # number of SoftPFReq MSHR misses 2314system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 5316 # number of LoadLockedReq MSHR misses 2315system.cpu1.dcache.LoadLockedReq_mshr_misses::total 5316 # number of LoadLockedReq MSHR misses 2316system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 23608 # number of StoreCondReq MSHR misses 2317system.cpu1.dcache.StoreCondReq_mshr_misses::total 23608 # number of StoreCondReq MSHR misses 2318system.cpu1.dcache.demand_mshr_misses::cpu1.data 225299 # number of demand (read+write) MSHR misses 2319system.cpu1.dcache.demand_mshr_misses::total 225299 # number of demand (read+write) MSHR misses 2320system.cpu1.dcache.overall_mshr_misses::cpu1.data 254078 # number of overall MSHR misses 2321system.cpu1.dcache.overall_mshr_misses::total 254078 # number of overall MSHR misses 2322system.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data 2880 # number of ReadReq MSHR uncacheable 2323system.cpu1.dcache.ReadReq_mshr_uncacheable::total 2880 # number of ReadReq MSHR uncacheable 2324system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data 2230 # number of WriteReq MSHR uncacheable 2325system.cpu1.dcache.WriteReq_mshr_uncacheable::total 2230 # number of WriteReq MSHR uncacheable 2326system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data 5110 # number of overall MSHR uncacheable misses 2327system.cpu1.dcache.overall_mshr_uncacheable_misses::total 5110 # number of overall MSHR uncacheable misses 2328system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 1973019500 # number of ReadReq MSHR miss cycles 2329system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1973019500 # number of ReadReq MSHR miss cycles 2330system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 2438757966 # number of WriteReq MSHR miss cycles 2331system.cpu1.dcache.WriteReq_mshr_miss_latency::total 2438757966 # number of WriteReq MSHR miss cycles 2332system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data 489881500 # number of SoftPFReq MSHR miss cycles 2333system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 489881500 # number of SoftPFReq MSHR miss cycles 2334system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 95317000 # number of LoadLockedReq MSHR miss cycles 2335system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 95317000 # number of LoadLockedReq MSHR miss cycles 2336system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 530661000 # number of StoreCondReq MSHR miss cycles 2337system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 530661000 # number of StoreCondReq MSHR miss cycles 2338system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data 424000 # number of StoreCondFailReq MSHR miss cycles 2339system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total 424000 # number of StoreCondFailReq MSHR miss cycles 2340system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 4411777466 # number of demand (read+write) MSHR miss cycles 2341system.cpu1.dcache.demand_mshr_miss_latency::total 4411777466 # number of demand (read+write) MSHR miss cycles 2342system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 4901658966 # number of overall MSHR miss cycles 2343system.cpu1.dcache.overall_mshr_miss_latency::total 4901658966 # number of overall MSHR miss cycles 2344system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 386538000 # number of ReadReq MSHR uncacheable cycles 2345system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 386538000 # number of ReadReq MSHR uncacheable cycles 2346system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 386538000 # number of overall MSHR uncacheable cycles 2347system.cpu1.dcache.overall_mshr_uncacheable_latency::total 386538000 # number of overall MSHR uncacheable cycles 2348system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.035597 # mshr miss rate for ReadReq accesses 2349system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.035597 # mshr miss rate for ReadReq accesses 2350system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.027163 # mshr miss rate for WriteReq accesses 2351system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.027163 # mshr miss rate for WriteReq accesses 2352system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data 0.362785 # mshr miss rate for SoftPFReq accesses 2353system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total 0.362785 # mshr miss rate for SoftPFReq accesses 2354system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.054872 # mshr miss rate for LoadLockedReq accesses 2355system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.054872 # mshr miss rate for LoadLockedReq accesses 2356system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.250666 # mshr miss rate for StoreCondReq accesses 2357system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.250666 # mshr miss rate for StoreCondReq accesses 2358system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.031676 # mshr miss rate for demand accesses 2359system.cpu1.dcache.demand_mshr_miss_rate::total 0.031676 # mshr miss rate for demand accesses 2360system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.035328 # mshr miss rate for overall accesses 2361system.cpu1.dcache.overall_mshr_miss_rate::total 0.035328 # mshr miss rate for overall accesses 2362system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 14562.104214 # average ReadReq mshr miss latency 2363system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14562.104214 # average ReadReq mshr miss latency 2364system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 27154.939549 # average WriteReq mshr miss latency 2365system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27154.939549 # average WriteReq mshr miss latency 2366system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 17022.186316 # average SoftPFReq mshr miss latency 2367system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 17022.186316 # average SoftPFReq mshr miss latency 2368system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 17930.210685 # average LoadLockedReq mshr miss latency 2369system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17930.210685 # average LoadLockedReq mshr miss latency 2370system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 22478.015927 # average StoreCondReq mshr miss latency 2371system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 22478.015927 # average StoreCondReq mshr miss latency |
| 2373system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data inf # average StoreCondFailReq mshr miss latency 2374system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency | 2372system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data inf # average StoreCondFailReq mshr miss latency 2373system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency |
| 2375system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 19516.411440 # average overall mshr miss latency 2376system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19516.411440 # average overall mshr miss latency 2377system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 19212.304587 # average overall mshr miss latency 2378system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19212.304587 # average overall mshr miss latency 2379system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 135683.697578 # average ReadReq mshr uncacheable latency 2380system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 135683.697578 # average ReadReq mshr uncacheable latency 2381system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 74995.919034 # average overall mshr uncacheable latency 2382system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 74995.919034 # average overall mshr uncacheable latency 2383system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 2384system.cpu1.icache.tags.replacements 583486 # number of replacements 2385system.cpu1.icache.tags.tagsinuse 499.437314 # Cycle average of tags in use 2386system.cpu1.icache.tags.total_refs 7557735 # Total number of references to valid blocks. 2387system.cpu1.icache.tags.sampled_refs 583998 # Sample count of references to valid blocks. 2388system.cpu1.icache.tags.avg_refs 12.941371 # Average number of references to valid blocks. 2389system.cpu1.icache.tags.warmup_cycle 79127078000 # Cycle when the warmup percentage was hit. 2390system.cpu1.icache.tags.occ_blocks::cpu1.inst 499.437314 # Average occupied blocks per requestor 2391system.cpu1.icache.tags.occ_percent::cpu1.inst 0.975464 # Average percentage of cache occupancy 2392system.cpu1.icache.tags.occ_percent::total 0.975464 # Average percentage of cache occupancy | 2374system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 19581.877709 # average overall mshr miss latency 2375system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19581.877709 # average overall mshr miss latency 2376system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 19291.945647 # average overall mshr miss latency 2377system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19291.945647 # average overall mshr miss latency 2378system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 134214.583333 # average ReadReq mshr uncacheable latency 2379system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 134214.583333 # average ReadReq mshr uncacheable latency 2380system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 75643.444227 # average overall mshr uncacheable latency 2381system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 75643.444227 # average overall mshr uncacheable latency 2382system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 2383system.cpu1.icache.tags.replacements 594968 # number of replacements 2384system.cpu1.icache.tags.tagsinuse 499.436901 # Cycle average of tags in use 2385system.cpu1.icache.tags.total_refs 7527273 # Total number of references to valid blocks. 2386system.cpu1.icache.tags.sampled_refs 595480 # Sample count of references to valid blocks. 2387system.cpu1.icache.tags.avg_refs 12.640681 # Average number of references to valid blocks. 2388system.cpu1.icache.tags.warmup_cycle 79132209500 # Cycle when the warmup percentage was hit. 2389system.cpu1.icache.tags.occ_blocks::cpu1.inst 499.436901 # Average occupied blocks per requestor 2390system.cpu1.icache.tags.occ_percent::cpu1.inst 0.975463 # Average percentage of cache occupancy 2391system.cpu1.icache.tags.occ_percent::total 0.975463 # Average percentage of cache occupancy |
| 2393system.cpu1.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id | 2392system.cpu1.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id |
| 2394system.cpu1.icache.tags.age_task_id_blocks_1024::2 496 # Occupied blocks per task id 2395system.cpu1.icache.tags.age_task_id_blocks_1024::3 16 # Occupied blocks per task id | 2393system.cpu1.icache.tags.age_task_id_blocks_1024::2 494 # Occupied blocks per task id 2394system.cpu1.icache.tags.age_task_id_blocks_1024::3 18 # Occupied blocks per task id |
| 2396system.cpu1.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id | 2395system.cpu1.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id |
| 2397system.cpu1.icache.tags.tag_accesses 16911139 # Number of tag accesses 2398system.cpu1.icache.tags.data_accesses 16911139 # Number of data accesses 2399system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 2400system.cpu1.icache.ReadReq_hits::cpu1.inst 7557735 # number of ReadReq hits 2401system.cpu1.icache.ReadReq_hits::total 7557735 # number of ReadReq hits 2402system.cpu1.icache.demand_hits::cpu1.inst 7557735 # number of demand (read+write) hits 2403system.cpu1.icache.demand_hits::total 7557735 # number of demand (read+write) hits 2404system.cpu1.icache.overall_hits::cpu1.inst 7557735 # number of overall hits 2405system.cpu1.icache.overall_hits::total 7557735 # number of overall hits 2406system.cpu1.icache.ReadReq_misses::cpu1.inst 605833 # number of ReadReq misses 2407system.cpu1.icache.ReadReq_misses::total 605833 # number of ReadReq misses 2408system.cpu1.icache.demand_misses::cpu1.inst 605833 # number of demand (read+write) misses 2409system.cpu1.icache.demand_misses::total 605833 # number of demand (read+write) misses 2410system.cpu1.icache.overall_misses::cpu1.inst 605833 # number of overall misses 2411system.cpu1.icache.overall_misses::total 605833 # number of overall misses 2412system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 5683938295 # number of ReadReq miss cycles 2413system.cpu1.icache.ReadReq_miss_latency::total 5683938295 # number of ReadReq miss cycles 2414system.cpu1.icache.demand_miss_latency::cpu1.inst 5683938295 # number of demand (read+write) miss cycles 2415system.cpu1.icache.demand_miss_latency::total 5683938295 # number of demand (read+write) miss cycles 2416system.cpu1.icache.overall_miss_latency::cpu1.inst 5683938295 # number of overall miss cycles 2417system.cpu1.icache.overall_miss_latency::total 5683938295 # number of overall miss cycles 2418system.cpu1.icache.ReadReq_accesses::cpu1.inst 8163568 # number of ReadReq accesses(hits+misses) 2419system.cpu1.icache.ReadReq_accesses::total 8163568 # number of ReadReq accesses(hits+misses) 2420system.cpu1.icache.demand_accesses::cpu1.inst 8163568 # number of demand (read+write) accesses 2421system.cpu1.icache.demand_accesses::total 8163568 # number of demand (read+write) accesses 2422system.cpu1.icache.overall_accesses::cpu1.inst 8163568 # number of overall (read+write) accesses 2423system.cpu1.icache.overall_accesses::total 8163568 # number of overall (read+write) accesses 2424system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.074212 # miss rate for ReadReq accesses 2425system.cpu1.icache.ReadReq_miss_rate::total 0.074212 # miss rate for ReadReq accesses 2426system.cpu1.icache.demand_miss_rate::cpu1.inst 0.074212 # miss rate for demand accesses 2427system.cpu1.icache.demand_miss_rate::total 0.074212 # miss rate for demand accesses 2428system.cpu1.icache.overall_miss_rate::cpu1.inst 0.074212 # miss rate for overall accesses 2429system.cpu1.icache.overall_miss_rate::total 0.074212 # miss rate for overall accesses 2430system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 9382.021605 # average ReadReq miss latency 2431system.cpu1.icache.ReadReq_avg_miss_latency::total 9382.021605 # average ReadReq miss latency 2432system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 9382.021605 # average overall miss latency 2433system.cpu1.icache.demand_avg_miss_latency::total 9382.021605 # average overall miss latency 2434system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 9382.021605 # average overall miss latency 2435system.cpu1.icache.overall_avg_miss_latency::total 9382.021605 # average overall miss latency 2436system.cpu1.icache.blocked_cycles::no_mshrs 514122 # number of cycles access was blocked 2437system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 2438system.cpu1.icache.blocked::no_mshrs 41357 # number of cycles access was blocked 2439system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked 2440system.cpu1.icache.avg_blocked_cycles::no_mshrs 12.431318 # average number of cycles each access was blocked 2441system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 2442system.cpu1.icache.writebacks::writebacks 583486 # number of writebacks 2443system.cpu1.icache.writebacks::total 583486 # number of writebacks 2444system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 21830 # number of ReadReq MSHR hits 2445system.cpu1.icache.ReadReq_mshr_hits::total 21830 # number of ReadReq MSHR hits 2446system.cpu1.icache.demand_mshr_hits::cpu1.inst 21830 # number of demand (read+write) MSHR hits 2447system.cpu1.icache.demand_mshr_hits::total 21830 # number of demand (read+write) MSHR hits 2448system.cpu1.icache.overall_mshr_hits::cpu1.inst 21830 # number of overall MSHR hits 2449system.cpu1.icache.overall_mshr_hits::total 21830 # number of overall MSHR hits 2450system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 584003 # number of ReadReq MSHR misses 2451system.cpu1.icache.ReadReq_mshr_misses::total 584003 # number of ReadReq MSHR misses 2452system.cpu1.icache.demand_mshr_misses::cpu1.inst 584003 # number of demand (read+write) MSHR misses 2453system.cpu1.icache.demand_mshr_misses::total 584003 # number of demand (read+write) MSHR misses 2454system.cpu1.icache.overall_mshr_misses::cpu1.inst 584003 # number of overall MSHR misses 2455system.cpu1.icache.overall_mshr_misses::total 584003 # number of overall MSHR misses | 2396system.cpu1.icache.tags.tag_accesses 16885432 # Number of tag accesses 2397system.cpu1.icache.tags.data_accesses 16885432 # Number of data accesses 2398system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 2399system.cpu1.icache.ReadReq_hits::cpu1.inst 7527273 # number of ReadReq hits 2400system.cpu1.icache.ReadReq_hits::total 7527273 # number of ReadReq hits 2401system.cpu1.icache.demand_hits::cpu1.inst 7527273 # number of demand (read+write) hits 2402system.cpu1.icache.demand_hits::total 7527273 # number of demand (read+write) hits 2403system.cpu1.icache.overall_hits::cpu1.inst 7527273 # number of overall hits 2404system.cpu1.icache.overall_hits::total 7527273 # number of overall hits 2405system.cpu1.icache.ReadReq_misses::cpu1.inst 617701 # number of ReadReq misses 2406system.cpu1.icache.ReadReq_misses::total 617701 # number of ReadReq misses 2407system.cpu1.icache.demand_misses::cpu1.inst 617701 # number of demand (read+write) misses 2408system.cpu1.icache.demand_misses::total 617701 # number of demand (read+write) misses 2409system.cpu1.icache.overall_misses::cpu1.inst 617701 # number of overall misses 2410system.cpu1.icache.overall_misses::total 617701 # number of overall misses 2411system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 5784933521 # number of ReadReq miss cycles 2412system.cpu1.icache.ReadReq_miss_latency::total 5784933521 # number of ReadReq miss cycles 2413system.cpu1.icache.demand_miss_latency::cpu1.inst 5784933521 # number of demand (read+write) miss cycles 2414system.cpu1.icache.demand_miss_latency::total 5784933521 # number of demand (read+write) miss cycles 2415system.cpu1.icache.overall_miss_latency::cpu1.inst 5784933521 # number of overall miss cycles 2416system.cpu1.icache.overall_miss_latency::total 5784933521 # number of overall miss cycles 2417system.cpu1.icache.ReadReq_accesses::cpu1.inst 8144974 # number of ReadReq accesses(hits+misses) 2418system.cpu1.icache.ReadReq_accesses::total 8144974 # number of ReadReq accesses(hits+misses) 2419system.cpu1.icache.demand_accesses::cpu1.inst 8144974 # number of demand (read+write) accesses 2420system.cpu1.icache.demand_accesses::total 8144974 # number of demand (read+write) accesses 2421system.cpu1.icache.overall_accesses::cpu1.inst 8144974 # number of overall (read+write) accesses 2422system.cpu1.icache.overall_accesses::total 8144974 # number of overall (read+write) accesses 2423system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.075838 # miss rate for ReadReq accesses 2424system.cpu1.icache.ReadReq_miss_rate::total 0.075838 # miss rate for ReadReq accesses 2425system.cpu1.icache.demand_miss_rate::cpu1.inst 0.075838 # miss rate for demand accesses 2426system.cpu1.icache.demand_miss_rate::total 0.075838 # miss rate for demand accesses 2427system.cpu1.icache.overall_miss_rate::cpu1.inst 0.075838 # miss rate for overall accesses 2428system.cpu1.icache.overall_miss_rate::total 0.075838 # miss rate for overall accesses 2429system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 9365.264944 # average ReadReq miss latency 2430system.cpu1.icache.ReadReq_avg_miss_latency::total 9365.264944 # average ReadReq miss latency 2431system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 9365.264944 # average overall miss latency 2432system.cpu1.icache.demand_avg_miss_latency::total 9365.264944 # average overall miss latency 2433system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 9365.264944 # average overall miss latency 2434system.cpu1.icache.overall_avg_miss_latency::total 9365.264944 # average overall miss latency 2435system.cpu1.icache.blocked_cycles::no_mshrs 523604 # number of cycles access was blocked 2436system.cpu1.icache.blocked_cycles::no_targets 40 # number of cycles access was blocked 2437system.cpu1.icache.blocked::no_mshrs 42411 # number of cycles access was blocked 2438system.cpu1.icache.blocked::no_targets 1 # number of cycles access was blocked 2439system.cpu1.icache.avg_blocked_cycles::no_mshrs 12.345948 # average number of cycles each access was blocked 2440system.cpu1.icache.avg_blocked_cycles::no_targets 40 # average number of cycles each access was blocked 2441system.cpu1.icache.writebacks::writebacks 594968 # number of writebacks 2442system.cpu1.icache.writebacks::total 594968 # number of writebacks 2443system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 22217 # number of ReadReq MSHR hits 2444system.cpu1.icache.ReadReq_mshr_hits::total 22217 # number of ReadReq MSHR hits 2445system.cpu1.icache.demand_mshr_hits::cpu1.inst 22217 # number of demand (read+write) MSHR hits 2446system.cpu1.icache.demand_mshr_hits::total 22217 # number of demand (read+write) MSHR hits 2447system.cpu1.icache.overall_mshr_hits::cpu1.inst 22217 # number of overall MSHR hits 2448system.cpu1.icache.overall_mshr_hits::total 22217 # number of overall MSHR hits 2449system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 595484 # number of ReadReq MSHR misses 2450system.cpu1.icache.ReadReq_mshr_misses::total 595484 # number of ReadReq MSHR misses 2451system.cpu1.icache.demand_mshr_misses::cpu1.inst 595484 # number of demand (read+write) MSHR misses 2452system.cpu1.icache.demand_mshr_misses::total 595484 # number of demand (read+write) MSHR misses 2453system.cpu1.icache.overall_mshr_misses::cpu1.inst 595484 # number of overall MSHR misses 2454system.cpu1.icache.overall_mshr_misses::total 595484 # number of overall MSHR misses |
| 2456system.cpu1.icache.ReadReq_mshr_uncacheable::cpu1.inst 101 # number of ReadReq MSHR uncacheable 2457system.cpu1.icache.ReadReq_mshr_uncacheable::total 101 # number of ReadReq MSHR uncacheable 2458system.cpu1.icache.overall_mshr_uncacheable_misses::cpu1.inst 101 # number of overall MSHR uncacheable misses 2459system.cpu1.icache.overall_mshr_uncacheable_misses::total 101 # number of overall MSHR uncacheable misses | 2455system.cpu1.icache.ReadReq_mshr_uncacheable::cpu1.inst 101 # number of ReadReq MSHR uncacheable 2456system.cpu1.icache.ReadReq_mshr_uncacheable::total 101 # number of ReadReq MSHR uncacheable 2457system.cpu1.icache.overall_mshr_uncacheable_misses::cpu1.inst 101 # number of overall MSHR uncacheable misses 2458system.cpu1.icache.overall_mshr_uncacheable_misses::total 101 # number of overall MSHR uncacheable misses |
| 2460system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 5223422114 # number of ReadReq MSHR miss cycles 2461system.cpu1.icache.ReadReq_mshr_miss_latency::total 5223422114 # number of ReadReq MSHR miss cycles 2462system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 5223422114 # number of demand (read+write) MSHR miss cycles 2463system.cpu1.icache.demand_mshr_miss_latency::total 5223422114 # number of demand (read+write) MSHR miss cycles 2464system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 5223422114 # number of overall MSHR miss cycles 2465system.cpu1.icache.overall_mshr_miss_latency::total 5223422114 # number of overall MSHR miss cycles 2466system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 9321999 # number of ReadReq MSHR uncacheable cycles 2467system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 9321999 # number of ReadReq MSHR uncacheable cycles 2468system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 9321999 # number of overall MSHR uncacheable cycles 2469system.cpu1.icache.overall_mshr_uncacheable_latency::total 9321999 # number of overall MSHR uncacheable cycles 2470system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.071538 # mshr miss rate for ReadReq accesses 2471system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.071538 # mshr miss rate for ReadReq accesses 2472system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.071538 # mshr miss rate for demand accesses 2473system.cpu1.icache.demand_mshr_miss_rate::total 0.071538 # mshr miss rate for demand accesses 2474system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.071538 # mshr miss rate for overall accesses 2475system.cpu1.icache.overall_mshr_miss_rate::total 0.071538 # mshr miss rate for overall accesses 2476system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 8944.170003 # average ReadReq mshr miss latency 2477system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 8944.170003 # average ReadReq mshr miss latency 2478system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 8944.170003 # average overall mshr miss latency 2479system.cpu1.icache.demand_avg_mshr_miss_latency::total 8944.170003 # average overall mshr miss latency 2480system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 8944.170003 # average overall mshr miss latency 2481system.cpu1.icache.overall_avg_mshr_miss_latency::total 8944.170003 # average overall mshr miss latency 2482system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 92297.019802 # average ReadReq mshr uncacheable latency 2483system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total 92297.019802 # average ReadReq mshr uncacheable latency 2484system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst 92297.019802 # average overall mshr uncacheable latency 2485system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total 92297.019802 # average overall mshr uncacheable latency 2486system.cpu1.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 2487system.cpu1.l2cache.prefetcher.num_hwpf_issued 192037 # number of hwpf issued 2488system.cpu1.l2cache.prefetcher.pfIdentified 192612 # number of prefetch candidates identified 2489system.cpu1.l2cache.prefetcher.pfBufferHit 514 # number of redundant prefetches already in prefetch queue | 2459system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 5318077800 # number of ReadReq MSHR miss cycles 2460system.cpu1.icache.ReadReq_mshr_miss_latency::total 5318077800 # number of ReadReq MSHR miss cycles 2461system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 5318077800 # number of demand (read+write) MSHR miss cycles 2462system.cpu1.icache.demand_mshr_miss_latency::total 5318077800 # number of demand (read+write) MSHR miss cycles 2463system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 5318077800 # number of overall MSHR miss cycles 2464system.cpu1.icache.overall_mshr_miss_latency::total 5318077800 # number of overall MSHR miss cycles 2465system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 9663500 # number of ReadReq MSHR uncacheable cycles 2466system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 9663500 # number of ReadReq MSHR uncacheable cycles 2467system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 9663500 # number of overall MSHR uncacheable cycles 2468system.cpu1.icache.overall_mshr_uncacheable_latency::total 9663500 # number of overall MSHR uncacheable cycles 2469system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.073111 # mshr miss rate for ReadReq accesses 2470system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.073111 # mshr miss rate for ReadReq accesses 2471system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.073111 # mshr miss rate for demand accesses 2472system.cpu1.icache.demand_mshr_miss_rate::total 0.073111 # mshr miss rate for demand accesses 2473system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.073111 # mshr miss rate for overall accesses 2474system.cpu1.icache.overall_mshr_miss_rate::total 0.073111 # mshr miss rate for overall accesses 2475system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 8930.681261 # average ReadReq mshr miss latency 2476system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 8930.681261 # average ReadReq mshr miss latency 2477system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 8930.681261 # average overall mshr miss latency 2478system.cpu1.icache.demand_avg_mshr_miss_latency::total 8930.681261 # average overall mshr miss latency 2479system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 8930.681261 # average overall mshr miss latency 2480system.cpu1.icache.overall_avg_mshr_miss_latency::total 8930.681261 # average overall mshr miss latency 2481system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 95678.217822 # average ReadReq mshr uncacheable latency 2482system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total 95678.217822 # average ReadReq mshr uncacheable latency 2483system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst 95678.217822 # average overall mshr uncacheable latency 2484system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total 95678.217822 # average overall mshr uncacheable latency 2485system.cpu1.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 2486system.cpu1.l2cache.prefetcher.num_hwpf_issued 194116 # number of hwpf issued 2487system.cpu1.l2cache.prefetcher.pfIdentified 194726 # number of prefetch candidates identified 2488system.cpu1.l2cache.prefetcher.pfBufferHit 546 # number of redundant prefetches already in prefetch queue |
| 2490system.cpu1.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped 2491system.cpu1.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size | 2489system.cpu1.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped 2490system.cpu1.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size |
| 2492system.cpu1.l2cache.prefetcher.pfSpanPage 57820 # number of prefetches not generated due to page crossing 2493system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 2494system.cpu1.l2cache.tags.replacements 43247 # number of replacements 2495system.cpu1.l2cache.tags.tagsinuse 14634.111672 # Cycle average of tags in use 2496system.cpu1.l2cache.tags.total_refs 688069 # Total number of references to valid blocks. 2497system.cpu1.l2cache.tags.sampled_refs 57318 # Sample count of references to valid blocks. 2498system.cpu1.l2cache.tags.avg_refs 12.004414 # Average number of references to valid blocks. | 2491system.cpu1.l2cache.prefetcher.pfSpanPage 59858 # number of prefetches not generated due to page crossing 2492system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 2493system.cpu1.l2cache.tags.replacements 43575 # number of replacements 2494system.cpu1.l2cache.tags.tagsinuse 14594.735842 # Cycle average of tags in use 2495system.cpu1.l2cache.tags.total_refs 700816 # Total number of references to valid blocks. 2496system.cpu1.l2cache.tags.sampled_refs 57699 # Sample count of references to valid blocks. 2497system.cpu1.l2cache.tags.avg_refs 12.146068 # Average number of references to valid blocks. |
| 2499system.cpu1.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. | 2498system.cpu1.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. |
| 2500system.cpu1.l2cache.tags.occ_blocks::writebacks 14183.524826 # Average occupied blocks per requestor 2501system.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker 11.708728 # Average occupied blocks per requestor 2502system.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker 2.055002 # Average occupied blocks per requestor 2503system.cpu1.l2cache.tags.occ_blocks::cpu1.l2cache.prefetcher 436.823115 # Average occupied blocks per requestor 2504system.cpu1.l2cache.tags.occ_percent::writebacks 0.865694 # Average percentage of cache occupancy 2505system.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker 0.000715 # Average percentage of cache occupancy 2506system.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker 0.000125 # Average percentage of cache occupancy 2507system.cpu1.l2cache.tags.occ_percent::cpu1.l2cache.prefetcher 0.026662 # Average percentage of cache occupancy 2508system.cpu1.l2cache.tags.occ_percent::total 0.893195 # Average percentage of cache occupancy 2509system.cpu1.l2cache.tags.occ_task_id_blocks::1022 321 # Occupied blocks per task id 2510system.cpu1.l2cache.tags.occ_task_id_blocks::1023 27 # Occupied blocks per task id 2511system.cpu1.l2cache.tags.occ_task_id_blocks::1024 13723 # Occupied blocks per task id 2512system.cpu1.l2cache.tags.age_task_id_blocks_1022::2 5 # Occupied blocks per task id 2513system.cpu1.l2cache.tags.age_task_id_blocks_1022::3 183 # Occupied blocks per task id 2514system.cpu1.l2cache.tags.age_task_id_blocks_1022::4 133 # Occupied blocks per task id | 2499system.cpu1.l2cache.tags.occ_blocks::writebacks 14193.075757 # Average occupied blocks per requestor 2500system.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker 10.827460 # Average occupied blocks per requestor 2501system.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker 2.968470 # Average occupied blocks per requestor 2502system.cpu1.l2cache.tags.occ_blocks::cpu1.l2cache.prefetcher 387.864155 # Average occupied blocks per requestor 2503system.cpu1.l2cache.tags.occ_percent::writebacks 0.866277 # Average percentage of cache occupancy 2504system.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker 0.000661 # Average percentage of cache occupancy 2505system.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker 0.000181 # Average percentage of cache occupancy 2506system.cpu1.l2cache.tags.occ_percent::cpu1.l2cache.prefetcher 0.023673 # Average percentage of cache occupancy 2507system.cpu1.l2cache.tags.occ_percent::total 0.890792 # Average percentage of cache occupancy 2508system.cpu1.l2cache.tags.occ_task_id_blocks::1022 356 # Occupied blocks per task id 2509system.cpu1.l2cache.tags.occ_task_id_blocks::1023 30 # Occupied blocks per task id 2510system.cpu1.l2cache.tags.occ_task_id_blocks::1024 13738 # Occupied blocks per task id 2511system.cpu1.l2cache.tags.age_task_id_blocks_1022::2 15 # Occupied blocks per task id 2512system.cpu1.l2cache.tags.age_task_id_blocks_1022::3 202 # Occupied blocks per task id 2513system.cpu1.l2cache.tags.age_task_id_blocks_1022::4 139 # Occupied blocks per task id |
| 2515system.cpu1.l2cache.tags.age_task_id_blocks_1023::2 9 # Occupied blocks per task id | 2514system.cpu1.l2cache.tags.age_task_id_blocks_1023::2 9 # Occupied blocks per task id |
| 2516system.cpu1.l2cache.tags.age_task_id_blocks_1023::3 11 # Occupied blocks per task id 2517system.cpu1.l2cache.tags.age_task_id_blocks_1023::4 7 # Occupied blocks per task id 2518system.cpu1.l2cache.tags.age_task_id_blocks_1024::2 1737 # Occupied blocks per task id 2519system.cpu1.l2cache.tags.age_task_id_blocks_1024::3 8668 # Occupied blocks per task id 2520system.cpu1.l2cache.tags.age_task_id_blocks_1024::4 3318 # Occupied blocks per task id 2521system.cpu1.l2cache.tags.occ_task_id_percent::1022 0.019592 # Percentage of cache occupancy per task id 2522system.cpu1.l2cache.tags.occ_task_id_percent::1023 0.001648 # Percentage of cache occupancy per task id 2523system.cpu1.l2cache.tags.occ_task_id_percent::1024 0.837585 # Percentage of cache occupancy per task id 2524system.cpu1.l2cache.tags.tag_accesses 27096059 # Number of tag accesses 2525system.cpu1.l2cache.tags.data_accesses 27096059 # Number of data accesses 2526system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 2527system.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker 16526 # number of ReadReq hits 2528system.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker 5997 # number of ReadReq hits 2529system.cpu1.l2cache.ReadReq_hits::total 22523 # number of ReadReq hits 2530system.cpu1.l2cache.WritebackDirty_hits::writebacks 112708 # number of WritebackDirty hits 2531system.cpu1.l2cache.WritebackDirty_hits::total 112708 # number of WritebackDirty hits 2532system.cpu1.l2cache.WritebackClean_hits::writebacks 643666 # number of WritebackClean hits 2533system.cpu1.l2cache.WritebackClean_hits::total 643666 # number of WritebackClean hits 2534system.cpu1.l2cache.ReadExReq_hits::cpu1.data 26963 # number of ReadExReq hits 2535system.cpu1.l2cache.ReadExReq_hits::total 26963 # number of ReadExReq hits 2536system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst 560151 # number of ReadCleanReq hits 2537system.cpu1.l2cache.ReadCleanReq_hits::total 560151 # number of ReadCleanReq hits 2538system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data 97699 # number of ReadSharedReq hits 2539system.cpu1.l2cache.ReadSharedReq_hits::total 97699 # number of ReadSharedReq hits 2540system.cpu1.l2cache.demand_hits::cpu1.dtb.walker 16526 # number of demand (read+write) hits 2541system.cpu1.l2cache.demand_hits::cpu1.itb.walker 5997 # number of demand (read+write) hits 2542system.cpu1.l2cache.demand_hits::cpu1.inst 560151 # number of demand (read+write) hits 2543system.cpu1.l2cache.demand_hits::cpu1.data 124662 # number of demand (read+write) hits 2544system.cpu1.l2cache.demand_hits::total 707336 # number of demand (read+write) hits 2545system.cpu1.l2cache.overall_hits::cpu1.dtb.walker 16526 # number of overall hits 2546system.cpu1.l2cache.overall_hits::cpu1.itb.walker 5997 # number of overall hits 2547system.cpu1.l2cache.overall_hits::cpu1.inst 560151 # number of overall hits 2548system.cpu1.l2cache.overall_hits::cpu1.data 124662 # number of overall hits 2549system.cpu1.l2cache.overall_hits::total 707336 # number of overall hits 2550system.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker 498 # number of ReadReq misses 2551system.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker 291 # number of ReadReq misses 2552system.cpu1.l2cache.ReadReq_misses::total 789 # number of ReadReq misses 2553system.cpu1.l2cache.UpgradeReq_misses::cpu1.data 29191 # number of UpgradeReq misses 2554system.cpu1.l2cache.UpgradeReq_misses::total 29191 # number of UpgradeReq misses 2555system.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data 23465 # number of SCUpgradeReq misses 2556system.cpu1.l2cache.SCUpgradeReq_misses::total 23465 # number of SCUpgradeReq misses 2557system.cpu1.l2cache.ReadExReq_misses::cpu1.data 33482 # number of ReadExReq misses 2558system.cpu1.l2cache.ReadExReq_misses::total 33482 # number of ReadExReq misses 2559system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst 23849 # number of ReadCleanReq misses 2560system.cpu1.l2cache.ReadCleanReq_misses::total 23849 # number of ReadCleanReq misses 2561system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data 70829 # number of ReadSharedReq misses 2562system.cpu1.l2cache.ReadSharedReq_misses::total 70829 # number of ReadSharedReq misses 2563system.cpu1.l2cache.demand_misses::cpu1.dtb.walker 498 # number of demand (read+write) misses 2564system.cpu1.l2cache.demand_misses::cpu1.itb.walker 291 # number of demand (read+write) misses 2565system.cpu1.l2cache.demand_misses::cpu1.inst 23849 # number of demand (read+write) misses 2566system.cpu1.l2cache.demand_misses::cpu1.data 104311 # number of demand (read+write) misses 2567system.cpu1.l2cache.demand_misses::total 128949 # number of demand (read+write) misses 2568system.cpu1.l2cache.overall_misses::cpu1.dtb.walker 498 # number of overall misses 2569system.cpu1.l2cache.overall_misses::cpu1.itb.walker 291 # number of overall misses 2570system.cpu1.l2cache.overall_misses::cpu1.inst 23849 # number of overall misses 2571system.cpu1.l2cache.overall_misses::cpu1.data 104311 # number of overall misses 2572system.cpu1.l2cache.overall_misses::total 128949 # number of overall misses 2573system.cpu1.l2cache.ReadReq_miss_latency::cpu1.dtb.walker 11142500 # number of ReadReq miss cycles 2574system.cpu1.l2cache.ReadReq_miss_latency::cpu1.itb.walker 5993500 # number of ReadReq miss cycles 2575system.cpu1.l2cache.ReadReq_miss_latency::total 17136000 # number of ReadReq miss cycles 2576system.cpu1.l2cache.UpgradeReq_miss_latency::cpu1.data 12596500 # number of UpgradeReq miss cycles 2577system.cpu1.l2cache.UpgradeReq_miss_latency::total 12596500 # number of UpgradeReq miss cycles 2578system.cpu1.l2cache.SCUpgradeReq_miss_latency::cpu1.data 19283000 # number of SCUpgradeReq miss cycles 2579system.cpu1.l2cache.SCUpgradeReq_miss_latency::total 19283000 # number of SCUpgradeReq miss cycles 2580system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::cpu1.data 603000 # number of SCUpgradeFailReq miss cycles 2581system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::total 603000 # number of SCUpgradeFailReq miss cycles 2582system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data 1436185500 # number of ReadExReq miss cycles 2583system.cpu1.l2cache.ReadExReq_miss_latency::total 1436185500 # number of ReadExReq miss cycles 2584system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst 937727500 # number of ReadCleanReq miss cycles 2585system.cpu1.l2cache.ReadCleanReq_miss_latency::total 937727500 # number of ReadCleanReq miss cycles 2586system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data 1638546999 # number of ReadSharedReq miss cycles 2587system.cpu1.l2cache.ReadSharedReq_miss_latency::total 1638546999 # number of ReadSharedReq miss cycles 2588system.cpu1.l2cache.demand_miss_latency::cpu1.dtb.walker 11142500 # number of demand (read+write) miss cycles 2589system.cpu1.l2cache.demand_miss_latency::cpu1.itb.walker 5993500 # number of demand (read+write) miss cycles 2590system.cpu1.l2cache.demand_miss_latency::cpu1.inst 937727500 # number of demand (read+write) miss cycles 2591system.cpu1.l2cache.demand_miss_latency::cpu1.data 3074732499 # number of demand (read+write) miss cycles 2592system.cpu1.l2cache.demand_miss_latency::total 4029595999 # number of demand (read+write) miss cycles 2593system.cpu1.l2cache.overall_miss_latency::cpu1.dtb.walker 11142500 # number of overall miss cycles 2594system.cpu1.l2cache.overall_miss_latency::cpu1.itb.walker 5993500 # number of overall miss cycles 2595system.cpu1.l2cache.overall_miss_latency::cpu1.inst 937727500 # number of overall miss cycles 2596system.cpu1.l2cache.overall_miss_latency::cpu1.data 3074732499 # number of overall miss cycles 2597system.cpu1.l2cache.overall_miss_latency::total 4029595999 # number of overall miss cycles 2598system.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker 17024 # number of ReadReq accesses(hits+misses) 2599system.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker 6288 # number of ReadReq accesses(hits+misses) 2600system.cpu1.l2cache.ReadReq_accesses::total 23312 # number of ReadReq accesses(hits+misses) 2601system.cpu1.l2cache.WritebackDirty_accesses::writebacks 112708 # number of WritebackDirty accesses(hits+misses) 2602system.cpu1.l2cache.WritebackDirty_accesses::total 112708 # number of WritebackDirty accesses(hits+misses) 2603system.cpu1.l2cache.WritebackClean_accesses::writebacks 643666 # number of WritebackClean accesses(hits+misses) 2604system.cpu1.l2cache.WritebackClean_accesses::total 643666 # number of WritebackClean accesses(hits+misses) 2605system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data 29191 # number of UpgradeReq accesses(hits+misses) 2606system.cpu1.l2cache.UpgradeReq_accesses::total 29191 # number of UpgradeReq accesses(hits+misses) 2607system.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data 23465 # number of SCUpgradeReq accesses(hits+misses) 2608system.cpu1.l2cache.SCUpgradeReq_accesses::total 23465 # number of SCUpgradeReq accesses(hits+misses) 2609system.cpu1.l2cache.ReadExReq_accesses::cpu1.data 60445 # number of ReadExReq accesses(hits+misses) 2610system.cpu1.l2cache.ReadExReq_accesses::total 60445 # number of ReadExReq accesses(hits+misses) 2611system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst 584000 # number of ReadCleanReq accesses(hits+misses) 2612system.cpu1.l2cache.ReadCleanReq_accesses::total 584000 # number of ReadCleanReq accesses(hits+misses) 2613system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data 168528 # number of ReadSharedReq accesses(hits+misses) 2614system.cpu1.l2cache.ReadSharedReq_accesses::total 168528 # number of ReadSharedReq accesses(hits+misses) 2615system.cpu1.l2cache.demand_accesses::cpu1.dtb.walker 17024 # number of demand (read+write) accesses 2616system.cpu1.l2cache.demand_accesses::cpu1.itb.walker 6288 # number of demand (read+write) accesses 2617system.cpu1.l2cache.demand_accesses::cpu1.inst 584000 # number of demand (read+write) accesses 2618system.cpu1.l2cache.demand_accesses::cpu1.data 228973 # number of demand (read+write) accesses 2619system.cpu1.l2cache.demand_accesses::total 836285 # number of demand (read+write) accesses 2620system.cpu1.l2cache.overall_accesses::cpu1.dtb.walker 17024 # number of overall (read+write) accesses 2621system.cpu1.l2cache.overall_accesses::cpu1.itb.walker 6288 # number of overall (read+write) accesses 2622system.cpu1.l2cache.overall_accesses::cpu1.inst 584000 # number of overall (read+write) accesses 2623system.cpu1.l2cache.overall_accesses::cpu1.data 228973 # number of overall (read+write) accesses 2624system.cpu1.l2cache.overall_accesses::total 836285 # number of overall (read+write) accesses 2625system.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker 0.029253 # miss rate for ReadReq accesses 2626system.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker 0.046279 # miss rate for ReadReq accesses 2627system.cpu1.l2cache.ReadReq_miss_rate::total 0.033845 # miss rate for ReadReq accesses | 2515system.cpu1.l2cache.tags.age_task_id_blocks_1023::3 9 # Occupied blocks per task id 2516system.cpu1.l2cache.tags.age_task_id_blocks_1023::4 12 # Occupied blocks per task id 2517system.cpu1.l2cache.tags.age_task_id_blocks_1024::2 1740 # Occupied blocks per task id 2518system.cpu1.l2cache.tags.age_task_id_blocks_1024::3 8639 # Occupied blocks per task id 2519system.cpu1.l2cache.tags.age_task_id_blocks_1024::4 3359 # Occupied blocks per task id 2520system.cpu1.l2cache.tags.occ_task_id_percent::1022 0.021729 # Percentage of cache occupancy per task id 2521system.cpu1.l2cache.tags.occ_task_id_percent::1023 0.001831 # Percentage of cache occupancy per task id 2522system.cpu1.l2cache.tags.occ_task_id_percent::1024 0.838501 # Percentage of cache occupancy per task id 2523system.cpu1.l2cache.tags.tag_accesses 27539438 # Number of tag accesses 2524system.cpu1.l2cache.tags.data_accesses 27539438 # Number of data accesses 2525system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 2526system.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker 17059 # number of ReadReq hits 2527system.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker 6202 # number of ReadReq hits 2528system.cpu1.l2cache.ReadReq_hits::total 23261 # number of ReadReq hits 2529system.cpu1.l2cache.WritebackDirty_hits::writebacks 113931 # number of WritebackDirty hits 2530system.cpu1.l2cache.WritebackDirty_hits::total 113931 # number of WritebackDirty hits 2531system.cpu1.l2cache.WritebackClean_hits::writebacks 655101 # number of WritebackClean hits 2532system.cpu1.l2cache.WritebackClean_hits::total 655101 # number of WritebackClean hits 2533system.cpu1.l2cache.ReadExReq_hits::cpu1.data 27113 # number of ReadExReq hits 2534system.cpu1.l2cache.ReadExReq_hits::total 27113 # number of ReadExReq hits 2535system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst 571525 # number of ReadCleanReq hits 2536system.cpu1.l2cache.ReadCleanReq_hits::total 571525 # number of ReadCleanReq hits 2537system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data 98074 # number of ReadSharedReq hits 2538system.cpu1.l2cache.ReadSharedReq_hits::total 98074 # number of ReadSharedReq hits 2539system.cpu1.l2cache.demand_hits::cpu1.dtb.walker 17059 # number of demand (read+write) hits 2540system.cpu1.l2cache.demand_hits::cpu1.itb.walker 6202 # number of demand (read+write) hits 2541system.cpu1.l2cache.demand_hits::cpu1.inst 571525 # number of demand (read+write) hits 2542system.cpu1.l2cache.demand_hits::cpu1.data 125187 # number of demand (read+write) hits 2543system.cpu1.l2cache.demand_hits::total 719973 # number of demand (read+write) hits 2544system.cpu1.l2cache.overall_hits::cpu1.dtb.walker 17059 # number of overall hits 2545system.cpu1.l2cache.overall_hits::cpu1.itb.walker 6202 # number of overall hits 2546system.cpu1.l2cache.overall_hits::cpu1.inst 571525 # number of overall hits 2547system.cpu1.l2cache.overall_hits::cpu1.data 125187 # number of overall hits 2548system.cpu1.l2cache.overall_hits::total 719973 # number of overall hits 2549system.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker 502 # number of ReadReq misses 2550system.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker 304 # number of ReadReq misses 2551system.cpu1.l2cache.ReadReq_misses::total 806 # number of ReadReq misses 2552system.cpu1.l2cache.UpgradeReq_misses::cpu1.data 29460 # number of UpgradeReq misses 2553system.cpu1.l2cache.UpgradeReq_misses::total 29460 # number of UpgradeReq misses 2554system.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data 23607 # number of SCUpgradeReq misses 2555system.cpu1.l2cache.SCUpgradeReq_misses::total 23607 # number of SCUpgradeReq misses 2556system.cpu1.l2cache.SCUpgradeFailReq_misses::cpu1.data 1 # number of SCUpgradeFailReq misses 2557system.cpu1.l2cache.SCUpgradeFailReq_misses::total 1 # number of SCUpgradeFailReq misses 2558system.cpu1.l2cache.ReadExReq_misses::cpu1.data 33905 # number of ReadExReq misses 2559system.cpu1.l2cache.ReadExReq_misses::total 33905 # number of ReadExReq misses 2560system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst 23957 # number of ReadCleanReq misses 2561system.cpu1.l2cache.ReadCleanReq_misses::total 23957 # number of ReadCleanReq misses 2562system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data 71492 # number of ReadSharedReq misses 2563system.cpu1.l2cache.ReadSharedReq_misses::total 71492 # number of ReadSharedReq misses 2564system.cpu1.l2cache.demand_misses::cpu1.dtb.walker 502 # number of demand (read+write) misses 2565system.cpu1.l2cache.demand_misses::cpu1.itb.walker 304 # number of demand (read+write) misses 2566system.cpu1.l2cache.demand_misses::cpu1.inst 23957 # number of demand (read+write) misses 2567system.cpu1.l2cache.demand_misses::cpu1.data 105397 # number of demand (read+write) misses 2568system.cpu1.l2cache.demand_misses::total 130160 # number of demand (read+write) misses 2569system.cpu1.l2cache.overall_misses::cpu1.dtb.walker 502 # number of overall misses 2570system.cpu1.l2cache.overall_misses::cpu1.itb.walker 304 # number of overall misses 2571system.cpu1.l2cache.overall_misses::cpu1.inst 23957 # number of overall misses 2572system.cpu1.l2cache.overall_misses::cpu1.data 105397 # number of overall misses 2573system.cpu1.l2cache.overall_misses::total 130160 # number of overall misses 2574system.cpu1.l2cache.ReadReq_miss_latency::cpu1.dtb.walker 10772500 # number of ReadReq miss cycles 2575system.cpu1.l2cache.ReadReq_miss_latency::cpu1.itb.walker 6194000 # number of ReadReq miss cycles 2576system.cpu1.l2cache.ReadReq_miss_latency::total 16966500 # number of ReadReq miss cycles 2577system.cpu1.l2cache.UpgradeReq_miss_latency::cpu1.data 12496500 # number of UpgradeReq miss cycles 2578system.cpu1.l2cache.UpgradeReq_miss_latency::total 12496500 # number of UpgradeReq miss cycles 2579system.cpu1.l2cache.SCUpgradeReq_miss_latency::cpu1.data 18899500 # number of SCUpgradeReq miss cycles 2580system.cpu1.l2cache.SCUpgradeReq_miss_latency::total 18899500 # number of SCUpgradeReq miss cycles 2581system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::cpu1.data 407499 # number of SCUpgradeFailReq miss cycles 2582system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::total 407499 # number of SCUpgradeFailReq miss cycles 2583system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data 1469375000 # number of ReadExReq miss cycles 2584system.cpu1.l2cache.ReadExReq_miss_latency::total 1469375000 # number of ReadExReq miss cycles 2585system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst 945511500 # number of ReadCleanReq miss cycles 2586system.cpu1.l2cache.ReadCleanReq_miss_latency::total 945511500 # number of ReadCleanReq miss cycles 2587system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data 1646741997 # number of ReadSharedReq miss cycles 2588system.cpu1.l2cache.ReadSharedReq_miss_latency::total 1646741997 # number of ReadSharedReq miss cycles 2589system.cpu1.l2cache.demand_miss_latency::cpu1.dtb.walker 10772500 # number of demand (read+write) miss cycles 2590system.cpu1.l2cache.demand_miss_latency::cpu1.itb.walker 6194000 # number of demand (read+write) miss cycles 2591system.cpu1.l2cache.demand_miss_latency::cpu1.inst 945511500 # number of demand (read+write) miss cycles 2592system.cpu1.l2cache.demand_miss_latency::cpu1.data 3116116997 # number of demand (read+write) miss cycles 2593system.cpu1.l2cache.demand_miss_latency::total 4078594997 # number of demand (read+write) miss cycles 2594system.cpu1.l2cache.overall_miss_latency::cpu1.dtb.walker 10772500 # number of overall miss cycles 2595system.cpu1.l2cache.overall_miss_latency::cpu1.itb.walker 6194000 # number of overall miss cycles 2596system.cpu1.l2cache.overall_miss_latency::cpu1.inst 945511500 # number of overall miss cycles 2597system.cpu1.l2cache.overall_miss_latency::cpu1.data 3116116997 # number of overall miss cycles 2598system.cpu1.l2cache.overall_miss_latency::total 4078594997 # number of overall miss cycles 2599system.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker 17561 # number of ReadReq accesses(hits+misses) 2600system.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker 6506 # number of ReadReq accesses(hits+misses) 2601system.cpu1.l2cache.ReadReq_accesses::total 24067 # number of ReadReq accesses(hits+misses) 2602system.cpu1.l2cache.WritebackDirty_accesses::writebacks 113931 # number of WritebackDirty accesses(hits+misses) 2603system.cpu1.l2cache.WritebackDirty_accesses::total 113931 # number of WritebackDirty accesses(hits+misses) 2604system.cpu1.l2cache.WritebackClean_accesses::writebacks 655101 # number of WritebackClean accesses(hits+misses) 2605system.cpu1.l2cache.WritebackClean_accesses::total 655101 # number of WritebackClean accesses(hits+misses) 2606system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data 29460 # number of UpgradeReq accesses(hits+misses) 2607system.cpu1.l2cache.UpgradeReq_accesses::total 29460 # number of UpgradeReq accesses(hits+misses) 2608system.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data 23607 # number of SCUpgradeReq accesses(hits+misses) 2609system.cpu1.l2cache.SCUpgradeReq_accesses::total 23607 # number of SCUpgradeReq accesses(hits+misses) 2610system.cpu1.l2cache.SCUpgradeFailReq_accesses::cpu1.data 1 # number of SCUpgradeFailReq accesses(hits+misses) 2611system.cpu1.l2cache.SCUpgradeFailReq_accesses::total 1 # number of SCUpgradeFailReq accesses(hits+misses) 2612system.cpu1.l2cache.ReadExReq_accesses::cpu1.data 61018 # number of ReadExReq accesses(hits+misses) 2613system.cpu1.l2cache.ReadExReq_accesses::total 61018 # number of ReadExReq accesses(hits+misses) 2614system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst 595482 # number of ReadCleanReq accesses(hits+misses) 2615system.cpu1.l2cache.ReadCleanReq_accesses::total 595482 # number of ReadCleanReq accesses(hits+misses) 2616system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data 169566 # number of ReadSharedReq accesses(hits+misses) 2617system.cpu1.l2cache.ReadSharedReq_accesses::total 169566 # number of ReadSharedReq accesses(hits+misses) 2618system.cpu1.l2cache.demand_accesses::cpu1.dtb.walker 17561 # number of demand (read+write) accesses 2619system.cpu1.l2cache.demand_accesses::cpu1.itb.walker 6506 # number of demand (read+write) accesses 2620system.cpu1.l2cache.demand_accesses::cpu1.inst 595482 # number of demand (read+write) accesses 2621system.cpu1.l2cache.demand_accesses::cpu1.data 230584 # number of demand (read+write) accesses 2622system.cpu1.l2cache.demand_accesses::total 850133 # number of demand (read+write) accesses 2623system.cpu1.l2cache.overall_accesses::cpu1.dtb.walker 17561 # number of overall (read+write) accesses 2624system.cpu1.l2cache.overall_accesses::cpu1.itb.walker 6506 # number of overall (read+write) accesses 2625system.cpu1.l2cache.overall_accesses::cpu1.inst 595482 # number of overall (read+write) accesses 2626system.cpu1.l2cache.overall_accesses::cpu1.data 230584 # number of overall (read+write) accesses 2627system.cpu1.l2cache.overall_accesses::total 850133 # number of overall (read+write) accesses 2628system.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker 0.028586 # miss rate for ReadReq accesses 2629system.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker 0.046726 # miss rate for ReadReq accesses 2630system.cpu1.l2cache.ReadReq_miss_rate::total 0.033490 # miss rate for ReadReq accesses |
| 2628system.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data 1 # miss rate for UpgradeReq accesses 2629system.cpu1.l2cache.UpgradeReq_miss_rate::total 1 # miss rate for UpgradeReq accesses 2630system.cpu1.l2cache.SCUpgradeReq_miss_rate::cpu1.data 1 # miss rate for SCUpgradeReq accesses 2631system.cpu1.l2cache.SCUpgradeReq_miss_rate::total 1 # miss rate for SCUpgradeReq accesses | 2631system.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data 1 # miss rate for UpgradeReq accesses 2632system.cpu1.l2cache.UpgradeReq_miss_rate::total 1 # miss rate for UpgradeReq accesses 2633system.cpu1.l2cache.SCUpgradeReq_miss_rate::cpu1.data 1 # miss rate for SCUpgradeReq accesses 2634system.cpu1.l2cache.SCUpgradeReq_miss_rate::total 1 # miss rate for SCUpgradeReq accesses |
| 2632system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data 0.553925 # miss rate for ReadExReq accesses 2633system.cpu1.l2cache.ReadExReq_miss_rate::total 0.553925 # miss rate for ReadExReq accesses 2634system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst 0.040837 # miss rate for ReadCleanReq accesses 2635system.cpu1.l2cache.ReadCleanReq_miss_rate::total 0.040837 # miss rate for ReadCleanReq accesses 2636system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data 0.420280 # miss rate for ReadSharedReq accesses 2637system.cpu1.l2cache.ReadSharedReq_miss_rate::total 0.420280 # miss rate for ReadSharedReq accesses 2638system.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker 0.029253 # miss rate for demand accesses 2639system.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker 0.046279 # miss rate for demand accesses 2640system.cpu1.l2cache.demand_miss_rate::cpu1.inst 0.040837 # miss rate for demand accesses 2641system.cpu1.l2cache.demand_miss_rate::cpu1.data 0.455560 # miss rate for demand accesses 2642system.cpu1.l2cache.demand_miss_rate::total 0.154193 # miss rate for demand accesses 2643system.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker 0.029253 # miss rate for overall accesses 2644system.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker 0.046279 # miss rate for overall accesses 2645system.cpu1.l2cache.overall_miss_rate::cpu1.inst 0.040837 # miss rate for overall accesses 2646system.cpu1.l2cache.overall_miss_rate::cpu1.data 0.455560 # miss rate for overall accesses 2647system.cpu1.l2cache.overall_miss_rate::total 0.154193 # miss rate for overall accesses 2648system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.dtb.walker 22374.497992 # average ReadReq miss latency 2649system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.itb.walker 20596.219931 # average ReadReq miss latency 2650system.cpu1.l2cache.ReadReq_avg_miss_latency::total 21718.631179 # average ReadReq miss latency 2651system.cpu1.l2cache.UpgradeReq_avg_miss_latency::cpu1.data 431.519989 # average UpgradeReq miss latency 2652system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total 431.519989 # average UpgradeReq miss latency 2653system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::cpu1.data 821.777115 # average SCUpgradeReq miss latency 2654system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::total 821.777115 # average SCUpgradeReq miss latency 2655system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu1.data inf # average SCUpgradeFailReq miss latency 2656system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::total inf # average SCUpgradeFailReq miss latency 2657system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 42894.256615 # average ReadExReq miss latency 2658system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 42894.256615 # average ReadExReq miss latency 2659system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 39319.363495 # average ReadCleanReq miss latency 2660system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 39319.363495 # average ReadCleanReq miss latency 2661system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 23133.843468 # average ReadSharedReq miss latency 2662system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 23133.843468 # average ReadSharedReq miss latency 2663system.cpu1.l2cache.demand_avg_miss_latency::cpu1.dtb.walker 22374.497992 # average overall miss latency 2664system.cpu1.l2cache.demand_avg_miss_latency::cpu1.itb.walker 20596.219931 # average overall miss latency 2665system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 39319.363495 # average overall miss latency 2666system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 29476.589228 # average overall miss latency 2667system.cpu1.l2cache.demand_avg_miss_latency::total 31249.532753 # average overall miss latency 2668system.cpu1.l2cache.overall_avg_miss_latency::cpu1.dtb.walker 22374.497992 # average overall miss latency 2669system.cpu1.l2cache.overall_avg_miss_latency::cpu1.itb.walker 20596.219931 # average overall miss latency 2670system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 39319.363495 # average overall miss latency 2671system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 29476.589228 # average overall miss latency 2672system.cpu1.l2cache.overall_avg_miss_latency::total 31249.532753 # average overall miss latency 2673system.cpu1.l2cache.blocked_cycles::no_mshrs 127 # number of cycles access was blocked | 2635system.cpu1.l2cache.SCUpgradeFailReq_miss_rate::cpu1.data 1 # miss rate for SCUpgradeFailReq accesses 2636system.cpu1.l2cache.SCUpgradeFailReq_miss_rate::total 1 # miss rate for SCUpgradeFailReq accesses 2637system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data 0.555656 # miss rate for ReadExReq accesses 2638system.cpu1.l2cache.ReadExReq_miss_rate::total 0.555656 # miss rate for ReadExReq accesses 2639system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst 0.040231 # miss rate for ReadCleanReq accesses 2640system.cpu1.l2cache.ReadCleanReq_miss_rate::total 0.040231 # miss rate for ReadCleanReq accesses 2641system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data 0.421618 # miss rate for ReadSharedReq accesses 2642system.cpu1.l2cache.ReadSharedReq_miss_rate::total 0.421618 # miss rate for ReadSharedReq accesses 2643system.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker 0.028586 # miss rate for demand accesses 2644system.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker 0.046726 # miss rate for demand accesses 2645system.cpu1.l2cache.demand_miss_rate::cpu1.inst 0.040231 # miss rate for demand accesses 2646system.cpu1.l2cache.demand_miss_rate::cpu1.data 0.457087 # miss rate for demand accesses 2647system.cpu1.l2cache.demand_miss_rate::total 0.153105 # miss rate for demand accesses 2648system.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker 0.028586 # miss rate for overall accesses 2649system.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker 0.046726 # miss rate for overall accesses 2650system.cpu1.l2cache.overall_miss_rate::cpu1.inst 0.040231 # miss rate for overall accesses 2651system.cpu1.l2cache.overall_miss_rate::cpu1.data 0.457087 # miss rate for overall accesses 2652system.cpu1.l2cache.overall_miss_rate::total 0.153105 # miss rate for overall accesses 2653system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.dtb.walker 21459.163347 # average ReadReq miss latency 2654system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.itb.walker 20375 # average ReadReq miss latency 2655system.cpu1.l2cache.ReadReq_avg_miss_latency::total 21050.248139 # average ReadReq miss latency 2656system.cpu1.l2cache.UpgradeReq_avg_miss_latency::cpu1.data 424.185336 # average UpgradeReq miss latency 2657system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total 424.185336 # average UpgradeReq miss latency 2658system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::cpu1.data 800.588808 # average SCUpgradeReq miss latency 2659system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::total 800.588808 # average SCUpgradeReq miss latency 2660system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu1.data 407499 # average SCUpgradeFailReq miss latency 2661system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::total 407499 # average SCUpgradeFailReq miss latency 2662system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 43338.003244 # average ReadExReq miss latency 2663system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 43338.003244 # average ReadExReq miss latency 2664system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 39467.024252 # average ReadCleanReq miss latency 2665system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 39467.024252 # average ReadCleanReq miss latency 2666system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 23033.933825 # average ReadSharedReq miss latency 2667system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 23033.933825 # average ReadSharedReq miss latency 2668system.cpu1.l2cache.demand_avg_miss_latency::cpu1.dtb.walker 21459.163347 # average overall miss latency 2669system.cpu1.l2cache.demand_avg_miss_latency::cpu1.itb.walker 20375 # average overall miss latency 2670system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 39467.024252 # average overall miss latency 2671system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 29565.518914 # average overall miss latency 2672system.cpu1.l2cache.demand_avg_miss_latency::total 31335.241219 # average overall miss latency 2673system.cpu1.l2cache.overall_avg_miss_latency::cpu1.dtb.walker 21459.163347 # average overall miss latency 2674system.cpu1.l2cache.overall_avg_miss_latency::cpu1.itb.walker 20375 # average overall miss latency 2675system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 39467.024252 # average overall miss latency 2676system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 29565.518914 # average overall miss latency 2677system.cpu1.l2cache.overall_avg_miss_latency::total 31335.241219 # average overall miss latency 2678system.cpu1.l2cache.blocked_cycles::no_mshrs 117 # number of cycles access was blocked |
| 2674system.cpu1.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked | 2679system.cpu1.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked |
| 2675system.cpu1.l2cache.blocked::no_mshrs 4 # number of cycles access was blocked | 2680system.cpu1.l2cache.blocked::no_mshrs 5 # number of cycles access was blocked |
| 2676system.cpu1.l2cache.blocked::no_targets 0 # number of cycles access was blocked | 2681system.cpu1.l2cache.blocked::no_targets 0 # number of cycles access was blocked |
| 2677system.cpu1.l2cache.avg_blocked_cycles::no_mshrs 31.750000 # average number of cycles each access was blocked | 2682system.cpu1.l2cache.avg_blocked_cycles::no_mshrs 23.400000 # average number of cycles each access was blocked |
| 2678system.cpu1.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked | 2683system.cpu1.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked |
| 2679system.cpu1.l2cache.unused_prefetches 817 # number of HardPF blocks evicted w/o reference 2680system.cpu1.l2cache.writebacks::writebacks 30888 # number of writebacks 2681system.cpu1.l2cache.writebacks::total 30888 # number of writebacks 2682system.cpu1.l2cache.ReadReq_mshr_hits::cpu1.itb.walker 1 # number of ReadReq MSHR hits 2683system.cpu1.l2cache.ReadReq_mshr_hits::total 1 # number of ReadReq MSHR hits 2684system.cpu1.l2cache.ReadExReq_mshr_hits::cpu1.data 456 # number of ReadExReq MSHR hits 2685system.cpu1.l2cache.ReadExReq_mshr_hits::total 456 # number of ReadExReq MSHR hits 2686system.cpu1.l2cache.ReadCleanReq_mshr_hits::cpu1.inst 9 # number of ReadCleanReq MSHR hits 2687system.cpu1.l2cache.ReadCleanReq_mshr_hits::total 9 # number of ReadCleanReq MSHR hits 2688system.cpu1.l2cache.ReadSharedReq_mshr_hits::cpu1.data 69 # number of ReadSharedReq MSHR hits 2689system.cpu1.l2cache.ReadSharedReq_mshr_hits::total 69 # number of ReadSharedReq MSHR hits 2690system.cpu1.l2cache.demand_mshr_hits::cpu1.itb.walker 1 # number of demand (read+write) MSHR hits 2691system.cpu1.l2cache.demand_mshr_hits::cpu1.inst 9 # number of demand (read+write) MSHR hits 2692system.cpu1.l2cache.demand_mshr_hits::cpu1.data 525 # number of demand (read+write) MSHR hits 2693system.cpu1.l2cache.demand_mshr_hits::total 535 # number of demand (read+write) MSHR hits 2694system.cpu1.l2cache.overall_mshr_hits::cpu1.itb.walker 1 # number of overall MSHR hits 2695system.cpu1.l2cache.overall_mshr_hits::cpu1.inst 9 # number of overall MSHR hits 2696system.cpu1.l2cache.overall_mshr_hits::cpu1.data 525 # number of overall MSHR hits 2697system.cpu1.l2cache.overall_mshr_hits::total 535 # number of overall MSHR hits 2698system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.dtb.walker 498 # number of ReadReq MSHR misses 2699system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.itb.walker 290 # number of ReadReq MSHR misses 2700system.cpu1.l2cache.ReadReq_mshr_misses::total 788 # number of ReadReq MSHR misses 2701system.cpu1.l2cache.HardPFReq_mshr_misses::cpu1.l2cache.prefetcher 25130 # number of HardPFReq MSHR misses 2702system.cpu1.l2cache.HardPFReq_mshr_misses::total 25130 # number of HardPFReq MSHR misses 2703system.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data 29191 # number of UpgradeReq MSHR misses 2704system.cpu1.l2cache.UpgradeReq_mshr_misses::total 29191 # number of UpgradeReq MSHR misses 2705system.cpu1.l2cache.SCUpgradeReq_mshr_misses::cpu1.data 23465 # number of SCUpgradeReq MSHR misses 2706system.cpu1.l2cache.SCUpgradeReq_mshr_misses::total 23465 # number of SCUpgradeReq MSHR misses 2707system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data 33026 # number of ReadExReq MSHR misses 2708system.cpu1.l2cache.ReadExReq_mshr_misses::total 33026 # number of ReadExReq MSHR misses 2709system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst 23840 # number of ReadCleanReq MSHR misses 2710system.cpu1.l2cache.ReadCleanReq_mshr_misses::total 23840 # number of ReadCleanReq MSHR misses 2711system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data 70760 # number of ReadSharedReq MSHR misses 2712system.cpu1.l2cache.ReadSharedReq_mshr_misses::total 70760 # number of ReadSharedReq MSHR misses 2713system.cpu1.l2cache.demand_mshr_misses::cpu1.dtb.walker 498 # number of demand (read+write) MSHR misses 2714system.cpu1.l2cache.demand_mshr_misses::cpu1.itb.walker 290 # number of demand (read+write) MSHR misses 2715system.cpu1.l2cache.demand_mshr_misses::cpu1.inst 23840 # number of demand (read+write) MSHR misses 2716system.cpu1.l2cache.demand_mshr_misses::cpu1.data 103786 # number of demand (read+write) MSHR misses 2717system.cpu1.l2cache.demand_mshr_misses::total 128414 # number of demand (read+write) MSHR misses 2718system.cpu1.l2cache.overall_mshr_misses::cpu1.dtb.walker 498 # number of overall MSHR misses 2719system.cpu1.l2cache.overall_mshr_misses::cpu1.itb.walker 290 # number of overall MSHR misses 2720system.cpu1.l2cache.overall_mshr_misses::cpu1.inst 23840 # number of overall MSHR misses 2721system.cpu1.l2cache.overall_mshr_misses::cpu1.data 103786 # number of overall MSHR misses 2722system.cpu1.l2cache.overall_mshr_misses::cpu1.l2cache.prefetcher 25130 # number of overall MSHR misses 2723system.cpu1.l2cache.overall_mshr_misses::total 153544 # number of overall MSHR misses | 2684system.cpu1.l2cache.unused_prefetches 799 # number of HardPF blocks evicted w/o reference 2685system.cpu1.l2cache.writebacks::writebacks 31397 # number of writebacks 2686system.cpu1.l2cache.writebacks::total 31397 # number of writebacks 2687system.cpu1.l2cache.ReadReq_mshr_hits::cpu1.dtb.walker 1 # number of ReadReq MSHR hits 2688system.cpu1.l2cache.ReadReq_mshr_hits::cpu1.itb.walker 2 # number of ReadReq MSHR hits 2689system.cpu1.l2cache.ReadReq_mshr_hits::total 3 # number of ReadReq MSHR hits 2690system.cpu1.l2cache.ReadExReq_mshr_hits::cpu1.data 430 # number of ReadExReq MSHR hits 2691system.cpu1.l2cache.ReadExReq_mshr_hits::total 430 # number of ReadExReq MSHR hits 2692system.cpu1.l2cache.ReadCleanReq_mshr_hits::cpu1.inst 7 # number of ReadCleanReq MSHR hits 2693system.cpu1.l2cache.ReadCleanReq_mshr_hits::total 7 # number of ReadCleanReq MSHR hits 2694system.cpu1.l2cache.ReadSharedReq_mshr_hits::cpu1.data 65 # number of ReadSharedReq MSHR hits 2695system.cpu1.l2cache.ReadSharedReq_mshr_hits::total 65 # number of ReadSharedReq MSHR hits 2696system.cpu1.l2cache.demand_mshr_hits::cpu1.dtb.walker 1 # number of demand (read+write) MSHR hits 2697system.cpu1.l2cache.demand_mshr_hits::cpu1.itb.walker 2 # number of demand (read+write) MSHR hits 2698system.cpu1.l2cache.demand_mshr_hits::cpu1.inst 7 # number of demand (read+write) MSHR hits 2699system.cpu1.l2cache.demand_mshr_hits::cpu1.data 495 # number of demand (read+write) MSHR hits 2700system.cpu1.l2cache.demand_mshr_hits::total 505 # number of demand (read+write) MSHR hits 2701system.cpu1.l2cache.overall_mshr_hits::cpu1.dtb.walker 1 # number of overall MSHR hits 2702system.cpu1.l2cache.overall_mshr_hits::cpu1.itb.walker 2 # number of overall MSHR hits 2703system.cpu1.l2cache.overall_mshr_hits::cpu1.inst 7 # number of overall MSHR hits 2704system.cpu1.l2cache.overall_mshr_hits::cpu1.data 495 # number of overall MSHR hits 2705system.cpu1.l2cache.overall_mshr_hits::total 505 # number of overall MSHR hits 2706system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.dtb.walker 501 # number of ReadReq MSHR misses 2707system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.itb.walker 302 # number of ReadReq MSHR misses 2708system.cpu1.l2cache.ReadReq_mshr_misses::total 803 # number of ReadReq MSHR misses 2709system.cpu1.l2cache.HardPFReq_mshr_misses::cpu1.l2cache.prefetcher 25004 # number of HardPFReq MSHR misses 2710system.cpu1.l2cache.HardPFReq_mshr_misses::total 25004 # number of HardPFReq MSHR misses 2711system.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data 29460 # number of UpgradeReq MSHR misses 2712system.cpu1.l2cache.UpgradeReq_mshr_misses::total 29460 # number of UpgradeReq MSHR misses 2713system.cpu1.l2cache.SCUpgradeReq_mshr_misses::cpu1.data 23607 # number of SCUpgradeReq MSHR misses 2714system.cpu1.l2cache.SCUpgradeReq_mshr_misses::total 23607 # number of SCUpgradeReq MSHR misses 2715system.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::cpu1.data 1 # number of SCUpgradeFailReq MSHR misses 2716system.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::total 1 # number of SCUpgradeFailReq MSHR misses 2717system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data 33475 # number of ReadExReq MSHR misses 2718system.cpu1.l2cache.ReadExReq_mshr_misses::total 33475 # number of ReadExReq MSHR misses 2719system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst 23950 # number of ReadCleanReq MSHR misses 2720system.cpu1.l2cache.ReadCleanReq_mshr_misses::total 23950 # number of ReadCleanReq MSHR misses 2721system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data 71427 # number of ReadSharedReq MSHR misses 2722system.cpu1.l2cache.ReadSharedReq_mshr_misses::total 71427 # number of ReadSharedReq MSHR misses 2723system.cpu1.l2cache.demand_mshr_misses::cpu1.dtb.walker 501 # number of demand (read+write) MSHR misses 2724system.cpu1.l2cache.demand_mshr_misses::cpu1.itb.walker 302 # number of demand (read+write) MSHR misses 2725system.cpu1.l2cache.demand_mshr_misses::cpu1.inst 23950 # number of demand (read+write) MSHR misses 2726system.cpu1.l2cache.demand_mshr_misses::cpu1.data 104902 # number of demand (read+write) MSHR misses 2727system.cpu1.l2cache.demand_mshr_misses::total 129655 # number of demand (read+write) MSHR misses 2728system.cpu1.l2cache.overall_mshr_misses::cpu1.dtb.walker 501 # number of overall MSHR misses 2729system.cpu1.l2cache.overall_mshr_misses::cpu1.itb.walker 302 # number of overall MSHR misses 2730system.cpu1.l2cache.overall_mshr_misses::cpu1.inst 23950 # number of overall MSHR misses 2731system.cpu1.l2cache.overall_mshr_misses::cpu1.data 104902 # number of overall MSHR misses 2732system.cpu1.l2cache.overall_mshr_misses::cpu1.l2cache.prefetcher 25004 # number of overall MSHR misses 2733system.cpu1.l2cache.overall_mshr_misses::total 154659 # number of overall MSHR misses |
| 2724system.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.inst 101 # number of ReadReq MSHR uncacheable | 2734system.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.inst 101 # number of ReadReq MSHR uncacheable |
| 2725system.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.data 3386 # number of ReadReq MSHR uncacheable 2726system.cpu1.l2cache.ReadReq_mshr_uncacheable::total 3487 # number of ReadReq MSHR uncacheable 2727system.cpu1.l2cache.WriteReq_mshr_uncacheable::cpu1.data 2740 # number of WriteReq MSHR uncacheable 2728system.cpu1.l2cache.WriteReq_mshr_uncacheable::total 2740 # number of WriteReq MSHR uncacheable | 2735system.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.data 2880 # number of ReadReq MSHR uncacheable 2736system.cpu1.l2cache.ReadReq_mshr_uncacheable::total 2981 # number of ReadReq MSHR uncacheable 2737system.cpu1.l2cache.WriteReq_mshr_uncacheable::cpu1.data 2230 # number of WriteReq MSHR uncacheable 2738system.cpu1.l2cache.WriteReq_mshr_uncacheable::total 2230 # number of WriteReq MSHR uncacheable |
| 2729system.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.inst 101 # number of overall MSHR uncacheable misses | 2739system.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.inst 101 # number of overall MSHR uncacheable misses |
| 2730system.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.data 6126 # number of overall MSHR uncacheable misses 2731system.cpu1.l2cache.overall_mshr_uncacheable_misses::total 6227 # number of overall MSHR uncacheable misses 2732system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.dtb.walker 8154500 # number of ReadReq MSHR miss cycles 2733system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.itb.walker 4235000 # number of ReadReq MSHR miss cycles 2734system.cpu1.l2cache.ReadReq_mshr_miss_latency::total 12389500 # number of ReadReq MSHR miss cycles 2735system.cpu1.l2cache.HardPFReq_mshr_miss_latency::cpu1.l2cache.prefetcher 1120294346 # number of HardPFReq MSHR miss cycles 2736system.cpu1.l2cache.HardPFReq_mshr_miss_latency::total 1120294346 # number of HardPFReq MSHR miss cycles 2737system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data 448208500 # number of UpgradeReq MSHR miss cycles 2738system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total 448208500 # number of UpgradeReq MSHR miss cycles 2739system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::cpu1.data 351353500 # number of SCUpgradeReq MSHR miss cycles 2740system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::total 351353500 # number of SCUpgradeReq MSHR miss cycles 2741system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu1.data 513000 # number of SCUpgradeFailReq MSHR miss cycles 2742system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 513000 # number of SCUpgradeFailReq MSHR miss cycles 2743system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data 1175287000 # number of ReadExReq MSHR miss cycles 2744system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 1175287000 # number of ReadExReq MSHR miss cycles 2745system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst 794529500 # number of ReadCleanReq MSHR miss cycles 2746system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total 794529500 # number of ReadCleanReq MSHR miss cycles 2747system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data 1211572499 # number of ReadSharedReq MSHR miss cycles 2748system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 1211572499 # number of ReadSharedReq MSHR miss cycles 2749system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.dtb.walker 8154500 # number of demand (read+write) MSHR miss cycles 2750system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.itb.walker 4235000 # number of demand (read+write) MSHR miss cycles 2751system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst 794529500 # number of demand (read+write) MSHR miss cycles 2752system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data 2386859499 # number of demand (read+write) MSHR miss cycles 2753system.cpu1.l2cache.demand_mshr_miss_latency::total 3193778499 # number of demand (read+write) MSHR miss cycles 2754system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.dtb.walker 8154500 # number of overall MSHR miss cycles 2755system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.itb.walker 4235000 # number of overall MSHR miss cycles 2756system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst 794529500 # number of overall MSHR miss cycles 2757system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data 2386859499 # number of overall MSHR miss cycles 2758system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 1120294346 # number of overall MSHR miss cycles 2759system.cpu1.l2cache.overall_mshr_miss_latency::total 4314072845 # number of overall MSHR miss cycles 2760system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.inst 8564000 # number of ReadReq MSHR uncacheable cycles 2761system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.data 432303000 # number of ReadReq MSHR uncacheable cycles 2762system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::total 440867000 # number of ReadReq MSHR uncacheable cycles 2763system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.inst 8564000 # number of overall MSHR uncacheable cycles 2764system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.data 432303000 # number of overall MSHR uncacheable cycles 2765system.cpu1.l2cache.overall_mshr_uncacheable_latency::total 440867000 # number of overall MSHR uncacheable cycles 2766system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.029253 # mshr miss rate for ReadReq accesses 2767system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.046120 # mshr miss rate for ReadReq accesses 2768system.cpu1.l2cache.ReadReq_mshr_miss_rate::total 0.033802 # mshr miss rate for ReadReq accesses | 2740system.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.data 5110 # number of overall MSHR uncacheable misses 2741system.cpu1.l2cache.overall_mshr_uncacheable_misses::total 5211 # number of overall MSHR uncacheable misses 2742system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.dtb.walker 7748500 # number of ReadReq MSHR miss cycles 2743system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.itb.walker 4342500 # number of ReadReq MSHR miss cycles 2744system.cpu1.l2cache.ReadReq_mshr_miss_latency::total 12091000 # number of ReadReq MSHR miss cycles 2745system.cpu1.l2cache.HardPFReq_mshr_miss_latency::cpu1.l2cache.prefetcher 1098165233 # number of HardPFReq MSHR miss cycles 2746system.cpu1.l2cache.HardPFReq_mshr_miss_latency::total 1098165233 # number of HardPFReq MSHR miss cycles 2747system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data 453245500 # number of UpgradeReq MSHR miss cycles 2748system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total 453245500 # number of UpgradeReq MSHR miss cycles 2749system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::cpu1.data 353298500 # number of SCUpgradeReq MSHR miss cycles 2750system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::total 353298500 # number of SCUpgradeReq MSHR miss cycles 2751system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu1.data 347499 # number of SCUpgradeFailReq MSHR miss cycles 2752system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 347499 # number of SCUpgradeFailReq MSHR miss cycles 2753system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data 1209651000 # number of ReadExReq MSHR miss cycles 2754system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 1209651000 # number of ReadExReq MSHR miss cycles 2755system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst 801689000 # number of ReadCleanReq MSHR miss cycles 2756system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total 801689000 # number of ReadCleanReq MSHR miss cycles 2757system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data 1215836497 # number of ReadSharedReq MSHR miss cycles 2758system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 1215836497 # number of ReadSharedReq MSHR miss cycles 2759system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.dtb.walker 7748500 # number of demand (read+write) MSHR miss cycles 2760system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.itb.walker 4342500 # number of demand (read+write) MSHR miss cycles 2761system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst 801689000 # number of demand (read+write) MSHR miss cycles 2762system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data 2425487497 # number of demand (read+write) MSHR miss cycles 2763system.cpu1.l2cache.demand_mshr_miss_latency::total 3239267497 # number of demand (read+write) MSHR miss cycles 2764system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.dtb.walker 7748500 # number of overall MSHR miss cycles 2765system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.itb.walker 4342500 # number of overall MSHR miss cycles 2766system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst 801689000 # number of overall MSHR miss cycles 2767system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data 2425487497 # number of overall MSHR miss cycles 2768system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 1098165233 # number of overall MSHR miss cycles 2769system.cpu1.l2cache.overall_mshr_miss_latency::total 4337432730 # number of overall MSHR miss cycles 2770system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.inst 8906000 # number of ReadReq MSHR uncacheable cycles 2771system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.data 363460500 # number of ReadReq MSHR uncacheable cycles 2772system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::total 372366500 # number of ReadReq MSHR uncacheable cycles 2773system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.inst 8906000 # number of overall MSHR uncacheable cycles 2774system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.data 363460500 # number of overall MSHR uncacheable cycles 2775system.cpu1.l2cache.overall_mshr_uncacheable_latency::total 372366500 # number of overall MSHR uncacheable cycles 2776system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.028529 # mshr miss rate for ReadReq accesses 2777system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.046419 # mshr miss rate for ReadReq accesses 2778system.cpu1.l2cache.ReadReq_mshr_miss_rate::total 0.033365 # mshr miss rate for ReadReq accesses |
| 2769system.cpu1.l2cache.HardPFReq_mshr_miss_rate::cpu1.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses 2770system.cpu1.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses 2771system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for UpgradeReq accesses 2772system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for UpgradeReq accesses 2773system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for SCUpgradeReq accesses 2774system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeReq accesses | 2779system.cpu1.l2cache.HardPFReq_mshr_miss_rate::cpu1.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses 2780system.cpu1.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses 2781system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for UpgradeReq accesses 2782system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for UpgradeReq accesses 2783system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for SCUpgradeReq accesses 2784system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeReq accesses |
| 2775system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data 0.546381 # mshr miss rate for ReadExReq accesses 2776system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total 0.546381 # mshr miss rate for ReadExReq accesses 2777system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst 0.040822 # mshr miss rate for ReadCleanReq accesses 2778system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total 0.040822 # mshr miss rate for ReadCleanReq accesses 2779system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data 0.419871 # mshr miss rate for ReadSharedReq accesses 2780system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total 0.419871 # mshr miss rate for ReadSharedReq accesses 2781system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.dtb.walker 0.029253 # mshr miss rate for demand accesses 2782system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.itb.walker 0.046120 # mshr miss rate for demand accesses 2783system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst 0.040822 # mshr miss rate for demand accesses 2784system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data 0.453267 # mshr miss rate for demand accesses 2785system.cpu1.l2cache.demand_mshr_miss_rate::total 0.153553 # mshr miss rate for demand accesses 2786system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.dtb.walker 0.029253 # mshr miss rate for overall accesses 2787system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.itb.walker 0.046120 # mshr miss rate for overall accesses 2788system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst 0.040822 # mshr miss rate for overall accesses 2789system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data 0.453267 # mshr miss rate for overall accesses | 2785system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for SCUpgradeFailReq accesses 2786system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeFailReq accesses 2787system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data 0.548609 # mshr miss rate for ReadExReq accesses 2788system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total 0.548609 # mshr miss rate for ReadExReq accesses 2789system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst 0.040220 # mshr miss rate for ReadCleanReq accesses 2790system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total 0.040220 # mshr miss rate for ReadCleanReq accesses 2791system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data 0.421234 # mshr miss rate for ReadSharedReq accesses 2792system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total 0.421234 # mshr miss rate for ReadSharedReq accesses 2793system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.dtb.walker 0.028529 # mshr miss rate for demand accesses 2794system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.itb.walker 0.046419 # mshr miss rate for demand accesses 2795system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst 0.040220 # mshr miss rate for demand accesses 2796system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data 0.454940 # mshr miss rate for demand accesses 2797system.cpu1.l2cache.demand_mshr_miss_rate::total 0.152511 # mshr miss rate for demand accesses 2798system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.dtb.walker 0.028529 # mshr miss rate for overall accesses 2799system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.itb.walker 0.046419 # mshr miss rate for overall accesses 2800system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst 0.040220 # mshr miss rate for overall accesses 2801system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data 0.454940 # mshr miss rate for overall accesses |
| 2790system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.l2cache.prefetcher inf # mshr miss rate for overall accesses | 2802system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.l2cache.prefetcher inf # mshr miss rate for overall accesses |
| 2791system.cpu1.l2cache.overall_mshr_miss_rate::total 0.183602 # mshr miss rate for overall accesses 2792system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 16374.497992 # average ReadReq mshr miss latency 2793system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 14603.448276 # average ReadReq mshr miss latency 2794system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::total 15722.715736 # average ReadReq mshr miss latency 2795system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 44579.958058 # average HardPFReq mshr miss latency 2796system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::total 44579.958058 # average HardPFReq mshr miss latency 2797system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data 15354.338666 # average UpgradeReq mshr miss latency 2798system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 15354.338666 # average UpgradeReq mshr miss latency 2799system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 14973.513744 # average SCUpgradeReq mshr miss latency 2800system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 14973.513744 # average SCUpgradeReq mshr miss latency 2801system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu1.data inf # average SCUpgradeFailReq mshr miss latency 2802system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total inf # average SCUpgradeFailReq mshr miss latency 2803system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 35586.719554 # average ReadExReq mshr miss latency 2804system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 35586.719554 # average ReadExReq mshr miss latency 2805system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 33327.579698 # average ReadCleanReq mshr miss latency 2806system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 33327.579698 # average ReadCleanReq mshr miss latency 2807system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 17122.279522 # average ReadSharedReq mshr miss latency 2808system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 17122.279522 # average ReadSharedReq mshr miss latency 2809system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.dtb.walker 16374.497992 # average overall mshr miss latency 2810system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.itb.walker 14603.448276 # average overall mshr miss latency 2811system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 33327.579698 # average overall mshr miss latency 2812system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 22997.894697 # average overall mshr miss latency 2813system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 24870.952536 # average overall mshr miss latency 2814system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.dtb.walker 16374.497992 # average overall mshr miss latency 2815system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.itb.walker 14603.448276 # average overall mshr miss latency 2816system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 33327.579698 # average overall mshr miss latency 2817system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 22997.894697 # average overall mshr miss latency 2818system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 44579.958058 # average overall mshr miss latency 2819system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 28096.655324 # average overall mshr miss latency 2820system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 84792.079208 # average ReadReq mshr uncacheable latency 2821system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 127673.656232 # average ReadReq mshr uncacheable latency 2822system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 126431.603097 # average ReadReq mshr uncacheable latency 2823system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.inst 84792.079208 # average overall mshr uncacheable latency 2824system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.data 70568.560235 # average overall mshr uncacheable latency 2825system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::total 70799.261282 # average overall mshr uncacheable latency 2826system.cpu1.toL2Bus.snoop_filter.tot_requests 1644268 # Total number of requests made to the snoop filter. 2827system.cpu1.toL2Bus.snoop_filter.hit_single_requests 831312 # Number of requests hitting in the snoop filter with a single holder of the requested data. 2828system.cpu1.toL2Bus.snoop_filter.hit_multi_requests 12253 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 2829system.cpu1.toL2Bus.snoop_filter.tot_snoops 115055 # Total number of snoops made to the snoop filter. 2830system.cpu1.toL2Bus.snoop_filter.hit_single_snoops 106415 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 2831system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops 8640 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 2832system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 2833system.cpu1.toL2Bus.trans_dist::ReadReq 31394 # Transaction distribution 2834system.cpu1.toL2Bus.trans_dist::ReadResp 822139 # Transaction distribution 2835system.cpu1.toL2Bus.trans_dist::WriteReq 2740 # Transaction distribution 2836system.cpu1.toL2Bus.trans_dist::WriteResp 2740 # Transaction distribution 2837system.cpu1.toL2Bus.trans_dist::WritebackDirty 144852 # Transaction distribution 2838system.cpu1.toL2Bus.trans_dist::WritebackClean 655914 # Transaction distribution 2839system.cpu1.toL2Bus.trans_dist::CleanEvict 29483 # Transaction distribution 2840system.cpu1.toL2Bus.trans_dist::HardPFReq 30330 # Transaction distribution 2841system.cpu1.toL2Bus.trans_dist::UpgradeReq 71834 # Transaction distribution 2842system.cpu1.toL2Bus.trans_dist::SCUpgradeReq 41698 # Transaction distribution 2843system.cpu1.toL2Bus.trans_dist::UpgradeResp 85505 # Transaction distribution 2844system.cpu1.toL2Bus.trans_dist::SCUpgradeFailReq 11 # Transaction distribution 2845system.cpu1.toL2Bus.trans_dist::UpgradeFailResp 26 # Transaction distribution 2846system.cpu1.toL2Bus.trans_dist::ReadExReq 67721 # Transaction distribution 2847system.cpu1.toL2Bus.trans_dist::ReadExResp 64923 # Transaction distribution 2848system.cpu1.toL2Bus.trans_dist::ReadCleanReq 584003 # Transaction distribution 2849system.cpu1.toL2Bus.trans_dist::ReadSharedReq 271211 # Transaction distribution 2850system.cpu1.toL2Bus.trans_dist::InvalidateReq 307 # Transaction distribution 2851system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 1751691 # Packet count per connected master and slave (bytes) 2852system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 836213 # Packet count per connected master and slave (bytes) 2853system.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 14098 # Packet count per connected master and slave (bytes) 2854system.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 37121 # Packet count per connected master and slave (bytes) 2855system.cpu1.toL2Bus.pkt_count::total 2639123 # Packet count per connected master and slave (bytes) 2856system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 74720720 # Cumulative packet size per connected master and slave (bytes) 2857system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 29257698 # Cumulative packet size per connected master and slave (bytes) 2858system.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 25152 # Cumulative packet size per connected master and slave (bytes) 2859system.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 68096 # Cumulative packet size per connected master and slave (bytes) 2860system.cpu1.toL2Bus.pkt_size::total 104071666 # Cumulative packet size per connected master and slave (bytes) 2861system.cpu1.toL2Bus.snoops 343275 # Total snoops (count) 2862system.cpu1.toL2Bus.snoopTraffic 4808780 # Total snoop traffic (bytes) 2863system.cpu1.toL2Bus.snoop_fanout::samples 1162877 # Request fanout histogram 2864system.cpu1.toL2Bus.snoop_fanout::mean 0.125522 # Request fanout histogram 2865system.cpu1.toL2Bus.snoop_fanout::stdev 0.353024 # Request fanout histogram | 2803system.cpu1.l2cache.overall_mshr_miss_rate::total 0.181923 # mshr miss rate for overall accesses 2804system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 15466.067864 # average ReadReq mshr miss latency 2805system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 14379.139073 # average ReadReq mshr miss latency 2806system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::total 15057.285181 # average ReadReq mshr miss latency 2807system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 43919.582187 # average HardPFReq mshr miss latency 2808system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::total 43919.582187 # average HardPFReq mshr miss latency 2809system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data 15385.115411 # average UpgradeReq mshr miss latency 2810system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 15385.115411 # average UpgradeReq mshr miss latency 2811system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 14965.836404 # average SCUpgradeReq mshr miss latency 2812system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 14965.836404 # average SCUpgradeReq mshr miss latency 2813system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu1.data 347499 # average SCUpgradeFailReq mshr miss latency 2814system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 347499 # average SCUpgradeFailReq mshr miss latency 2815system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 36135.952203 # average ReadExReq mshr miss latency 2816system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 36135.952203 # average ReadExReq mshr miss latency 2817system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 33473.444676 # average ReadCleanReq mshr miss latency 2818system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 33473.444676 # average ReadCleanReq mshr miss latency 2819system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 17022.085444 # average ReadSharedReq mshr miss latency 2820system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 17022.085444 # average ReadSharedReq mshr miss latency 2821system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.dtb.walker 15466.067864 # average overall mshr miss latency 2822system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.itb.walker 14379.139073 # average overall mshr miss latency 2823system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 33473.444676 # average overall mshr miss latency 2824system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 23121.460954 # average overall mshr miss latency 2825system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 24983.745301 # average overall mshr miss latency 2826system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.dtb.walker 15466.067864 # average overall mshr miss latency 2827system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.itb.walker 14379.139073 # average overall mshr miss latency 2828system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 33473.444676 # average overall mshr miss latency 2829system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 23121.460954 # average overall mshr miss latency 2830system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 43919.582187 # average overall mshr miss latency 2831system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 28045.136268 # average overall mshr miss latency 2832system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 88178.217822 # average ReadReq mshr uncacheable latency 2833system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 126201.562500 # average ReadReq mshr uncacheable latency 2834system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 124913.284133 # average ReadReq mshr uncacheable latency 2835system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.inst 88178.217822 # average overall mshr uncacheable latency 2836system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.data 71127.299413 # average overall mshr uncacheable latency 2837system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::total 71457.781616 # average overall mshr uncacheable latency 2838system.cpu1.toL2Bus.snoop_filter.tot_requests 1670520 # Total number of requests made to the snoop filter. 2839system.cpu1.toL2Bus.snoop_filter.hit_single_requests 844468 # Number of requests hitting in the snoop filter with a single holder of the requested data. 2840system.cpu1.toL2Bus.snoop_filter.hit_multi_requests 12481 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 2841system.cpu1.toL2Bus.snoop_filter.tot_snoops 115035 # Total number of snoops made to the snoop filter. 2842system.cpu1.toL2Bus.snoop_filter.hit_single_snoops 106284 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 2843system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops 8751 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 2844system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 2845system.cpu1.toL2Bus.trans_dist::ReadReq 31435 # Transaction distribution 2846system.cpu1.toL2Bus.trans_dist::ReadResp 834833 # Transaction distribution 2847system.cpu1.toL2Bus.trans_dist::WriteReq 2230 # Transaction distribution 2848system.cpu1.toL2Bus.trans_dist::WriteResp 2230 # Transaction distribution 2849system.cpu1.toL2Bus.trans_dist::WritebackDirty 146689 # Transaction distribution 2850system.cpu1.toL2Bus.trans_dist::WritebackClean 667575 # Transaction distribution 2851system.cpu1.toL2Bus.trans_dist::CleanEvict 29225 # Transaction distribution 2852system.cpu1.toL2Bus.trans_dist::HardPFReq 30255 # Transaction distribution 2853system.cpu1.toL2Bus.trans_dist::UpgradeReq 73183 # Transaction distribution 2854system.cpu1.toL2Bus.trans_dist::SCUpgradeReq 41990 # Transaction distribution 2855system.cpu1.toL2Bus.trans_dist::UpgradeResp 85875 # Transaction distribution 2856system.cpu1.toL2Bus.trans_dist::SCUpgradeFailReq 13 # Transaction distribution 2857system.cpu1.toL2Bus.trans_dist::UpgradeFailResp 22 # Transaction distribution 2858system.cpu1.toL2Bus.trans_dist::ReadExReq 68405 # Transaction distribution 2859system.cpu1.toL2Bus.trans_dist::ReadExResp 65523 # Transaction distribution 2860system.cpu1.toL2Bus.trans_dist::ReadCleanReq 595484 # Transaction distribution 2861system.cpu1.toL2Bus.trans_dist::ReadSharedReq 273707 # Transaction distribution 2862system.cpu1.toL2Bus.trans_dist::InvalidateReq 370 # Transaction distribution 2863system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 1786136 # Packet count per connected master and slave (bytes) 2864system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 839744 # Packet count per connected master and slave (bytes) 2865system.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 14453 # Packet count per connected master and slave (bytes) 2866system.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 38068 # Packet count per connected master and slave (bytes) 2867system.cpu1.toL2Bus.pkt_count::total 2678401 # Packet count per connected master and slave (bytes) 2868system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 76190416 # Cumulative packet size per connected master and slave (bytes) 2869system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 29457424 # Cumulative packet size per connected master and slave (bytes) 2870system.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 26024 # Cumulative packet size per connected master and slave (bytes) 2871system.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 70244 # Cumulative packet size per connected master and slave (bytes) 2872system.cpu1.toL2Bus.pkt_size::total 105744108 # Cumulative packet size per connected master and slave (bytes) 2873system.cpu1.toL2Bus.snoops 346325 # Total snoops (count) 2874system.cpu1.toL2Bus.snoopTraffic 4857548 # Total snoop traffic (bytes) 2875system.cpu1.toL2Bus.snoop_fanout::samples 1179057 # Request fanout histogram 2876system.cpu1.toL2Bus.snoop_fanout::mean 0.123952 # Request fanout histogram 2877system.cpu1.toL2Bus.snoop_fanout::stdev 0.351329 # Request fanout histogram |
| 2866system.cpu1.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram | 2878system.cpu1.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram |
| 2867system.cpu1.toL2Bus.snoop_fanout::0 1025550 88.19% 88.19% # Request fanout histogram 2868system.cpu1.toL2Bus.snoop_fanout::1 128687 11.07% 99.26% # Request fanout histogram 2869system.cpu1.toL2Bus.snoop_fanout::2 8640 0.74% 100.00% # Request fanout histogram | 2879system.cpu1.toL2Bus.snoop_fanout::0 1041662 88.35% 88.35% # Request fanout histogram 2880system.cpu1.toL2Bus.snoop_fanout::1 128644 10.91% 99.26% # Request fanout histogram 2881system.cpu1.toL2Bus.snoop_fanout::2 8751 0.74% 100.00% # Request fanout histogram |
| 2870system.cpu1.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 2871system.cpu1.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 2872system.cpu1.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram | 2882system.cpu1.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 2883system.cpu1.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 2884system.cpu1.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram |
| 2873system.cpu1.toL2Bus.snoop_fanout::total 1162877 # Request fanout histogram 2874system.cpu1.toL2Bus.reqLayer0.occupancy 1604189995 # Layer occupancy (ticks) | 2885system.cpu1.toL2Bus.snoop_fanout::total 1179057 # Request fanout histogram 2886system.cpu1.toL2Bus.reqLayer0.occupancy 1629779992 # Layer occupancy (ticks) |
| 2875system.cpu1.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) | 2887system.cpu1.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) |
| 2876system.cpu1.toL2Bus.snoopLayer0.occupancy 80522049 # Layer occupancy (ticks) | 2888system.cpu1.toL2Bus.snoopLayer0.occupancy 80742792 # Layer occupancy (ticks) |
| 2877system.cpu1.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) | 2889system.cpu1.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) |
| 2878system.cpu1.toL2Bus.respLayer0.occupancy 876204799 # Layer occupancy (ticks) | 2890system.cpu1.toL2Bus.respLayer0.occupancy 893427297 # Layer occupancy (ticks) |
| 2879system.cpu1.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) | 2891system.cpu1.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) |
| 2880system.cpu1.toL2Bus.respLayer1.occupancy 375699214 # Layer occupancy (ticks) | 2892system.cpu1.toL2Bus.respLayer1.occupancy 378082159 # Layer occupancy (ticks) |
| 2881system.cpu1.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) | 2893system.cpu1.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) |
| 2882system.cpu1.toL2Bus.respLayer2.occupancy 7819481 # Layer occupancy (ticks) | 2894system.cpu1.toL2Bus.respLayer2.occupancy 7957978 # Layer occupancy (ticks) |
| 2883system.cpu1.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) | 2895system.cpu1.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) |
| 2884system.cpu1.toL2Bus.respLayer3.occupancy 20111970 # Layer occupancy (ticks) | 2896system.cpu1.toL2Bus.respLayer3.occupancy 20520473 # Layer occupancy (ticks) |
| 2885system.cpu1.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) | 2897system.cpu1.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) |
| 2886system.iobus.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states | 2898system.iobus.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states |
| 2887system.iobus.trans_dist::ReadReq 31012 # Transaction distribution 2888system.iobus.trans_dist::ReadResp 31012 # Transaction distribution | 2899system.iobus.trans_dist::ReadReq 31012 # Transaction distribution 2900system.iobus.trans_dist::ReadResp 31012 # Transaction distribution |
| 2889system.iobus.trans_dist::WriteReq 59421 # Transaction distribution 2890system.iobus.trans_dist::WriteResp 59421 # Transaction distribution 2891system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 56600 # Packet count per connected master and slave (bytes) | 2901system.iobus.trans_dist::WriteReq 59420 # Transaction distribution 2902system.iobus.trans_dist::WriteResp 59420 # Transaction distribution 2903system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 56598 # Packet count per connected master and slave (bytes) |
| 2892system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 122 # Packet count per connected master and slave (bytes) 2893system.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio 434 # Packet count per connected master and slave (bytes) 2894system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 34 # Packet count per connected master and slave (bytes) 2895system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 20 # Packet count per connected master and slave (bytes) 2896system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio 124 # Packet count per connected master and slave (bytes) 2897system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio 850 # Packet count per connected master and slave (bytes) 2898system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 32 # Packet count per connected master and slave (bytes) 2899system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes) 2900system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes) 2901system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes) 2902system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 76 # Packet count per connected master and slave (bytes) 2903system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes) 2904system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio 16 # Packet count per connected master and slave (bytes) 2905system.iobus.pkt_count_system.bridge.master::system.realview.lan_fake.pio 4 # Packet count per connected master and slave (bytes) 2906system.iobus.pkt_count_system.bridge.master::system.realview.usb_fake.pio 10 # Packet count per connected master and slave (bytes) 2907system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio 16 # Packet count per connected master and slave (bytes) 2908system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio 7244 # Packet count per connected master and slave (bytes) 2909system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio 42268 # Packet count per connected master and slave (bytes) | 2904system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 122 # Packet count per connected master and slave (bytes) 2905system.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio 434 # Packet count per connected master and slave (bytes) 2906system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 34 # Packet count per connected master and slave (bytes) 2907system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 20 # Packet count per connected master and slave (bytes) 2908system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio 124 # Packet count per connected master and slave (bytes) 2909system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio 850 # Packet count per connected master and slave (bytes) 2910system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 32 # Packet count per connected master and slave (bytes) 2911system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes) 2912system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes) 2913system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes) 2914system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 76 # Packet count per connected master and slave (bytes) 2915system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes) 2916system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio 16 # Packet count per connected master and slave (bytes) 2917system.iobus.pkt_count_system.bridge.master::system.realview.lan_fake.pio 4 # Packet count per connected master and slave (bytes) 2918system.iobus.pkt_count_system.bridge.master::system.realview.usb_fake.pio 10 # Packet count per connected master and slave (bytes) 2919system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio 16 # Packet count per connected master and slave (bytes) 2920system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio 7244 # Packet count per connected master and slave (bytes) 2921system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio 42268 # Packet count per connected master and slave (bytes) |
| 2910system.iobus.pkt_count_system.bridge.master::total 107914 # Packet count per connected master and slave (bytes) | 2922system.iobus.pkt_count_system.bridge.master::total 107912 # Packet count per connected master and slave (bytes) |
| 2911system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 72952 # Packet count per connected master and slave (bytes) 2912system.iobus.pkt_count_system.realview.ide.dma::total 72952 # Packet count per connected master and slave (bytes) | 2923system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 72952 # Packet count per connected master and slave (bytes) 2924system.iobus.pkt_count_system.realview.ide.dma::total 72952 # Packet count per connected master and slave (bytes) |
| 2913system.iobus.pkt_count::total 180866 # Packet count per connected master and slave (bytes) 2914system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 71544 # Cumulative packet size per connected master and slave (bytes) | 2925system.iobus.pkt_count::total 180864 # Packet count per connected master and slave (bytes) 2926system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 71542 # Cumulative packet size per connected master and slave (bytes) |
| 2915system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 244 # Cumulative packet size per connected master and slave (bytes) 2916system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio 638 # Cumulative packet size per connected master and slave (bytes) 2917system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 68 # Cumulative packet size per connected master and slave (bytes) 2918system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 40 # Cumulative packet size per connected master and slave (bytes) 2919system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio 86 # Cumulative packet size per connected master and slave (bytes) 2920system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio 449 # Cumulative packet size per connected master and slave (bytes) 2921system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio 64 # Cumulative packet size per connected master and slave (bytes) 2922system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 2923system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 2924system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 2925system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 152 # Cumulative packet size per connected master and slave (bytes) 2926system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 2927system.iobus.pkt_size_system.bridge.master::system.realview.aaci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 2928system.iobus.pkt_size_system.bridge.master::system.realview.lan_fake.pio 8 # Cumulative packet size per connected master and slave (bytes) 2929system.iobus.pkt_size_system.bridge.master::system.realview.usb_fake.pio 20 # Cumulative packet size per connected master and slave (bytes) 2930system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 2931system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio 4753 # Cumulative packet size per connected master and slave (bytes) 2932system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio 84536 # Cumulative packet size per connected master and slave (bytes) | 2927system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 244 # Cumulative packet size per connected master and slave (bytes) 2928system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio 638 # Cumulative packet size per connected master and slave (bytes) 2929system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 68 # Cumulative packet size per connected master and slave (bytes) 2930system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 40 # Cumulative packet size per connected master and slave (bytes) 2931system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio 86 # Cumulative packet size per connected master and slave (bytes) 2932system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio 449 # Cumulative packet size per connected master and slave (bytes) 2933system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio 64 # Cumulative packet size per connected master and slave (bytes) 2934system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 2935system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 2936system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 2937system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 152 # Cumulative packet size per connected master and slave (bytes) 2938system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 2939system.iobus.pkt_size_system.bridge.master::system.realview.aaci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 2940system.iobus.pkt_size_system.bridge.master::system.realview.lan_fake.pio 8 # Cumulative packet size per connected master and slave (bytes) 2941system.iobus.pkt_size_system.bridge.master::system.realview.usb_fake.pio 20 # Cumulative packet size per connected master and slave (bytes) 2942system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 2943system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio 4753 # Cumulative packet size per connected master and slave (bytes) 2944system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio 84536 # Cumulative packet size per connected master and slave (bytes) |
| 2933system.iobus.pkt_size_system.bridge.master::total 162794 # Cumulative packet size per connected master and slave (bytes) | 2945system.iobus.pkt_size_system.bridge.master::total 162792 # Cumulative packet size per connected master and slave (bytes) |
| 2934system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 2321248 # Cumulative packet size per connected master and slave (bytes) 2935system.iobus.pkt_size_system.realview.ide.dma::total 2321248 # Cumulative packet size per connected master and slave (bytes) | 2946system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 2321248 # Cumulative packet size per connected master and slave (bytes) 2947system.iobus.pkt_size_system.realview.ide.dma::total 2321248 # Cumulative packet size per connected master and slave (bytes) |
| 2936system.iobus.pkt_size::total 2484042 # Cumulative packet size per connected master and slave (bytes) 2937system.iobus.reqLayer0.occupancy 40380000 # Layer occupancy (ticks) | 2948system.iobus.pkt_size::total 2484040 # Cumulative packet size per connected master and slave (bytes) 2949system.iobus.reqLayer0.occupancy 40388000 # Layer occupancy (ticks) |
| 2938system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) | 2950system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) |
| 2939system.iobus.reqLayer1.occupancy 111500 # Layer occupancy (ticks) | 2951system.iobus.reqLayer1.occupancy 114000 # Layer occupancy (ticks) |
| 2940system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) | 2952system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) |
| 2941system.iobus.reqLayer2.occupancy 328000 # Layer occupancy (ticks) | 2953system.iobus.reqLayer2.occupancy 330000 # Layer occupancy (ticks) |
| 2942system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) | 2954system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) |
| 2943system.iobus.reqLayer3.occupancy 31000 # Layer occupancy (ticks) | 2955system.iobus.reqLayer3.occupancy 31500 # Layer occupancy (ticks) |
| 2944system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%) | 2956system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%) |
| 2945system.iobus.reqLayer4.occupancy 16500 # Layer occupancy (ticks) | 2957system.iobus.reqLayer4.occupancy 16000 # Layer occupancy (ticks) |
| 2946system.iobus.reqLayer4.utilization 0.0 # Layer utilization (%) | 2958system.iobus.reqLayer4.utilization 0.0 # Layer utilization (%) |
| 2947system.iobus.reqLayer7.occupancy 88000 # Layer occupancy (ticks) | 2959system.iobus.reqLayer7.occupancy 90000 # Layer occupancy (ticks) |
| 2948system.iobus.reqLayer7.utilization 0.0 # Layer utilization (%) | 2960system.iobus.reqLayer7.utilization 0.0 # Layer utilization (%) |
| 2949system.iobus.reqLayer8.occupancy 570500 # Layer occupancy (ticks) | 2961system.iobus.reqLayer8.occupancy 573500 # Layer occupancy (ticks) |
| 2950system.iobus.reqLayer8.utilization 0.0 # Layer utilization (%) 2951system.iobus.reqLayer10.occupancy 22500 # Layer occupancy (ticks) 2952system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%) 2953system.iobus.reqLayer13.occupancy 11500 # Layer occupancy (ticks) 2954system.iobus.reqLayer13.utilization 0.0 # Layer utilization (%) | 2962system.iobus.reqLayer8.utilization 0.0 # Layer utilization (%) 2963system.iobus.reqLayer10.occupancy 22500 # Layer occupancy (ticks) 2964system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%) 2965system.iobus.reqLayer13.occupancy 11500 # Layer occupancy (ticks) 2966system.iobus.reqLayer13.utilization 0.0 # Layer utilization (%) |
| 2955system.iobus.reqLayer14.occupancy 11500 # Layer occupancy (ticks) | 2967system.iobus.reqLayer14.occupancy 12000 # Layer occupancy (ticks) |
| 2956system.iobus.reqLayer14.utilization 0.0 # Layer utilization (%) | 2968system.iobus.reqLayer14.utilization 0.0 # Layer utilization (%) |
| 2957system.iobus.reqLayer15.occupancy 11500 # Layer occupancy (ticks) | 2969system.iobus.reqLayer15.occupancy 12000 # Layer occupancy (ticks) |
| 2958system.iobus.reqLayer15.utilization 0.0 # Layer utilization (%) | 2970system.iobus.reqLayer15.utilization 0.0 # Layer utilization (%) |
| 2959system.iobus.reqLayer16.occupancy 52000 # Layer occupancy (ticks) | 2971system.iobus.reqLayer16.occupancy 53000 # Layer occupancy (ticks) |
| 2960system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%) 2961system.iobus.reqLayer17.occupancy 12000 # Layer occupancy (ticks) 2962system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%) | 2972system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%) 2973system.iobus.reqLayer17.occupancy 12000 # Layer occupancy (ticks) 2974system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%) |
| 2963system.iobus.reqLayer18.occupancy 10000 # Layer occupancy (ticks) | 2975system.iobus.reqLayer18.occupancy 9500 # Layer occupancy (ticks) |
| 2964system.iobus.reqLayer18.utilization 0.0 # Layer utilization (%) 2965system.iobus.reqLayer19.occupancy 2500 # Layer occupancy (ticks) 2966system.iobus.reqLayer19.utilization 0.0 # Layer utilization (%) 2967system.iobus.reqLayer20.occupancy 9000 # Layer occupancy (ticks) 2968system.iobus.reqLayer20.utilization 0.0 # Layer utilization (%) | 2976system.iobus.reqLayer18.utilization 0.0 # Layer utilization (%) 2977system.iobus.reqLayer19.occupancy 2500 # Layer occupancy (ticks) 2978system.iobus.reqLayer19.utilization 0.0 # Layer utilization (%) 2979system.iobus.reqLayer20.occupancy 9000 # Layer occupancy (ticks) 2980system.iobus.reqLayer20.utilization 0.0 # Layer utilization (%) |
| 2969system.iobus.reqLayer21.occupancy 11500 # Layer occupancy (ticks) | 2981system.iobus.reqLayer21.occupancy 12000 # Layer occupancy (ticks) |
| 2970system.iobus.reqLayer21.utilization 0.0 # Layer utilization (%) | 2982system.iobus.reqLayer21.utilization 0.0 # Layer utilization (%) |
| 2971system.iobus.reqLayer23.occupancy 6100500 # Layer occupancy (ticks) | 2983system.iobus.reqLayer23.occupancy 6114001 # Layer occupancy (ticks) |
| 2972system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) | 2984system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) |
| 2973system.iobus.reqLayer24.occupancy 33792000 # Layer occupancy (ticks) | 2985system.iobus.reqLayer24.occupancy 33826000 # Layer occupancy (ticks) |
| 2974system.iobus.reqLayer24.utilization 0.0 # Layer utilization (%) | 2986system.iobus.reqLayer24.utilization 0.0 # Layer utilization (%) |
| 2975system.iobus.reqLayer25.occupancy 187796551 # Layer occupancy (ticks) | 2987system.iobus.reqLayer25.occupancy 187862511 # Layer occupancy (ticks) |
| 2976system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%) | 2988system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%) |
| 2977system.iobus.respLayer0.occupancy 84717000 # Layer occupancy (ticks) | 2989system.iobus.respLayer0.occupancy 84716000 # Layer occupancy (ticks) |
| 2978system.iobus.respLayer0.utilization 0.0 # Layer utilization (%) 2979system.iobus.respLayer3.occupancy 36776000 # Layer occupancy (ticks) 2980system.iobus.respLayer3.utilization 0.0 # Layer utilization (%) | 2990system.iobus.respLayer0.utilization 0.0 # Layer utilization (%) 2991system.iobus.respLayer3.occupancy 36776000 # Layer occupancy (ticks) 2992system.iobus.respLayer3.utilization 0.0 # Layer utilization (%) |
| 2981system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states | 2993system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states |
| 2982system.iocache.tags.replacements 36458 # number of replacements | 2994system.iocache.tags.replacements 36458 # number of replacements |
| 2983system.iocache.tags.tagsinuse 14.553749 # Cycle average of tags in use | 2995system.iocache.tags.tagsinuse 14.554422 # Cycle average of tags in use |
| 2984system.iocache.tags.total_refs 0 # Total number of references to valid blocks. 2985system.iocache.tags.sampled_refs 36474 # Sample count of references to valid blocks. 2986system.iocache.tags.avg_refs 0 # Average number of references to valid blocks. | 2996system.iocache.tags.total_refs 0 # Total number of references to valid blocks. 2997system.iocache.tags.sampled_refs 36474 # Sample count of references to valid blocks. 2998system.iocache.tags.avg_refs 0 # Average number of references to valid blocks. |
| 2987system.iocache.tags.warmup_cycle 255488373000 # Cycle when the warmup percentage was hit. 2988system.iocache.tags.occ_blocks::realview.ide 14.553749 # Average occupied blocks per requestor 2989system.iocache.tags.occ_percent::realview.ide 0.909609 # Average percentage of cache occupancy 2990system.iocache.tags.occ_percent::total 0.909609 # Average percentage of cache occupancy | 2999system.iocache.tags.warmup_cycle 255374847000 # Cycle when the warmup percentage was hit. 3000system.iocache.tags.occ_blocks::realview.ide 14.554422 # Average occupied blocks per requestor 3001system.iocache.tags.occ_percent::realview.ide 0.909651 # Average percentage of cache occupancy 3002system.iocache.tags.occ_percent::total 0.909651 # Average percentage of cache occupancy |
| 2991system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id 2992system.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id 2993system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id 2994system.iocache.tags.tag_accesses 328284 # Number of tag accesses 2995system.iocache.tags.data_accesses 328284 # Number of data accesses | 3003system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id 3004system.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id 3005system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id 3006system.iocache.tags.tag_accesses 328284 # Number of tag accesses 3007system.iocache.tags.data_accesses 328284 # Number of data accesses |
| 2996system.iocache.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states | 3008system.iocache.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states |
| 2997system.iocache.ReadReq_misses::realview.ide 252 # number of ReadReq misses 2998system.iocache.ReadReq_misses::total 252 # number of ReadReq misses 2999system.iocache.WriteLineReq_misses::realview.ide 36224 # number of WriteLineReq misses 3000system.iocache.WriteLineReq_misses::total 36224 # number of WriteLineReq misses 3001system.iocache.demand_misses::realview.ide 36476 # number of demand (read+write) misses 3002system.iocache.demand_misses::total 36476 # number of demand (read+write) misses 3003system.iocache.overall_misses::realview.ide 36476 # number of overall misses 3004system.iocache.overall_misses::total 36476 # number of overall misses | 3009system.iocache.ReadReq_misses::realview.ide 252 # number of ReadReq misses 3010system.iocache.ReadReq_misses::total 252 # number of ReadReq misses 3011system.iocache.WriteLineReq_misses::realview.ide 36224 # number of WriteLineReq misses 3012system.iocache.WriteLineReq_misses::total 36224 # number of WriteLineReq misses 3013system.iocache.demand_misses::realview.ide 36476 # number of demand (read+write) misses 3014system.iocache.demand_misses::total 36476 # number of demand (read+write) misses 3015system.iocache.overall_misses::realview.ide 36476 # number of overall misses 3016system.iocache.overall_misses::total 36476 # number of overall misses |
| 3005system.iocache.ReadReq_miss_latency::realview.ide 40604377 # number of ReadReq miss cycles 3006system.iocache.ReadReq_miss_latency::total 40604377 # number of ReadReq miss cycles 3007system.iocache.WriteLineReq_miss_latency::realview.ide 4366091174 # number of WriteLineReq miss cycles 3008system.iocache.WriteLineReq_miss_latency::total 4366091174 # number of WriteLineReq miss cycles 3009system.iocache.demand_miss_latency::realview.ide 4406695551 # number of demand (read+write) miss cycles 3010system.iocache.demand_miss_latency::total 4406695551 # number of demand (read+write) miss cycles 3011system.iocache.overall_miss_latency::realview.ide 4406695551 # number of overall miss cycles 3012system.iocache.overall_miss_latency::total 4406695551 # number of overall miss cycles | 3017system.iocache.ReadReq_miss_latency::realview.ide 39163375 # number of ReadReq miss cycles 3018system.iocache.ReadReq_miss_latency::total 39163375 # number of ReadReq miss cycles 3019system.iocache.WriteLineReq_miss_latency::realview.ide 4357678136 # number of WriteLineReq miss cycles 3020system.iocache.WriteLineReq_miss_latency::total 4357678136 # number of WriteLineReq miss cycles 3021system.iocache.demand_miss_latency::realview.ide 4396841511 # number of demand (read+write) miss cycles 3022system.iocache.demand_miss_latency::total 4396841511 # number of demand (read+write) miss cycles 3023system.iocache.overall_miss_latency::realview.ide 4396841511 # number of overall miss cycles 3024system.iocache.overall_miss_latency::total 4396841511 # number of overall miss cycles |
| 3013system.iocache.ReadReq_accesses::realview.ide 252 # number of ReadReq accesses(hits+misses) 3014system.iocache.ReadReq_accesses::total 252 # number of ReadReq accesses(hits+misses) 3015system.iocache.WriteLineReq_accesses::realview.ide 36224 # number of WriteLineReq accesses(hits+misses) 3016system.iocache.WriteLineReq_accesses::total 36224 # number of WriteLineReq accesses(hits+misses) 3017system.iocache.demand_accesses::realview.ide 36476 # number of demand (read+write) accesses 3018system.iocache.demand_accesses::total 36476 # number of demand (read+write) accesses 3019system.iocache.overall_accesses::realview.ide 36476 # number of overall (read+write) accesses 3020system.iocache.overall_accesses::total 36476 # number of overall (read+write) accesses 3021system.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses 3022system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses 3023system.iocache.WriteLineReq_miss_rate::realview.ide 1 # miss rate for WriteLineReq accesses 3024system.iocache.WriteLineReq_miss_rate::total 1 # miss rate for WriteLineReq accesses 3025system.iocache.demand_miss_rate::realview.ide 1 # miss rate for demand accesses 3026system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses 3027system.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses 3028system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses | 3025system.iocache.ReadReq_accesses::realview.ide 252 # number of ReadReq accesses(hits+misses) 3026system.iocache.ReadReq_accesses::total 252 # number of ReadReq accesses(hits+misses) 3027system.iocache.WriteLineReq_accesses::realview.ide 36224 # number of WriteLineReq accesses(hits+misses) 3028system.iocache.WriteLineReq_accesses::total 36224 # number of WriteLineReq accesses(hits+misses) 3029system.iocache.demand_accesses::realview.ide 36476 # number of demand (read+write) accesses 3030system.iocache.demand_accesses::total 36476 # number of demand (read+write) accesses 3031system.iocache.overall_accesses::realview.ide 36476 # number of overall (read+write) accesses 3032system.iocache.overall_accesses::total 36476 # number of overall (read+write) accesses 3033system.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses 3034system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses 3035system.iocache.WriteLineReq_miss_rate::realview.ide 1 # miss rate for WriteLineReq accesses 3036system.iocache.WriteLineReq_miss_rate::total 1 # miss rate for WriteLineReq accesses 3037system.iocache.demand_miss_rate::realview.ide 1 # miss rate for demand accesses 3038system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses 3039system.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses 3040system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses |
| 3029system.iocache.ReadReq_avg_miss_latency::realview.ide 161128.480159 # average ReadReq miss latency 3030system.iocache.ReadReq_avg_miss_latency::total 161128.480159 # average ReadReq miss latency 3031system.iocache.WriteLineReq_avg_miss_latency::realview.ide 120530.343805 # average WriteLineReq miss latency 3032system.iocache.WriteLineReq_avg_miss_latency::total 120530.343805 # average WriteLineReq miss latency 3033system.iocache.demand_avg_miss_latency::realview.ide 120810.822212 # average overall miss latency 3034system.iocache.demand_avg_miss_latency::total 120810.822212 # average overall miss latency 3035system.iocache.overall_avg_miss_latency::realview.ide 120810.822212 # average overall miss latency 3036system.iocache.overall_avg_miss_latency::total 120810.822212 # average overall miss latency 3037system.iocache.blocked_cycles::no_mshrs 23 # number of cycles access was blocked | 3041system.iocache.ReadReq_avg_miss_latency::realview.ide 155410.218254 # average ReadReq miss latency 3042system.iocache.ReadReq_avg_miss_latency::total 155410.218254 # average ReadReq miss latency 3043system.iocache.WriteLineReq_avg_miss_latency::realview.ide 120298.093419 # average WriteLineReq miss latency 3044system.iocache.WriteLineReq_avg_miss_latency::total 120298.093419 # average WriteLineReq miss latency 3045system.iocache.demand_avg_miss_latency::realview.ide 120540.670879 # average overall miss latency 3046system.iocache.demand_avg_miss_latency::total 120540.670879 # average overall miss latency 3047system.iocache.overall_avg_miss_latency::realview.ide 120540.670879 # average overall miss latency 3048system.iocache.overall_avg_miss_latency::total 120540.670879 # average overall miss latency 3049system.iocache.blocked_cycles::no_mshrs 87 # number of cycles access was blocked |
| 3038system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked 3039system.iocache.blocked::no_mshrs 4 # number of cycles access was blocked 3040system.iocache.blocked::no_targets 0 # number of cycles access was blocked | 3050system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked 3051system.iocache.blocked::no_mshrs 4 # number of cycles access was blocked 3052system.iocache.blocked::no_targets 0 # number of cycles access was blocked |
| 3041system.iocache.avg_blocked_cycles::no_mshrs 5.750000 # average number of cycles each access was blocked | 3053system.iocache.avg_blocked_cycles::no_mshrs 21.750000 # average number of cycles each access was blocked |
| 3042system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 3043system.iocache.writebacks::writebacks 36206 # number of writebacks 3044system.iocache.writebacks::total 36206 # number of writebacks 3045system.iocache.ReadReq_mshr_misses::realview.ide 252 # number of ReadReq MSHR misses 3046system.iocache.ReadReq_mshr_misses::total 252 # number of ReadReq MSHR misses 3047system.iocache.WriteLineReq_mshr_misses::realview.ide 36224 # number of WriteLineReq MSHR misses 3048system.iocache.WriteLineReq_mshr_misses::total 36224 # number of WriteLineReq MSHR misses 3049system.iocache.demand_mshr_misses::realview.ide 36476 # number of demand (read+write) MSHR misses 3050system.iocache.demand_mshr_misses::total 36476 # number of demand (read+write) MSHR misses 3051system.iocache.overall_mshr_misses::realview.ide 36476 # number of overall MSHR misses 3052system.iocache.overall_mshr_misses::total 36476 # number of overall MSHR misses | 3054system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 3055system.iocache.writebacks::writebacks 36206 # number of writebacks 3056system.iocache.writebacks::total 36206 # number of writebacks 3057system.iocache.ReadReq_mshr_misses::realview.ide 252 # number of ReadReq MSHR misses 3058system.iocache.ReadReq_mshr_misses::total 252 # number of ReadReq MSHR misses 3059system.iocache.WriteLineReq_mshr_misses::realview.ide 36224 # number of WriteLineReq MSHR misses 3060system.iocache.WriteLineReq_mshr_misses::total 36224 # number of WriteLineReq MSHR misses 3061system.iocache.demand_mshr_misses::realview.ide 36476 # number of demand (read+write) MSHR misses 3062system.iocache.demand_mshr_misses::total 36476 # number of demand (read+write) MSHR misses 3063system.iocache.overall_mshr_misses::realview.ide 36476 # number of overall MSHR misses 3064system.iocache.overall_mshr_misses::total 36476 # number of overall MSHR misses |
| 3053system.iocache.ReadReq_mshr_miss_latency::realview.ide 28004377 # number of ReadReq MSHR miss cycles 3054system.iocache.ReadReq_mshr_miss_latency::total 28004377 # number of ReadReq MSHR miss cycles 3055system.iocache.WriteLineReq_mshr_miss_latency::realview.ide 2552566881 # number of WriteLineReq MSHR miss cycles 3056system.iocache.WriteLineReq_mshr_miss_latency::total 2552566881 # number of WriteLineReq MSHR miss cycles 3057system.iocache.demand_mshr_miss_latency::realview.ide 2580571258 # number of demand (read+write) MSHR miss cycles 3058system.iocache.demand_mshr_miss_latency::total 2580571258 # number of demand (read+write) MSHR miss cycles 3059system.iocache.overall_mshr_miss_latency::realview.ide 2580571258 # number of overall MSHR miss cycles 3060system.iocache.overall_mshr_miss_latency::total 2580571258 # number of overall MSHR miss cycles | 3065system.iocache.ReadReq_mshr_miss_latency::realview.ide 26563375 # number of ReadReq MSHR miss cycles 3066system.iocache.ReadReq_mshr_miss_latency::total 26563375 # number of ReadReq MSHR miss cycles 3067system.iocache.WriteLineReq_mshr_miss_latency::realview.ide 2544616232 # number of WriteLineReq MSHR miss cycles 3068system.iocache.WriteLineReq_mshr_miss_latency::total 2544616232 # number of WriteLineReq MSHR miss cycles 3069system.iocache.demand_mshr_miss_latency::realview.ide 2571179607 # number of demand (read+write) MSHR miss cycles 3070system.iocache.demand_mshr_miss_latency::total 2571179607 # number of demand (read+write) MSHR miss cycles 3071system.iocache.overall_mshr_miss_latency::realview.ide 2571179607 # number of overall MSHR miss cycles 3072system.iocache.overall_mshr_miss_latency::total 2571179607 # number of overall MSHR miss cycles |
| 3061system.iocache.ReadReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for ReadReq accesses 3062system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses 3063system.iocache.WriteLineReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for WriteLineReq accesses 3064system.iocache.WriteLineReq_mshr_miss_rate::total 1 # mshr miss rate for WriteLineReq accesses 3065system.iocache.demand_mshr_miss_rate::realview.ide 1 # mshr miss rate for demand accesses 3066system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses 3067system.iocache.overall_mshr_miss_rate::realview.ide 1 # mshr miss rate for overall accesses 3068system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses | 3073system.iocache.ReadReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for ReadReq accesses 3074system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses 3075system.iocache.WriteLineReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for WriteLineReq accesses 3076system.iocache.WriteLineReq_mshr_miss_rate::total 1 # mshr miss rate for WriteLineReq accesses 3077system.iocache.demand_mshr_miss_rate::realview.ide 1 # mshr miss rate for demand accesses 3078system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses 3079system.iocache.overall_mshr_miss_rate::realview.ide 1 # mshr miss rate for overall accesses 3080system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses |
| 3069system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 111128.480159 # average ReadReq mshr miss latency 3070system.iocache.ReadReq_avg_mshr_miss_latency::total 111128.480159 # average ReadReq mshr miss latency 3071system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 70466.179356 # average WriteLineReq mshr miss latency 3072system.iocache.WriteLineReq_avg_mshr_miss_latency::total 70466.179356 # average WriteLineReq mshr miss latency 3073system.iocache.demand_avg_mshr_miss_latency::realview.ide 70747.101053 # average overall mshr miss latency 3074system.iocache.demand_avg_mshr_miss_latency::total 70747.101053 # average overall mshr miss latency 3075system.iocache.overall_avg_mshr_miss_latency::realview.ide 70747.101053 # average overall mshr miss latency 3076system.iocache.overall_avg_mshr_miss_latency::total 70747.101053 # average overall mshr miss latency 3077system.l2c.tags.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 3078system.l2c.tags.replacements 137609 # number of replacements 3079system.l2c.tags.tagsinuse 65136.051895 # Cycle average of tags in use 3080system.l2c.tags.total_refs 548833 # Total number of references to valid blocks. 3081system.l2c.tags.sampled_refs 202971 # Sample count of references to valid blocks. 3082system.l2c.tags.avg_refs 2.703997 # Average number of references to valid blocks. 3083system.l2c.tags.warmup_cycle 87466496000 # Cycle when the warmup percentage was hit. 3084system.l2c.tags.occ_blocks::writebacks 5939.611941 # Average occupied blocks per requestor 3085system.l2c.tags.occ_blocks::cpu0.dtb.walker 15.674941 # Average occupied blocks per requestor 3086system.l2c.tags.occ_blocks::cpu0.itb.walker 1.061639 # Average occupied blocks per requestor 3087system.l2c.tags.occ_blocks::cpu0.inst 8089.660546 # Average occupied blocks per requestor 3088system.l2c.tags.occ_blocks::cpu0.data 7047.830837 # Average occupied blocks per requestor 3089system.l2c.tags.occ_blocks::cpu0.l2cache.prefetcher 37514.795432 # Average occupied blocks per requestor 3090system.l2c.tags.occ_blocks::cpu1.dtb.walker 2.739703 # Average occupied blocks per requestor 3091system.l2c.tags.occ_blocks::cpu1.itb.walker 0.908322 # Average occupied blocks per requestor 3092system.l2c.tags.occ_blocks::cpu1.inst 1674.813935 # Average occupied blocks per requestor 3093system.l2c.tags.occ_blocks::cpu1.data 2903.059558 # Average occupied blocks per requestor 3094system.l2c.tags.occ_blocks::cpu1.l2cache.prefetcher 1945.895041 # Average occupied blocks per requestor 3095system.l2c.tags.occ_percent::writebacks 0.090631 # Average percentage of cache occupancy 3096system.l2c.tags.occ_percent::cpu0.dtb.walker 0.000239 # Average percentage of cache occupancy | 3081system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 105410.218254 # average ReadReq mshr miss latency 3082system.iocache.ReadReq_avg_mshr_miss_latency::total 105410.218254 # average ReadReq mshr miss latency 3083system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 70246.693684 # average WriteLineReq mshr miss latency 3084system.iocache.WriteLineReq_avg_mshr_miss_latency::total 70246.693684 # average WriteLineReq mshr miss latency 3085system.iocache.demand_avg_mshr_miss_latency::realview.ide 70489.626247 # average overall mshr miss latency 3086system.iocache.demand_avg_mshr_miss_latency::total 70489.626247 # average overall mshr miss latency 3087system.iocache.overall_avg_mshr_miss_latency::realview.ide 70489.626247 # average overall mshr miss latency 3088system.iocache.overall_avg_mshr_miss_latency::total 70489.626247 # average overall mshr miss latency 3089system.l2c.tags.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 3090system.l2c.tags.replacements 137305 # number of replacements 3091system.l2c.tags.tagsinuse 65135.020938 # Cycle average of tags in use 3092system.l2c.tags.total_refs 548309 # Total number of references to valid blocks. 3093system.l2c.tags.sampled_refs 202660 # Sample count of references to valid blocks. 3094system.l2c.tags.avg_refs 2.705561 # Average number of references to valid blocks. 3095system.l2c.tags.warmup_cycle 87489923000 # Cycle when the warmup percentage was hit. 3096system.l2c.tags.occ_blocks::writebacks 6043.335191 # Average occupied blocks per requestor 3097system.l2c.tags.occ_blocks::cpu0.dtb.walker 16.875782 # Average occupied blocks per requestor 3098system.l2c.tags.occ_blocks::cpu0.itb.walker 1.068168 # Average occupied blocks per requestor 3099system.l2c.tags.occ_blocks::cpu0.inst 8238.246856 # Average occupied blocks per requestor 3100system.l2c.tags.occ_blocks::cpu0.data 6901.068519 # Average occupied blocks per requestor 3101system.l2c.tags.occ_blocks::cpu0.l2cache.prefetcher 37215.588563 # Average occupied blocks per requestor 3102system.l2c.tags.occ_blocks::cpu1.dtb.walker 2.685294 # Average occupied blocks per requestor 3103system.l2c.tags.occ_blocks::cpu1.itb.walker 0.909748 # Average occupied blocks per requestor 3104system.l2c.tags.occ_blocks::cpu1.inst 1676.975803 # Average occupied blocks per requestor 3105system.l2c.tags.occ_blocks::cpu1.data 3036.574639 # Average occupied blocks per requestor 3106system.l2c.tags.occ_blocks::cpu1.l2cache.prefetcher 2001.692374 # Average occupied blocks per requestor 3107system.l2c.tags.occ_percent::writebacks 0.092214 # Average percentage of cache occupancy 3108system.l2c.tags.occ_percent::cpu0.dtb.walker 0.000258 # Average percentage of cache occupancy |
| 3097system.l2c.tags.occ_percent::cpu0.itb.walker 0.000016 # Average percentage of cache occupancy | 3109system.l2c.tags.occ_percent::cpu0.itb.walker 0.000016 # Average percentage of cache occupancy |
| 3098system.l2c.tags.occ_percent::cpu0.inst 0.123438 # Average percentage of cache occupancy 3099system.l2c.tags.occ_percent::cpu0.data 0.107541 # Average percentage of cache occupancy 3100system.l2c.tags.occ_percent::cpu0.l2cache.prefetcher 0.572430 # Average percentage of cache occupancy 3101system.l2c.tags.occ_percent::cpu1.dtb.walker 0.000042 # Average percentage of cache occupancy | 3110system.l2c.tags.occ_percent::cpu0.inst 0.125706 # Average percentage of cache occupancy 3111system.l2c.tags.occ_percent::cpu0.data 0.105302 # Average percentage of cache occupancy 3112system.l2c.tags.occ_percent::cpu0.l2cache.prefetcher 0.567865 # Average percentage of cache occupancy 3113system.l2c.tags.occ_percent::cpu1.dtb.walker 0.000041 # Average percentage of cache occupancy |
| 3102system.l2c.tags.occ_percent::cpu1.itb.walker 0.000014 # Average percentage of cache occupancy | 3114system.l2c.tags.occ_percent::cpu1.itb.walker 0.000014 # Average percentage of cache occupancy |
| 3103system.l2c.tags.occ_percent::cpu1.inst 0.025556 # Average percentage of cache occupancy 3104system.l2c.tags.occ_percent::cpu1.data 0.044297 # Average percentage of cache occupancy 3105system.l2c.tags.occ_percent::cpu1.l2cache.prefetcher 0.029692 # Average percentage of cache occupancy 3106system.l2c.tags.occ_percent::total 0.993897 # Average percentage of cache occupancy 3107system.l2c.tags.occ_task_id_blocks::1022 33502 # Occupied blocks per task id 3108system.l2c.tags.occ_task_id_blocks::1023 21 # Occupied blocks per task id 3109system.l2c.tags.occ_task_id_blocks::1024 31839 # Occupied blocks per task id 3110system.l2c.tags.age_task_id_blocks_1022::2 401 # Occupied blocks per task id 3111system.l2c.tags.age_task_id_blocks_1022::3 6111 # Occupied blocks per task id 3112system.l2c.tags.age_task_id_blocks_1022::4 26990 # Occupied blocks per task id 3113system.l2c.tags.age_task_id_blocks_1023::3 1 # Occupied blocks per task id 3114system.l2c.tags.age_task_id_blocks_1023::4 20 # Occupied blocks per task id 3115system.l2c.tags.age_task_id_blocks_1024::2 161 # Occupied blocks per task id 3116system.l2c.tags.age_task_id_blocks_1024::3 4972 # Occupied blocks per task id 3117system.l2c.tags.age_task_id_blocks_1024::4 26706 # Occupied blocks per task id 3118system.l2c.tags.occ_task_id_percent::1022 0.511200 # Percentage of cache occupancy per task id 3119system.l2c.tags.occ_task_id_percent::1023 0.000320 # Percentage of cache occupancy per task id 3120system.l2c.tags.occ_task_id_percent::1024 0.485825 # Percentage of cache occupancy per task id 3121system.l2c.tags.tag_accesses 6298618 # Number of tag accesses 3122system.l2c.tags.data_accesses 6298618 # Number of data accesses 3123system.l2c.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 3124system.l2c.WritebackDirty_hits::writebacks 261626 # number of WritebackDirty hits 3125system.l2c.WritebackDirty_hits::total 261626 # number of WritebackDirty hits 3126system.l2c.UpgradeReq_hits::cpu0.data 41310 # number of UpgradeReq hits 3127system.l2c.UpgradeReq_hits::cpu1.data 4699 # number of UpgradeReq hits 3128system.l2c.UpgradeReq_hits::total 46009 # number of UpgradeReq hits 3129system.l2c.SCUpgradeReq_hits::cpu0.data 2684 # number of SCUpgradeReq hits 3130system.l2c.SCUpgradeReq_hits::cpu1.data 2210 # number of SCUpgradeReq hits 3131system.l2c.SCUpgradeReq_hits::total 4894 # number of SCUpgradeReq hits 3132system.l2c.ReadExReq_hits::cpu0.data 3978 # number of ReadExReq hits 3133system.l2c.ReadExReq_hits::cpu1.data 1342 # number of ReadExReq hits 3134system.l2c.ReadExReq_hits::total 5320 # number of ReadExReq hits 3135system.l2c.ReadSharedReq_hits::cpu0.dtb.walker 248 # number of ReadSharedReq hits 3136system.l2c.ReadSharedReq_hits::cpu0.itb.walker 107 # number of ReadSharedReq hits 3137system.l2c.ReadSharedReq_hits::cpu0.inst 50964 # number of ReadSharedReq hits 3138system.l2c.ReadSharedReq_hits::cpu0.data 57616 # number of ReadSharedReq hits 3139system.l2c.ReadSharedReq_hits::cpu0.l2cache.prefetcher 46197 # number of ReadSharedReq hits 3140system.l2c.ReadSharedReq_hits::cpu1.dtb.walker 67 # number of ReadSharedReq hits 3141system.l2c.ReadSharedReq_hits::cpu1.itb.walker 29 # number of ReadSharedReq hits 3142system.l2c.ReadSharedReq_hits::cpu1.inst 21124 # number of ReadSharedReq hits 3143system.l2c.ReadSharedReq_hits::cpu1.data 11550 # number of ReadSharedReq hits 3144system.l2c.ReadSharedReq_hits::cpu1.l2cache.prefetcher 4807 # number of ReadSharedReq hits 3145system.l2c.ReadSharedReq_hits::total 192709 # number of ReadSharedReq hits 3146system.l2c.demand_hits::cpu0.dtb.walker 248 # number of demand (read+write) hits 3147system.l2c.demand_hits::cpu0.itb.walker 107 # number of demand (read+write) hits 3148system.l2c.demand_hits::cpu0.inst 50964 # number of demand (read+write) hits 3149system.l2c.demand_hits::cpu0.data 61594 # number of demand (read+write) hits 3150system.l2c.demand_hits::cpu0.l2cache.prefetcher 46197 # number of demand (read+write) hits 3151system.l2c.demand_hits::cpu1.dtb.walker 67 # number of demand (read+write) hits 3152system.l2c.demand_hits::cpu1.itb.walker 29 # number of demand (read+write) hits 3153system.l2c.demand_hits::cpu1.inst 21124 # number of demand (read+write) hits 3154system.l2c.demand_hits::cpu1.data 12892 # number of demand (read+write) hits 3155system.l2c.demand_hits::cpu1.l2cache.prefetcher 4807 # number of demand (read+write) hits 3156system.l2c.demand_hits::total 198029 # number of demand (read+write) hits 3157system.l2c.overall_hits::cpu0.dtb.walker 248 # number of overall hits 3158system.l2c.overall_hits::cpu0.itb.walker 107 # number of overall hits 3159system.l2c.overall_hits::cpu0.inst 50964 # number of overall hits 3160system.l2c.overall_hits::cpu0.data 61594 # number of overall hits 3161system.l2c.overall_hits::cpu0.l2cache.prefetcher 46197 # number of overall hits 3162system.l2c.overall_hits::cpu1.dtb.walker 67 # number of overall hits 3163system.l2c.overall_hits::cpu1.itb.walker 29 # number of overall hits 3164system.l2c.overall_hits::cpu1.inst 21124 # number of overall hits 3165system.l2c.overall_hits::cpu1.data 12892 # number of overall hits 3166system.l2c.overall_hits::cpu1.l2cache.prefetcher 4807 # number of overall hits 3167system.l2c.overall_hits::total 198029 # number of overall hits 3168system.l2c.UpgradeReq_misses::cpu0.data 543 # number of UpgradeReq misses 3169system.l2c.UpgradeReq_misses::cpu1.data 291 # number of UpgradeReq misses 3170system.l2c.UpgradeReq_misses::total 834 # number of UpgradeReq misses 3171system.l2c.SCUpgradeReq_misses::cpu0.data 92 # number of SCUpgradeReq misses 3172system.l2c.SCUpgradeReq_misses::cpu1.data 104 # number of SCUpgradeReq misses 3173system.l2c.SCUpgradeReq_misses::total 196 # number of SCUpgradeReq misses 3174system.l2c.ReadExReq_misses::cpu0.data 11177 # number of ReadExReq misses 3175system.l2c.ReadExReq_misses::cpu1.data 8193 # number of ReadExReq misses 3176system.l2c.ReadExReq_misses::total 19370 # number of ReadExReq misses 3177system.l2c.ReadSharedReq_misses::cpu0.dtb.walker 29 # number of ReadSharedReq misses 3178system.l2c.ReadSharedReq_misses::cpu0.itb.walker 3 # number of ReadSharedReq misses 3179system.l2c.ReadSharedReq_misses::cpu0.inst 19953 # number of ReadSharedReq misses 3180system.l2c.ReadSharedReq_misses::cpu0.data 9351 # number of ReadSharedReq misses 3181system.l2c.ReadSharedReq_misses::cpu0.l2cache.prefetcher 131846 # number of ReadSharedReq misses 3182system.l2c.ReadSharedReq_misses::cpu1.dtb.walker 4 # number of ReadSharedReq misses | 3115system.l2c.tags.occ_percent::cpu1.inst 0.025589 # Average percentage of cache occupancy 3116system.l2c.tags.occ_percent::cpu1.data 0.046334 # Average percentage of cache occupancy 3117system.l2c.tags.occ_percent::cpu1.l2cache.prefetcher 0.030543 # Average percentage of cache occupancy 3118system.l2c.tags.occ_percent::total 0.993882 # Average percentage of cache occupancy 3119system.l2c.tags.occ_task_id_blocks::1022 33214 # Occupied blocks per task id 3120system.l2c.tags.occ_task_id_blocks::1023 22 # Occupied blocks per task id 3121system.l2c.tags.occ_task_id_blocks::1024 32119 # Occupied blocks per task id 3122system.l2c.tags.age_task_id_blocks_1022::2 185 # Occupied blocks per task id 3123system.l2c.tags.age_task_id_blocks_1022::3 6015 # Occupied blocks per task id 3124system.l2c.tags.age_task_id_blocks_1022::4 27014 # Occupied blocks per task id 3125system.l2c.tags.age_task_id_blocks_1023::3 4 # Occupied blocks per task id 3126system.l2c.tags.age_task_id_blocks_1023::4 18 # Occupied blocks per task id 3127system.l2c.tags.age_task_id_blocks_1024::1 3 # Occupied blocks per task id 3128system.l2c.tags.age_task_id_blocks_1024::2 133 # Occupied blocks per task id 3129system.l2c.tags.age_task_id_blocks_1024::3 4859 # Occupied blocks per task id 3130system.l2c.tags.age_task_id_blocks_1024::4 27124 # Occupied blocks per task id 3131system.l2c.tags.occ_task_id_percent::1022 0.506805 # Percentage of cache occupancy per task id 3132system.l2c.tags.occ_task_id_percent::1023 0.000336 # Percentage of cache occupancy per task id 3133system.l2c.tags.occ_task_id_percent::1024 0.490097 # Percentage of cache occupancy per task id 3134system.l2c.tags.tag_accesses 6291007 # Number of tag accesses 3135system.l2c.tags.data_accesses 6291007 # Number of data accesses 3136system.l2c.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 3137system.l2c.WritebackDirty_hits::writebacks 261222 # number of WritebackDirty hits 3138system.l2c.WritebackDirty_hits::total 261222 # number of WritebackDirty hits 3139system.l2c.UpgradeReq_hits::cpu0.data 41572 # number of UpgradeReq hits 3140system.l2c.UpgradeReq_hits::cpu1.data 4769 # number of UpgradeReq hits 3141system.l2c.UpgradeReq_hits::total 46341 # number of UpgradeReq hits 3142system.l2c.SCUpgradeReq_hits::cpu0.data 2758 # number of SCUpgradeReq hits 3143system.l2c.SCUpgradeReq_hits::cpu1.data 2241 # number of SCUpgradeReq hits 3144system.l2c.SCUpgradeReq_hits::total 4999 # number of SCUpgradeReq hits 3145system.l2c.ReadExReq_hits::cpu0.data 3976 # number of ReadExReq hits 3146system.l2c.ReadExReq_hits::cpu1.data 1584 # number of ReadExReq hits 3147system.l2c.ReadExReq_hits::total 5560 # number of ReadExReq hits 3148system.l2c.ReadSharedReq_hits::cpu0.dtb.walker 265 # number of ReadSharedReq hits 3149system.l2c.ReadSharedReq_hits::cpu0.itb.walker 106 # number of ReadSharedReq hits 3150system.l2c.ReadSharedReq_hits::cpu0.inst 50549 # number of ReadSharedReq hits 3151system.l2c.ReadSharedReq_hits::cpu0.data 57222 # number of ReadSharedReq hits 3152system.l2c.ReadSharedReq_hits::cpu0.l2cache.prefetcher 46457 # number of ReadSharedReq hits 3153system.l2c.ReadSharedReq_hits::cpu1.dtb.walker 49 # number of ReadSharedReq hits 3154system.l2c.ReadSharedReq_hits::cpu1.itb.walker 18 # number of ReadSharedReq hits 3155system.l2c.ReadSharedReq_hits::cpu1.inst 21200 # number of ReadSharedReq hits 3156system.l2c.ReadSharedReq_hits::cpu1.data 11593 # number of ReadSharedReq hits 3157system.l2c.ReadSharedReq_hits::cpu1.l2cache.prefetcher 4929 # number of ReadSharedReq hits 3158system.l2c.ReadSharedReq_hits::total 192388 # number of ReadSharedReq hits 3159system.l2c.demand_hits::cpu0.dtb.walker 265 # number of demand (read+write) hits 3160system.l2c.demand_hits::cpu0.itb.walker 106 # number of demand (read+write) hits 3161system.l2c.demand_hits::cpu0.inst 50549 # number of demand (read+write) hits 3162system.l2c.demand_hits::cpu0.data 61198 # number of demand (read+write) hits 3163system.l2c.demand_hits::cpu0.l2cache.prefetcher 46457 # number of demand (read+write) hits 3164system.l2c.demand_hits::cpu1.dtb.walker 49 # number of demand (read+write) hits 3165system.l2c.demand_hits::cpu1.itb.walker 18 # number of demand (read+write) hits 3166system.l2c.demand_hits::cpu1.inst 21200 # number of demand (read+write) hits 3167system.l2c.demand_hits::cpu1.data 13177 # number of demand (read+write) hits 3168system.l2c.demand_hits::cpu1.l2cache.prefetcher 4929 # number of demand (read+write) hits 3169system.l2c.demand_hits::total 197948 # number of demand (read+write) hits 3170system.l2c.overall_hits::cpu0.dtb.walker 265 # number of overall hits 3171system.l2c.overall_hits::cpu0.itb.walker 106 # number of overall hits 3172system.l2c.overall_hits::cpu0.inst 50549 # number of overall hits 3173system.l2c.overall_hits::cpu0.data 61198 # number of overall hits 3174system.l2c.overall_hits::cpu0.l2cache.prefetcher 46457 # number of overall hits 3175system.l2c.overall_hits::cpu1.dtb.walker 49 # number of overall hits 3176system.l2c.overall_hits::cpu1.itb.walker 18 # number of overall hits 3177system.l2c.overall_hits::cpu1.inst 21200 # number of overall hits 3178system.l2c.overall_hits::cpu1.data 13177 # number of overall hits 3179system.l2c.overall_hits::cpu1.l2cache.prefetcher 4929 # number of overall hits 3180system.l2c.overall_hits::total 197948 # number of overall hits 3181system.l2c.UpgradeReq_misses::cpu0.data 525 # number of UpgradeReq misses 3182system.l2c.UpgradeReq_misses::cpu1.data 273 # number of UpgradeReq misses 3183system.l2c.UpgradeReq_misses::total 798 # number of UpgradeReq misses 3184system.l2c.SCUpgradeReq_misses::cpu0.data 53 # number of SCUpgradeReq misses 3185system.l2c.SCUpgradeReq_misses::cpu1.data 86 # number of SCUpgradeReq misses 3186system.l2c.SCUpgradeReq_misses::total 139 # number of SCUpgradeReq misses 3187system.l2c.ReadExReq_misses::cpu0.data 11064 # number of ReadExReq misses 3188system.l2c.ReadExReq_misses::cpu1.data 8230 # number of ReadExReq misses 3189system.l2c.ReadExReq_misses::total 19294 # number of ReadExReq misses 3190system.l2c.ReadSharedReq_misses::cpu0.dtb.walker 26 # number of ReadSharedReq misses 3191system.l2c.ReadSharedReq_misses::cpu0.itb.walker 4 # number of ReadSharedReq misses 3192system.l2c.ReadSharedReq_misses::cpu0.inst 19971 # number of ReadSharedReq misses 3193system.l2c.ReadSharedReq_misses::cpu0.data 9413 # number of ReadSharedReq misses 3194system.l2c.ReadSharedReq_misses::cpu0.l2cache.prefetcher 131312 # number of ReadSharedReq misses 3195system.l2c.ReadSharedReq_misses::cpu1.dtb.walker 6 # number of ReadSharedReq misses |
| 3183system.l2c.ReadSharedReq_misses::cpu1.itb.walker 1 # number of ReadSharedReq misses | 3196system.l2c.ReadSharedReq_misses::cpu1.itb.walker 1 # number of ReadSharedReq misses |
| 3184system.l2c.ReadSharedReq_misses::cpu1.inst 2712 # number of ReadSharedReq misses 3185system.l2c.ReadSharedReq_misses::cpu1.data 981 # number of ReadSharedReq misses 3186system.l2c.ReadSharedReq_misses::cpu1.l2cache.prefetcher 6675 # number of ReadSharedReq misses 3187system.l2c.ReadSharedReq_misses::total 171555 # number of ReadSharedReq misses 3188system.l2c.demand_misses::cpu0.dtb.walker 29 # number of demand (read+write) misses 3189system.l2c.demand_misses::cpu0.itb.walker 3 # number of demand (read+write) misses 3190system.l2c.demand_misses::cpu0.inst 19953 # number of demand (read+write) misses 3191system.l2c.demand_misses::cpu0.data 20528 # number of demand (read+write) misses 3192system.l2c.demand_misses::cpu0.l2cache.prefetcher 131846 # number of demand (read+write) misses 3193system.l2c.demand_misses::cpu1.dtb.walker 4 # number of demand (read+write) misses | 3197system.l2c.ReadSharedReq_misses::cpu1.inst 2746 # number of ReadSharedReq misses 3198system.l2c.ReadSharedReq_misses::cpu1.data 945 # number of ReadSharedReq misses 3199system.l2c.ReadSharedReq_misses::cpu1.l2cache.prefetcher 6765 # number of ReadSharedReq misses 3200system.l2c.ReadSharedReq_misses::total 171189 # number of ReadSharedReq misses 3201system.l2c.demand_misses::cpu0.dtb.walker 26 # number of demand (read+write) misses 3202system.l2c.demand_misses::cpu0.itb.walker 4 # number of demand (read+write) misses 3203system.l2c.demand_misses::cpu0.inst 19971 # number of demand (read+write) misses 3204system.l2c.demand_misses::cpu0.data 20477 # number of demand (read+write) misses 3205system.l2c.demand_misses::cpu0.l2cache.prefetcher 131312 # number of demand (read+write) misses 3206system.l2c.demand_misses::cpu1.dtb.walker 6 # number of demand (read+write) misses |
| 3194system.l2c.demand_misses::cpu1.itb.walker 1 # number of demand (read+write) misses | 3207system.l2c.demand_misses::cpu1.itb.walker 1 # number of demand (read+write) misses |
| 3195system.l2c.demand_misses::cpu1.inst 2712 # number of demand (read+write) misses 3196system.l2c.demand_misses::cpu1.data 9174 # number of demand (read+write) misses 3197system.l2c.demand_misses::cpu1.l2cache.prefetcher 6675 # number of demand (read+write) misses 3198system.l2c.demand_misses::total 190925 # number of demand (read+write) misses 3199system.l2c.overall_misses::cpu0.dtb.walker 29 # number of overall misses 3200system.l2c.overall_misses::cpu0.itb.walker 3 # number of overall misses 3201system.l2c.overall_misses::cpu0.inst 19953 # number of overall misses 3202system.l2c.overall_misses::cpu0.data 20528 # number of overall misses 3203system.l2c.overall_misses::cpu0.l2cache.prefetcher 131846 # number of overall misses 3204system.l2c.overall_misses::cpu1.dtb.walker 4 # number of overall misses | 3208system.l2c.demand_misses::cpu1.inst 2746 # number of demand (read+write) misses 3209system.l2c.demand_misses::cpu1.data 9175 # number of demand (read+write) misses 3210system.l2c.demand_misses::cpu1.l2cache.prefetcher 6765 # number of demand (read+write) misses 3211system.l2c.demand_misses::total 190483 # number of demand (read+write) misses 3212system.l2c.overall_misses::cpu0.dtb.walker 26 # number of overall misses 3213system.l2c.overall_misses::cpu0.itb.walker 4 # number of overall misses 3214system.l2c.overall_misses::cpu0.inst 19971 # number of overall misses 3215system.l2c.overall_misses::cpu0.data 20477 # number of overall misses 3216system.l2c.overall_misses::cpu0.l2cache.prefetcher 131312 # number of overall misses 3217system.l2c.overall_misses::cpu1.dtb.walker 6 # number of overall misses |
| 3205system.l2c.overall_misses::cpu1.itb.walker 1 # number of overall misses | 3218system.l2c.overall_misses::cpu1.itb.walker 1 # number of overall misses |
| 3206system.l2c.overall_misses::cpu1.inst 2712 # number of overall misses 3207system.l2c.overall_misses::cpu1.data 9174 # number of overall misses 3208system.l2c.overall_misses::cpu1.l2cache.prefetcher 6675 # number of overall misses 3209system.l2c.overall_misses::total 190925 # number of overall misses 3210system.l2c.UpgradeReq_miss_latency::cpu0.data 8706000 # number of UpgradeReq miss cycles 3211system.l2c.UpgradeReq_miss_latency::cpu1.data 803000 # number of UpgradeReq miss cycles 3212system.l2c.UpgradeReq_miss_latency::total 9509000 # number of UpgradeReq miss cycles 3213system.l2c.SCUpgradeReq_miss_latency::cpu0.data 672000 # number of SCUpgradeReq miss cycles 3214system.l2c.SCUpgradeReq_miss_latency::cpu1.data 510500 # number of SCUpgradeReq miss cycles 3215system.l2c.SCUpgradeReq_miss_latency::total 1182500 # number of SCUpgradeReq miss cycles 3216system.l2c.ReadExReq_miss_latency::cpu0.data 1649911000 # number of ReadExReq miss cycles 3217system.l2c.ReadExReq_miss_latency::cpu1.data 752041000 # number of ReadExReq miss cycles 3218system.l2c.ReadExReq_miss_latency::total 2401952000 # number of ReadExReq miss cycles 3219system.l2c.ReadSharedReq_miss_latency::cpu0.dtb.walker 3955500 # number of ReadSharedReq miss cycles 3220system.l2c.ReadSharedReq_miss_latency::cpu0.itb.walker 249000 # number of ReadSharedReq miss cycles 3221system.l2c.ReadSharedReq_miss_latency::cpu0.inst 2094281000 # number of ReadSharedReq miss cycles 3222system.l2c.ReadSharedReq_miss_latency::cpu0.data 1081713000 # number of ReadSharedReq miss cycles 3223system.l2c.ReadSharedReq_miss_latency::cpu0.l2cache.prefetcher 16526295038 # number of ReadSharedReq miss cycles 3224system.l2c.ReadSharedReq_miss_latency::cpu1.dtb.walker 903500 # number of ReadSharedReq miss cycles 3225system.l2c.ReadSharedReq_miss_latency::cpu1.itb.walker 89500 # number of ReadSharedReq miss cycles 3226system.l2c.ReadSharedReq_miss_latency::cpu1.inst 288810000 # number of ReadSharedReq miss cycles 3227system.l2c.ReadSharedReq_miss_latency::cpu1.data 120918000 # number of ReadSharedReq miss cycles 3228system.l2c.ReadSharedReq_miss_latency::cpu1.l2cache.prefetcher 1010031515 # number of ReadSharedReq miss cycles 3229system.l2c.ReadSharedReq_miss_latency::total 21127246053 # number of ReadSharedReq miss cycles 3230system.l2c.demand_miss_latency::cpu0.dtb.walker 3955500 # number of demand (read+write) miss cycles 3231system.l2c.demand_miss_latency::cpu0.itb.walker 249000 # number of demand (read+write) miss cycles 3232system.l2c.demand_miss_latency::cpu0.inst 2094281000 # number of demand (read+write) miss cycles 3233system.l2c.demand_miss_latency::cpu0.data 2731624000 # number of demand (read+write) miss cycles 3234system.l2c.demand_miss_latency::cpu0.l2cache.prefetcher 16526295038 # number of demand (read+write) miss cycles 3235system.l2c.demand_miss_latency::cpu1.dtb.walker 903500 # number of demand (read+write) miss cycles 3236system.l2c.demand_miss_latency::cpu1.itb.walker 89500 # number of demand (read+write) miss cycles 3237system.l2c.demand_miss_latency::cpu1.inst 288810000 # number of demand (read+write) miss cycles 3238system.l2c.demand_miss_latency::cpu1.data 872959000 # number of demand (read+write) miss cycles 3239system.l2c.demand_miss_latency::cpu1.l2cache.prefetcher 1010031515 # number of demand (read+write) miss cycles 3240system.l2c.demand_miss_latency::total 23529198053 # number of demand (read+write) miss cycles 3241system.l2c.overall_miss_latency::cpu0.dtb.walker 3955500 # number of overall miss cycles 3242system.l2c.overall_miss_latency::cpu0.itb.walker 249000 # number of overall miss cycles 3243system.l2c.overall_miss_latency::cpu0.inst 2094281000 # number of overall miss cycles 3244system.l2c.overall_miss_latency::cpu0.data 2731624000 # number of overall miss cycles 3245system.l2c.overall_miss_latency::cpu0.l2cache.prefetcher 16526295038 # number of overall miss cycles 3246system.l2c.overall_miss_latency::cpu1.dtb.walker 903500 # number of overall miss cycles 3247system.l2c.overall_miss_latency::cpu1.itb.walker 89500 # number of overall miss cycles 3248system.l2c.overall_miss_latency::cpu1.inst 288810000 # number of overall miss cycles 3249system.l2c.overall_miss_latency::cpu1.data 872959000 # number of overall miss cycles 3250system.l2c.overall_miss_latency::cpu1.l2cache.prefetcher 1010031515 # number of overall miss cycles 3251system.l2c.overall_miss_latency::total 23529198053 # number of overall miss cycles 3252system.l2c.WritebackDirty_accesses::writebacks 261626 # number of WritebackDirty accesses(hits+misses) 3253system.l2c.WritebackDirty_accesses::total 261626 # number of WritebackDirty accesses(hits+misses) 3254system.l2c.UpgradeReq_accesses::cpu0.data 41853 # number of UpgradeReq accesses(hits+misses) 3255system.l2c.UpgradeReq_accesses::cpu1.data 4990 # number of UpgradeReq accesses(hits+misses) 3256system.l2c.UpgradeReq_accesses::total 46843 # number of UpgradeReq accesses(hits+misses) 3257system.l2c.SCUpgradeReq_accesses::cpu0.data 2776 # number of SCUpgradeReq accesses(hits+misses) 3258system.l2c.SCUpgradeReq_accesses::cpu1.data 2314 # number of SCUpgradeReq accesses(hits+misses) 3259system.l2c.SCUpgradeReq_accesses::total 5090 # number of SCUpgradeReq accesses(hits+misses) 3260system.l2c.ReadExReq_accesses::cpu0.data 15155 # number of ReadExReq accesses(hits+misses) 3261system.l2c.ReadExReq_accesses::cpu1.data 9535 # number of ReadExReq accesses(hits+misses) 3262system.l2c.ReadExReq_accesses::total 24690 # number of ReadExReq accesses(hits+misses) 3263system.l2c.ReadSharedReq_accesses::cpu0.dtb.walker 277 # number of ReadSharedReq accesses(hits+misses) | 3219system.l2c.overall_misses::cpu1.inst 2746 # number of overall misses 3220system.l2c.overall_misses::cpu1.data 9175 # number of overall misses 3221system.l2c.overall_misses::cpu1.l2cache.prefetcher 6765 # number of overall misses 3222system.l2c.overall_misses::total 190483 # number of overall misses 3223system.l2c.UpgradeReq_miss_latency::cpu0.data 10093000 # number of UpgradeReq miss cycles 3224system.l2c.UpgradeReq_miss_latency::cpu1.data 519000 # number of UpgradeReq miss cycles 3225system.l2c.UpgradeReq_miss_latency::total 10612000 # number of UpgradeReq miss cycles 3226system.l2c.SCUpgradeReq_miss_latency::cpu0.data 709500 # number of SCUpgradeReq miss cycles 3227system.l2c.SCUpgradeReq_miss_latency::cpu1.data 365000 # number of SCUpgradeReq miss cycles 3228system.l2c.SCUpgradeReq_miss_latency::total 1074500 # number of SCUpgradeReq miss cycles 3229system.l2c.ReadExReq_miss_latency::cpu0.data 1647098500 # number of ReadExReq miss cycles 3230system.l2c.ReadExReq_miss_latency::cpu1.data 779902000 # number of ReadExReq miss cycles 3231system.l2c.ReadExReq_miss_latency::total 2427000500 # number of ReadExReq miss cycles 3232system.l2c.ReadSharedReq_miss_latency::cpu0.dtb.walker 4012500 # number of ReadSharedReq miss cycles 3233system.l2c.ReadSharedReq_miss_latency::cpu0.itb.walker 353000 # number of ReadSharedReq miss cycles 3234system.l2c.ReadSharedReq_miss_latency::cpu0.inst 2097163000 # number of ReadSharedReq miss cycles 3235system.l2c.ReadSharedReq_miss_latency::cpu0.data 1106791000 # number of ReadSharedReq miss cycles 3236system.l2c.ReadSharedReq_miss_latency::cpu0.l2cache.prefetcher 16321101734 # number of ReadSharedReq miss cycles 3237system.l2c.ReadSharedReq_miss_latency::cpu1.dtb.walker 538500 # number of ReadSharedReq miss cycles 3238system.l2c.ReadSharedReq_miss_latency::cpu1.itb.walker 90000 # number of ReadSharedReq miss cycles 3239system.l2c.ReadSharedReq_miss_latency::cpu1.inst 295133500 # number of ReadSharedReq miss cycles 3240system.l2c.ReadSharedReq_miss_latency::cpu1.data 115926000 # number of ReadSharedReq miss cycles 3241system.l2c.ReadSharedReq_miss_latency::cpu1.l2cache.prefetcher 986231086 # number of ReadSharedReq miss cycles 3242system.l2c.ReadSharedReq_miss_latency::total 20927340320 # number of ReadSharedReq miss cycles 3243system.l2c.demand_miss_latency::cpu0.dtb.walker 4012500 # number of demand (read+write) miss cycles 3244system.l2c.demand_miss_latency::cpu0.itb.walker 353000 # number of demand (read+write) miss cycles 3245system.l2c.demand_miss_latency::cpu0.inst 2097163000 # number of demand (read+write) miss cycles 3246system.l2c.demand_miss_latency::cpu0.data 2753889500 # number of demand (read+write) miss cycles 3247system.l2c.demand_miss_latency::cpu0.l2cache.prefetcher 16321101734 # number of demand (read+write) miss cycles 3248system.l2c.demand_miss_latency::cpu1.dtb.walker 538500 # number of demand (read+write) miss cycles 3249system.l2c.demand_miss_latency::cpu1.itb.walker 90000 # number of demand (read+write) miss cycles 3250system.l2c.demand_miss_latency::cpu1.inst 295133500 # number of demand (read+write) miss cycles 3251system.l2c.demand_miss_latency::cpu1.data 895828000 # number of demand (read+write) miss cycles 3252system.l2c.demand_miss_latency::cpu1.l2cache.prefetcher 986231086 # number of demand (read+write) miss cycles 3253system.l2c.demand_miss_latency::total 23354340820 # number of demand (read+write) miss cycles 3254system.l2c.overall_miss_latency::cpu0.dtb.walker 4012500 # number of overall miss cycles 3255system.l2c.overall_miss_latency::cpu0.itb.walker 353000 # number of overall miss cycles 3256system.l2c.overall_miss_latency::cpu0.inst 2097163000 # number of overall miss cycles 3257system.l2c.overall_miss_latency::cpu0.data 2753889500 # number of overall miss cycles 3258system.l2c.overall_miss_latency::cpu0.l2cache.prefetcher 16321101734 # number of overall miss cycles 3259system.l2c.overall_miss_latency::cpu1.dtb.walker 538500 # number of overall miss cycles 3260system.l2c.overall_miss_latency::cpu1.itb.walker 90000 # number of overall miss cycles 3261system.l2c.overall_miss_latency::cpu1.inst 295133500 # number of overall miss cycles 3262system.l2c.overall_miss_latency::cpu1.data 895828000 # number of overall miss cycles 3263system.l2c.overall_miss_latency::cpu1.l2cache.prefetcher 986231086 # number of overall miss cycles 3264system.l2c.overall_miss_latency::total 23354340820 # number of overall miss cycles 3265system.l2c.WritebackDirty_accesses::writebacks 261222 # number of WritebackDirty accesses(hits+misses) 3266system.l2c.WritebackDirty_accesses::total 261222 # number of WritebackDirty accesses(hits+misses) 3267system.l2c.UpgradeReq_accesses::cpu0.data 42097 # number of UpgradeReq accesses(hits+misses) 3268system.l2c.UpgradeReq_accesses::cpu1.data 5042 # number of UpgradeReq accesses(hits+misses) 3269system.l2c.UpgradeReq_accesses::total 47139 # number of UpgradeReq accesses(hits+misses) 3270system.l2c.SCUpgradeReq_accesses::cpu0.data 2811 # number of SCUpgradeReq accesses(hits+misses) 3271system.l2c.SCUpgradeReq_accesses::cpu1.data 2327 # number of SCUpgradeReq accesses(hits+misses) 3272system.l2c.SCUpgradeReq_accesses::total 5138 # number of SCUpgradeReq accesses(hits+misses) 3273system.l2c.ReadExReq_accesses::cpu0.data 15040 # number of ReadExReq accesses(hits+misses) 3274system.l2c.ReadExReq_accesses::cpu1.data 9814 # number of ReadExReq accesses(hits+misses) 3275system.l2c.ReadExReq_accesses::total 24854 # number of ReadExReq accesses(hits+misses) 3276system.l2c.ReadSharedReq_accesses::cpu0.dtb.walker 291 # number of ReadSharedReq accesses(hits+misses) |
| 3264system.l2c.ReadSharedReq_accesses::cpu0.itb.walker 110 # number of ReadSharedReq accesses(hits+misses) | 3277system.l2c.ReadSharedReq_accesses::cpu0.itb.walker 110 # number of ReadSharedReq accesses(hits+misses) |
| 3265system.l2c.ReadSharedReq_accesses::cpu0.inst 70917 # number of ReadSharedReq accesses(hits+misses) 3266system.l2c.ReadSharedReq_accesses::cpu0.data 66967 # number of ReadSharedReq accesses(hits+misses) 3267system.l2c.ReadSharedReq_accesses::cpu0.l2cache.prefetcher 178043 # number of ReadSharedReq accesses(hits+misses) 3268system.l2c.ReadSharedReq_accesses::cpu1.dtb.walker 71 # number of ReadSharedReq accesses(hits+misses) 3269system.l2c.ReadSharedReq_accesses::cpu1.itb.walker 30 # number of ReadSharedReq accesses(hits+misses) 3270system.l2c.ReadSharedReq_accesses::cpu1.inst 23836 # number of ReadSharedReq accesses(hits+misses) 3271system.l2c.ReadSharedReq_accesses::cpu1.data 12531 # number of ReadSharedReq accesses(hits+misses) 3272system.l2c.ReadSharedReq_accesses::cpu1.l2cache.prefetcher 11482 # number of ReadSharedReq accesses(hits+misses) 3273system.l2c.ReadSharedReq_accesses::total 364264 # number of ReadSharedReq accesses(hits+misses) 3274system.l2c.demand_accesses::cpu0.dtb.walker 277 # number of demand (read+write) accesses | 3278system.l2c.ReadSharedReq_accesses::cpu0.inst 70520 # number of ReadSharedReq accesses(hits+misses) 3279system.l2c.ReadSharedReq_accesses::cpu0.data 66635 # number of ReadSharedReq accesses(hits+misses) 3280system.l2c.ReadSharedReq_accesses::cpu0.l2cache.prefetcher 177769 # number of ReadSharedReq accesses(hits+misses) 3281system.l2c.ReadSharedReq_accesses::cpu1.dtb.walker 55 # number of ReadSharedReq accesses(hits+misses) 3282system.l2c.ReadSharedReq_accesses::cpu1.itb.walker 19 # number of ReadSharedReq accesses(hits+misses) 3283system.l2c.ReadSharedReq_accesses::cpu1.inst 23946 # number of ReadSharedReq accesses(hits+misses) 3284system.l2c.ReadSharedReq_accesses::cpu1.data 12538 # number of ReadSharedReq accesses(hits+misses) 3285system.l2c.ReadSharedReq_accesses::cpu1.l2cache.prefetcher 11694 # number of ReadSharedReq accesses(hits+misses) 3286system.l2c.ReadSharedReq_accesses::total 363577 # number of ReadSharedReq accesses(hits+misses) 3287system.l2c.demand_accesses::cpu0.dtb.walker 291 # number of demand (read+write) accesses |
| 3275system.l2c.demand_accesses::cpu0.itb.walker 110 # number of demand (read+write) accesses | 3288system.l2c.demand_accesses::cpu0.itb.walker 110 # number of demand (read+write) accesses |
| 3276system.l2c.demand_accesses::cpu0.inst 70917 # number of demand (read+write) accesses 3277system.l2c.demand_accesses::cpu0.data 82122 # number of demand (read+write) accesses 3278system.l2c.demand_accesses::cpu0.l2cache.prefetcher 178043 # number of demand (read+write) accesses 3279system.l2c.demand_accesses::cpu1.dtb.walker 71 # number of demand (read+write) accesses 3280system.l2c.demand_accesses::cpu1.itb.walker 30 # number of demand (read+write) accesses 3281system.l2c.demand_accesses::cpu1.inst 23836 # number of demand (read+write) accesses 3282system.l2c.demand_accesses::cpu1.data 22066 # number of demand (read+write) accesses 3283system.l2c.demand_accesses::cpu1.l2cache.prefetcher 11482 # number of demand (read+write) accesses 3284system.l2c.demand_accesses::total 388954 # number of demand (read+write) accesses 3285system.l2c.overall_accesses::cpu0.dtb.walker 277 # number of overall (read+write) accesses | 3289system.l2c.demand_accesses::cpu0.inst 70520 # number of demand (read+write) accesses 3290system.l2c.demand_accesses::cpu0.data 81675 # number of demand (read+write) accesses 3291system.l2c.demand_accesses::cpu0.l2cache.prefetcher 177769 # number of demand (read+write) accesses 3292system.l2c.demand_accesses::cpu1.dtb.walker 55 # number of demand (read+write) accesses 3293system.l2c.demand_accesses::cpu1.itb.walker 19 # number of demand (read+write) accesses 3294system.l2c.demand_accesses::cpu1.inst 23946 # number of demand (read+write) accesses 3295system.l2c.demand_accesses::cpu1.data 22352 # number of demand (read+write) accesses 3296system.l2c.demand_accesses::cpu1.l2cache.prefetcher 11694 # number of demand (read+write) accesses 3297system.l2c.demand_accesses::total 388431 # number of demand (read+write) accesses 3298system.l2c.overall_accesses::cpu0.dtb.walker 291 # number of overall (read+write) accesses |
| 3286system.l2c.overall_accesses::cpu0.itb.walker 110 # number of overall (read+write) accesses | 3299system.l2c.overall_accesses::cpu0.itb.walker 110 # number of overall (read+write) accesses |
| 3287system.l2c.overall_accesses::cpu0.inst 70917 # number of overall (read+write) accesses 3288system.l2c.overall_accesses::cpu0.data 82122 # number of overall (read+write) accesses 3289system.l2c.overall_accesses::cpu0.l2cache.prefetcher 178043 # number of overall (read+write) accesses 3290system.l2c.overall_accesses::cpu1.dtb.walker 71 # number of overall (read+write) accesses 3291system.l2c.overall_accesses::cpu1.itb.walker 30 # number of overall (read+write) accesses 3292system.l2c.overall_accesses::cpu1.inst 23836 # number of overall (read+write) accesses 3293system.l2c.overall_accesses::cpu1.data 22066 # number of overall (read+write) accesses 3294system.l2c.overall_accesses::cpu1.l2cache.prefetcher 11482 # number of overall (read+write) accesses 3295system.l2c.overall_accesses::total 388954 # number of overall (read+write) accesses 3296system.l2c.UpgradeReq_miss_rate::cpu0.data 0.012974 # miss rate for UpgradeReq accesses 3297system.l2c.UpgradeReq_miss_rate::cpu1.data 0.058317 # miss rate for UpgradeReq accesses 3298system.l2c.UpgradeReq_miss_rate::total 0.017804 # miss rate for UpgradeReq accesses 3299system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.033141 # miss rate for SCUpgradeReq accesses 3300system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.044944 # miss rate for SCUpgradeReq accesses 3301system.l2c.SCUpgradeReq_miss_rate::total 0.038507 # miss rate for SCUpgradeReq accesses 3302system.l2c.ReadExReq_miss_rate::cpu0.data 0.737512 # miss rate for ReadExReq accesses 3303system.l2c.ReadExReq_miss_rate::cpu1.data 0.859255 # miss rate for ReadExReq accesses 3304system.l2c.ReadExReq_miss_rate::total 0.784528 # miss rate for ReadExReq accesses 3305system.l2c.ReadSharedReq_miss_rate::cpu0.dtb.walker 0.104693 # miss rate for ReadSharedReq accesses 3306system.l2c.ReadSharedReq_miss_rate::cpu0.itb.walker 0.027273 # miss rate for ReadSharedReq accesses 3307system.l2c.ReadSharedReq_miss_rate::cpu0.inst 0.281357 # miss rate for ReadSharedReq accesses 3308system.l2c.ReadSharedReq_miss_rate::cpu0.data 0.139636 # miss rate for ReadSharedReq accesses 3309system.l2c.ReadSharedReq_miss_rate::cpu0.l2cache.prefetcher 0.740529 # miss rate for ReadSharedReq accesses 3310system.l2c.ReadSharedReq_miss_rate::cpu1.dtb.walker 0.056338 # miss rate for ReadSharedReq accesses 3311system.l2c.ReadSharedReq_miss_rate::cpu1.itb.walker 0.033333 # miss rate for ReadSharedReq accesses 3312system.l2c.ReadSharedReq_miss_rate::cpu1.inst 0.113777 # miss rate for ReadSharedReq accesses 3313system.l2c.ReadSharedReq_miss_rate::cpu1.data 0.078286 # miss rate for ReadSharedReq accesses 3314system.l2c.ReadSharedReq_miss_rate::cpu1.l2cache.prefetcher 0.581345 # miss rate for ReadSharedReq accesses 3315system.l2c.ReadSharedReq_miss_rate::total 0.470963 # miss rate for ReadSharedReq accesses 3316system.l2c.demand_miss_rate::cpu0.dtb.walker 0.104693 # miss rate for demand accesses 3317system.l2c.demand_miss_rate::cpu0.itb.walker 0.027273 # miss rate for demand accesses 3318system.l2c.demand_miss_rate::cpu0.inst 0.281357 # miss rate for demand accesses 3319system.l2c.demand_miss_rate::cpu0.data 0.249970 # miss rate for demand accesses 3320system.l2c.demand_miss_rate::cpu0.l2cache.prefetcher 0.740529 # miss rate for demand accesses 3321system.l2c.demand_miss_rate::cpu1.dtb.walker 0.056338 # miss rate for demand accesses 3322system.l2c.demand_miss_rate::cpu1.itb.walker 0.033333 # miss rate for demand accesses 3323system.l2c.demand_miss_rate::cpu1.inst 0.113777 # miss rate for demand accesses 3324system.l2c.demand_miss_rate::cpu1.data 0.415753 # miss rate for demand accesses 3325system.l2c.demand_miss_rate::cpu1.l2cache.prefetcher 0.581345 # miss rate for demand accesses 3326system.l2c.demand_miss_rate::total 0.490868 # miss rate for demand accesses 3327system.l2c.overall_miss_rate::cpu0.dtb.walker 0.104693 # miss rate for overall accesses 3328system.l2c.overall_miss_rate::cpu0.itb.walker 0.027273 # miss rate for overall accesses 3329system.l2c.overall_miss_rate::cpu0.inst 0.281357 # miss rate for overall accesses 3330system.l2c.overall_miss_rate::cpu0.data 0.249970 # miss rate for overall accesses 3331system.l2c.overall_miss_rate::cpu0.l2cache.prefetcher 0.740529 # miss rate for overall accesses 3332system.l2c.overall_miss_rate::cpu1.dtb.walker 0.056338 # miss rate for overall accesses 3333system.l2c.overall_miss_rate::cpu1.itb.walker 0.033333 # miss rate for overall accesses 3334system.l2c.overall_miss_rate::cpu1.inst 0.113777 # miss rate for overall accesses 3335system.l2c.overall_miss_rate::cpu1.data 0.415753 # miss rate for overall accesses 3336system.l2c.overall_miss_rate::cpu1.l2cache.prefetcher 0.581345 # miss rate for overall accesses 3337system.l2c.overall_miss_rate::total 0.490868 # miss rate for overall accesses 3338system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 16033.149171 # average UpgradeReq miss latency 3339system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 2759.450172 # average UpgradeReq miss latency 3340system.l2c.UpgradeReq_avg_miss_latency::total 11401.678657 # average UpgradeReq miss latency 3341system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 7304.347826 # average SCUpgradeReq miss latency 3342system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 4908.653846 # average SCUpgradeReq miss latency 3343system.l2c.SCUpgradeReq_avg_miss_latency::total 6033.163265 # average SCUpgradeReq miss latency 3344system.l2c.ReadExReq_avg_miss_latency::cpu0.data 147616.623423 # average ReadExReq miss latency 3345system.l2c.ReadExReq_avg_miss_latency::cpu1.data 91790.674966 # average ReadExReq miss latency 3346system.l2c.ReadExReq_avg_miss_latency::total 124003.717088 # average ReadExReq miss latency 3347system.l2c.ReadSharedReq_avg_miss_latency::cpu0.dtb.walker 136396.551724 # average ReadSharedReq miss latency 3348system.l2c.ReadSharedReq_avg_miss_latency::cpu0.itb.walker 83000 # average ReadSharedReq miss latency 3349system.l2c.ReadSharedReq_avg_miss_latency::cpu0.inst 104960.707663 # average ReadSharedReq miss latency 3350system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 115678.857876 # average ReadSharedReq miss latency 3351system.l2c.ReadSharedReq_avg_miss_latency::cpu0.l2cache.prefetcher 125345.441181 # average ReadSharedReq miss latency 3352system.l2c.ReadSharedReq_avg_miss_latency::cpu1.dtb.walker 225875 # average ReadSharedReq miss latency 3353system.l2c.ReadSharedReq_avg_miss_latency::cpu1.itb.walker 89500 # average ReadSharedReq miss latency 3354system.l2c.ReadSharedReq_avg_miss_latency::cpu1.inst 106493.362832 # average ReadSharedReq miss latency 3355system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 123259.938838 # average ReadSharedReq miss latency 3356system.l2c.ReadSharedReq_avg_miss_latency::cpu1.l2cache.prefetcher 151315.582772 # average ReadSharedReq miss latency 3357system.l2c.ReadSharedReq_avg_miss_latency::total 123151.444452 # average ReadSharedReq miss latency 3358system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 136396.551724 # average overall miss latency 3359system.l2c.demand_avg_miss_latency::cpu0.itb.walker 83000 # average overall miss latency 3360system.l2c.demand_avg_miss_latency::cpu0.inst 104960.707663 # average overall miss latency 3361system.l2c.demand_avg_miss_latency::cpu0.data 133068.199532 # average overall miss latency 3362system.l2c.demand_avg_miss_latency::cpu0.l2cache.prefetcher 125345.441181 # average overall miss latency 3363system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 225875 # average overall miss latency 3364system.l2c.demand_avg_miss_latency::cpu1.itb.walker 89500 # average overall miss latency 3365system.l2c.demand_avg_miss_latency::cpu1.inst 106493.362832 # average overall miss latency 3366system.l2c.demand_avg_miss_latency::cpu1.data 95155.766296 # average overall miss latency 3367system.l2c.demand_avg_miss_latency::cpu1.l2cache.prefetcher 151315.582772 # average overall miss latency 3368system.l2c.demand_avg_miss_latency::total 123237.910452 # average overall miss latency 3369system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 136396.551724 # average overall miss latency 3370system.l2c.overall_avg_miss_latency::cpu0.itb.walker 83000 # average overall miss latency 3371system.l2c.overall_avg_miss_latency::cpu0.inst 104960.707663 # average overall miss latency 3372system.l2c.overall_avg_miss_latency::cpu0.data 133068.199532 # average overall miss latency 3373system.l2c.overall_avg_miss_latency::cpu0.l2cache.prefetcher 125345.441181 # average overall miss latency 3374system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 225875 # average overall miss latency 3375system.l2c.overall_avg_miss_latency::cpu1.itb.walker 89500 # average overall miss latency 3376system.l2c.overall_avg_miss_latency::cpu1.inst 106493.362832 # average overall miss latency 3377system.l2c.overall_avg_miss_latency::cpu1.data 95155.766296 # average overall miss latency 3378system.l2c.overall_avg_miss_latency::cpu1.l2cache.prefetcher 151315.582772 # average overall miss latency 3379system.l2c.overall_avg_miss_latency::total 123237.910452 # average overall miss latency 3380system.l2c.blocked_cycles::no_mshrs 225 # number of cycles access was blocked | 3300system.l2c.overall_accesses::cpu0.inst 70520 # number of overall (read+write) accesses 3301system.l2c.overall_accesses::cpu0.data 81675 # number of overall (read+write) accesses 3302system.l2c.overall_accesses::cpu0.l2cache.prefetcher 177769 # number of overall (read+write) accesses 3303system.l2c.overall_accesses::cpu1.dtb.walker 55 # number of overall (read+write) accesses 3304system.l2c.overall_accesses::cpu1.itb.walker 19 # number of overall (read+write) accesses 3305system.l2c.overall_accesses::cpu1.inst 23946 # number of overall (read+write) accesses 3306system.l2c.overall_accesses::cpu1.data 22352 # number of overall (read+write) accesses 3307system.l2c.overall_accesses::cpu1.l2cache.prefetcher 11694 # number of overall (read+write) accesses 3308system.l2c.overall_accesses::total 388431 # number of overall (read+write) accesses 3309system.l2c.UpgradeReq_miss_rate::cpu0.data 0.012471 # miss rate for UpgradeReq accesses 3310system.l2c.UpgradeReq_miss_rate::cpu1.data 0.054145 # miss rate for UpgradeReq accesses 3311system.l2c.UpgradeReq_miss_rate::total 0.016929 # miss rate for UpgradeReq accesses 3312system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.018855 # miss rate for SCUpgradeReq accesses 3313system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.036957 # miss rate for SCUpgradeReq accesses 3314system.l2c.SCUpgradeReq_miss_rate::total 0.027053 # miss rate for SCUpgradeReq accesses 3315system.l2c.ReadExReq_miss_rate::cpu0.data 0.735638 # miss rate for ReadExReq accesses 3316system.l2c.ReadExReq_miss_rate::cpu1.data 0.838598 # miss rate for ReadExReq accesses 3317system.l2c.ReadExReq_miss_rate::total 0.776294 # miss rate for ReadExReq accesses 3318system.l2c.ReadSharedReq_miss_rate::cpu0.dtb.walker 0.089347 # miss rate for ReadSharedReq accesses 3319system.l2c.ReadSharedReq_miss_rate::cpu0.itb.walker 0.036364 # miss rate for ReadSharedReq accesses 3320system.l2c.ReadSharedReq_miss_rate::cpu0.inst 0.283196 # miss rate for ReadSharedReq accesses 3321system.l2c.ReadSharedReq_miss_rate::cpu0.data 0.141262 # miss rate for ReadSharedReq accesses 3322system.l2c.ReadSharedReq_miss_rate::cpu0.l2cache.prefetcher 0.738666 # miss rate for ReadSharedReq accesses 3323system.l2c.ReadSharedReq_miss_rate::cpu1.dtb.walker 0.109091 # miss rate for ReadSharedReq accesses 3324system.l2c.ReadSharedReq_miss_rate::cpu1.itb.walker 0.052632 # miss rate for ReadSharedReq accesses 3325system.l2c.ReadSharedReq_miss_rate::cpu1.inst 0.114675 # miss rate for ReadSharedReq accesses 3326system.l2c.ReadSharedReq_miss_rate::cpu1.data 0.075371 # miss rate for ReadSharedReq accesses 3327system.l2c.ReadSharedReq_miss_rate::cpu1.l2cache.prefetcher 0.578502 # miss rate for ReadSharedReq accesses 3328system.l2c.ReadSharedReq_miss_rate::total 0.470847 # miss rate for ReadSharedReq accesses 3329system.l2c.demand_miss_rate::cpu0.dtb.walker 0.089347 # miss rate for demand accesses 3330system.l2c.demand_miss_rate::cpu0.itb.walker 0.036364 # miss rate for demand accesses 3331system.l2c.demand_miss_rate::cpu0.inst 0.283196 # miss rate for demand accesses 3332system.l2c.demand_miss_rate::cpu0.data 0.250713 # miss rate for demand accesses 3333system.l2c.demand_miss_rate::cpu0.l2cache.prefetcher 0.738666 # miss rate for demand accesses 3334system.l2c.demand_miss_rate::cpu1.dtb.walker 0.109091 # miss rate for demand accesses 3335system.l2c.demand_miss_rate::cpu1.itb.walker 0.052632 # miss rate for demand accesses 3336system.l2c.demand_miss_rate::cpu1.inst 0.114675 # miss rate for demand accesses 3337system.l2c.demand_miss_rate::cpu1.data 0.410478 # miss rate for demand accesses 3338system.l2c.demand_miss_rate::cpu1.l2cache.prefetcher 0.578502 # miss rate for demand accesses 3339system.l2c.demand_miss_rate::total 0.490391 # miss rate for demand accesses 3340system.l2c.overall_miss_rate::cpu0.dtb.walker 0.089347 # miss rate for overall accesses 3341system.l2c.overall_miss_rate::cpu0.itb.walker 0.036364 # miss rate for overall accesses 3342system.l2c.overall_miss_rate::cpu0.inst 0.283196 # miss rate for overall accesses 3343system.l2c.overall_miss_rate::cpu0.data 0.250713 # miss rate for overall accesses 3344system.l2c.overall_miss_rate::cpu0.l2cache.prefetcher 0.738666 # miss rate for overall accesses 3345system.l2c.overall_miss_rate::cpu1.dtb.walker 0.109091 # miss rate for overall accesses 3346system.l2c.overall_miss_rate::cpu1.itb.walker 0.052632 # miss rate for overall accesses 3347system.l2c.overall_miss_rate::cpu1.inst 0.114675 # miss rate for overall accesses 3348system.l2c.overall_miss_rate::cpu1.data 0.410478 # miss rate for overall accesses 3349system.l2c.overall_miss_rate::cpu1.l2cache.prefetcher 0.578502 # miss rate for overall accesses 3350system.l2c.overall_miss_rate::total 0.490391 # miss rate for overall accesses 3351system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 19224.761905 # average UpgradeReq miss latency 3352system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 1901.098901 # average UpgradeReq miss latency 3353system.l2c.UpgradeReq_avg_miss_latency::total 13298.245614 # average UpgradeReq miss latency 3354system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 13386.792453 # average SCUpgradeReq miss latency 3355system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 4244.186047 # average SCUpgradeReq miss latency 3356system.l2c.SCUpgradeReq_avg_miss_latency::total 7730.215827 # average SCUpgradeReq miss latency 3357system.l2c.ReadExReq_avg_miss_latency::cpu0.data 148870.074114 # average ReadExReq miss latency 3358system.l2c.ReadExReq_avg_miss_latency::cpu1.data 94763.304982 # average ReadExReq miss latency 3359system.l2c.ReadExReq_avg_miss_latency::total 125790.427076 # average ReadExReq miss latency 3360system.l2c.ReadSharedReq_avg_miss_latency::cpu0.dtb.walker 154326.923077 # average ReadSharedReq miss latency 3361system.l2c.ReadSharedReq_avg_miss_latency::cpu0.itb.walker 88250 # average ReadSharedReq miss latency 3362system.l2c.ReadSharedReq_avg_miss_latency::cpu0.inst 105010.415102 # average ReadSharedReq miss latency 3363system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 117581.111229 # average ReadSharedReq miss latency 3364system.l2c.ReadSharedReq_avg_miss_latency::cpu0.l2cache.prefetcher 124292.537879 # average ReadSharedReq miss latency 3365system.l2c.ReadSharedReq_avg_miss_latency::cpu1.dtb.walker 89750 # average ReadSharedReq miss latency 3366system.l2c.ReadSharedReq_avg_miss_latency::cpu1.itb.walker 90000 # average ReadSharedReq miss latency 3367system.l2c.ReadSharedReq_avg_miss_latency::cpu1.inst 107477.603787 # average ReadSharedReq miss latency 3368system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 122673.015873 # average ReadSharedReq miss latency 3369system.l2c.ReadSharedReq_avg_miss_latency::cpu1.l2cache.prefetcher 145784.343829 # average ReadSharedReq miss latency 3370system.l2c.ReadSharedReq_avg_miss_latency::total 122246.992038 # average ReadSharedReq miss latency 3371system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 154326.923077 # average overall miss latency 3372system.l2c.demand_avg_miss_latency::cpu0.itb.walker 88250 # average overall miss latency 3373system.l2c.demand_avg_miss_latency::cpu0.inst 105010.415102 # average overall miss latency 3374system.l2c.demand_avg_miss_latency::cpu0.data 134486.960981 # average overall miss latency 3375system.l2c.demand_avg_miss_latency::cpu0.l2cache.prefetcher 124292.537879 # average overall miss latency 3376system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 89750 # average overall miss latency 3377system.l2c.demand_avg_miss_latency::cpu1.itb.walker 90000 # average overall miss latency 3378system.l2c.demand_avg_miss_latency::cpu1.inst 107477.603787 # average overall miss latency 3379system.l2c.demand_avg_miss_latency::cpu1.data 97637.929155 # average overall miss latency 3380system.l2c.demand_avg_miss_latency::cpu1.l2cache.prefetcher 145784.343829 # average overall miss latency 3381system.l2c.demand_avg_miss_latency::total 122605.906144 # average overall miss latency 3382system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 154326.923077 # average overall miss latency 3383system.l2c.overall_avg_miss_latency::cpu0.itb.walker 88250 # average overall miss latency 3384system.l2c.overall_avg_miss_latency::cpu0.inst 105010.415102 # average overall miss latency 3385system.l2c.overall_avg_miss_latency::cpu0.data 134486.960981 # average overall miss latency 3386system.l2c.overall_avg_miss_latency::cpu0.l2cache.prefetcher 124292.537879 # average overall miss latency 3387system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 89750 # average overall miss latency 3388system.l2c.overall_avg_miss_latency::cpu1.itb.walker 90000 # average overall miss latency 3389system.l2c.overall_avg_miss_latency::cpu1.inst 107477.603787 # average overall miss latency 3390system.l2c.overall_avg_miss_latency::cpu1.data 97637.929155 # average overall miss latency 3391system.l2c.overall_avg_miss_latency::cpu1.l2cache.prefetcher 145784.343829 # average overall miss latency 3392system.l2c.overall_avg_miss_latency::total 122605.906144 # average overall miss latency 3393system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked |
| 3381system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked | 3394system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked |
| 3382system.l2c.blocked::no_mshrs 9 # number of cycles access was blocked | 3395system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked |
| 3383system.l2c.blocked::no_targets 0 # number of cycles access was blocked | 3396system.l2c.blocked::no_targets 0 # number of cycles access was blocked |
| 3384system.l2c.avg_blocked_cycles::no_mshrs 25 # average number of cycles each access was blocked | 3397system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked |
| 3385system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked | 3398system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked |
| 3386system.l2c.writebacks::writebacks 101341 # number of writebacks 3387system.l2c.writebacks::total 101341 # number of writebacks 3388system.l2c.ReadSharedReq_mshr_hits::cpu0.inst 1 # number of ReadSharedReq MSHR hits 3389system.l2c.ReadSharedReq_mshr_hits::total 1 # number of ReadSharedReq MSHR hits 3390system.l2c.demand_mshr_hits::cpu0.inst 1 # number of demand (read+write) MSHR hits 3391system.l2c.demand_mshr_hits::total 1 # number of demand (read+write) MSHR hits 3392system.l2c.overall_mshr_hits::cpu0.inst 1 # number of overall MSHR hits 3393system.l2c.overall_mshr_hits::total 1 # number of overall MSHR hits 3394system.l2c.CleanEvict_mshr_misses::writebacks 4056 # number of CleanEvict MSHR misses 3395system.l2c.CleanEvict_mshr_misses::total 4056 # number of CleanEvict MSHR misses 3396system.l2c.UpgradeReq_mshr_misses::cpu0.data 543 # number of UpgradeReq MSHR misses 3397system.l2c.UpgradeReq_mshr_misses::cpu1.data 291 # number of UpgradeReq MSHR misses 3398system.l2c.UpgradeReq_mshr_misses::total 834 # number of UpgradeReq MSHR misses 3399system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 92 # number of SCUpgradeReq MSHR misses 3400system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 104 # number of SCUpgradeReq MSHR misses 3401system.l2c.SCUpgradeReq_mshr_misses::total 196 # number of SCUpgradeReq MSHR misses 3402system.l2c.ReadExReq_mshr_misses::cpu0.data 11177 # number of ReadExReq MSHR misses 3403system.l2c.ReadExReq_mshr_misses::cpu1.data 8193 # number of ReadExReq MSHR misses 3404system.l2c.ReadExReq_mshr_misses::total 19370 # number of ReadExReq MSHR misses 3405system.l2c.ReadSharedReq_mshr_misses::cpu0.dtb.walker 29 # number of ReadSharedReq MSHR misses 3406system.l2c.ReadSharedReq_mshr_misses::cpu0.itb.walker 3 # number of ReadSharedReq MSHR misses 3407system.l2c.ReadSharedReq_mshr_misses::cpu0.inst 19952 # number of ReadSharedReq MSHR misses 3408system.l2c.ReadSharedReq_mshr_misses::cpu0.data 9351 # number of ReadSharedReq MSHR misses 3409system.l2c.ReadSharedReq_mshr_misses::cpu0.l2cache.prefetcher 131846 # number of ReadSharedReq MSHR misses 3410system.l2c.ReadSharedReq_mshr_misses::cpu1.dtb.walker 4 # number of ReadSharedReq MSHR misses | 3399system.l2c.writebacks::writebacks 100899 # number of writebacks 3400system.l2c.writebacks::total 100899 # number of writebacks 3401system.l2c.ReadSharedReq_mshr_hits::cpu0.inst 2 # number of ReadSharedReq MSHR hits 3402system.l2c.ReadSharedReq_mshr_hits::cpu1.inst 8 # number of ReadSharedReq MSHR hits 3403system.l2c.ReadSharedReq_mshr_hits::cpu1.data 1 # number of ReadSharedReq MSHR hits 3404system.l2c.ReadSharedReq_mshr_hits::total 11 # number of ReadSharedReq MSHR hits 3405system.l2c.demand_mshr_hits::cpu0.inst 2 # number of demand (read+write) MSHR hits 3406system.l2c.demand_mshr_hits::cpu1.inst 8 # number of demand (read+write) MSHR hits 3407system.l2c.demand_mshr_hits::cpu1.data 1 # number of demand (read+write) MSHR hits 3408system.l2c.demand_mshr_hits::total 11 # number of demand (read+write) MSHR hits 3409system.l2c.overall_mshr_hits::cpu0.inst 2 # number of overall MSHR hits 3410system.l2c.overall_mshr_hits::cpu1.inst 8 # number of overall MSHR hits 3411system.l2c.overall_mshr_hits::cpu1.data 1 # number of overall MSHR hits 3412system.l2c.overall_mshr_hits::total 11 # number of overall MSHR hits 3413system.l2c.CleanEvict_mshr_misses::writebacks 4091 # number of CleanEvict MSHR misses 3414system.l2c.CleanEvict_mshr_misses::total 4091 # number of CleanEvict MSHR misses 3415system.l2c.UpgradeReq_mshr_misses::cpu0.data 525 # number of UpgradeReq MSHR misses 3416system.l2c.UpgradeReq_mshr_misses::cpu1.data 273 # number of UpgradeReq MSHR misses 3417system.l2c.UpgradeReq_mshr_misses::total 798 # number of UpgradeReq MSHR misses 3418system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 53 # number of SCUpgradeReq MSHR misses 3419system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 86 # number of SCUpgradeReq MSHR misses 3420system.l2c.SCUpgradeReq_mshr_misses::total 139 # number of SCUpgradeReq MSHR misses 3421system.l2c.ReadExReq_mshr_misses::cpu0.data 11064 # number of ReadExReq MSHR misses 3422system.l2c.ReadExReq_mshr_misses::cpu1.data 8230 # number of ReadExReq MSHR misses 3423system.l2c.ReadExReq_mshr_misses::total 19294 # number of ReadExReq MSHR misses 3424system.l2c.ReadSharedReq_mshr_misses::cpu0.dtb.walker 26 # number of ReadSharedReq MSHR misses 3425system.l2c.ReadSharedReq_mshr_misses::cpu0.itb.walker 4 # number of ReadSharedReq MSHR misses 3426system.l2c.ReadSharedReq_mshr_misses::cpu0.inst 19969 # number of ReadSharedReq MSHR misses 3427system.l2c.ReadSharedReq_mshr_misses::cpu0.data 9413 # number of ReadSharedReq MSHR misses 3428system.l2c.ReadSharedReq_mshr_misses::cpu0.l2cache.prefetcher 131312 # number of ReadSharedReq MSHR misses 3429system.l2c.ReadSharedReq_mshr_misses::cpu1.dtb.walker 6 # number of ReadSharedReq MSHR misses |
| 3411system.l2c.ReadSharedReq_mshr_misses::cpu1.itb.walker 1 # number of ReadSharedReq MSHR misses | 3430system.l2c.ReadSharedReq_mshr_misses::cpu1.itb.walker 1 # number of ReadSharedReq MSHR misses |
| 3412system.l2c.ReadSharedReq_mshr_misses::cpu1.inst 2712 # number of ReadSharedReq MSHR misses 3413system.l2c.ReadSharedReq_mshr_misses::cpu1.data 981 # number of ReadSharedReq MSHR misses 3414system.l2c.ReadSharedReq_mshr_misses::cpu1.l2cache.prefetcher 6675 # number of ReadSharedReq MSHR misses 3415system.l2c.ReadSharedReq_mshr_misses::total 171554 # number of ReadSharedReq MSHR misses 3416system.l2c.demand_mshr_misses::cpu0.dtb.walker 29 # number of demand (read+write) MSHR misses 3417system.l2c.demand_mshr_misses::cpu0.itb.walker 3 # number of demand (read+write) MSHR misses 3418system.l2c.demand_mshr_misses::cpu0.inst 19952 # number of demand (read+write) MSHR misses 3419system.l2c.demand_mshr_misses::cpu0.data 20528 # number of demand (read+write) MSHR misses 3420system.l2c.demand_mshr_misses::cpu0.l2cache.prefetcher 131846 # number of demand (read+write) MSHR misses 3421system.l2c.demand_mshr_misses::cpu1.dtb.walker 4 # number of demand (read+write) MSHR misses | 3431system.l2c.ReadSharedReq_mshr_misses::cpu1.inst 2738 # number of ReadSharedReq MSHR misses 3432system.l2c.ReadSharedReq_mshr_misses::cpu1.data 944 # number of ReadSharedReq MSHR misses 3433system.l2c.ReadSharedReq_mshr_misses::cpu1.l2cache.prefetcher 6765 # number of ReadSharedReq MSHR misses 3434system.l2c.ReadSharedReq_mshr_misses::total 171178 # number of ReadSharedReq MSHR misses 3435system.l2c.demand_mshr_misses::cpu0.dtb.walker 26 # number of demand (read+write) MSHR misses 3436system.l2c.demand_mshr_misses::cpu0.itb.walker 4 # number of demand (read+write) MSHR misses 3437system.l2c.demand_mshr_misses::cpu0.inst 19969 # number of demand (read+write) MSHR misses 3438system.l2c.demand_mshr_misses::cpu0.data 20477 # number of demand (read+write) MSHR misses 3439system.l2c.demand_mshr_misses::cpu0.l2cache.prefetcher 131312 # number of demand (read+write) MSHR misses 3440system.l2c.demand_mshr_misses::cpu1.dtb.walker 6 # number of demand (read+write) MSHR misses |
| 3422system.l2c.demand_mshr_misses::cpu1.itb.walker 1 # number of demand (read+write) MSHR misses | 3441system.l2c.demand_mshr_misses::cpu1.itb.walker 1 # number of demand (read+write) MSHR misses |
| 3423system.l2c.demand_mshr_misses::cpu1.inst 2712 # number of demand (read+write) MSHR misses | 3442system.l2c.demand_mshr_misses::cpu1.inst 2738 # number of demand (read+write) MSHR misses |
| 3424system.l2c.demand_mshr_misses::cpu1.data 9174 # number of demand (read+write) MSHR misses | 3443system.l2c.demand_mshr_misses::cpu1.data 9174 # number of demand (read+write) MSHR misses |
| 3425system.l2c.demand_mshr_misses::cpu1.l2cache.prefetcher 6675 # number of demand (read+write) MSHR misses 3426system.l2c.demand_mshr_misses::total 190924 # number of demand (read+write) MSHR misses 3427system.l2c.overall_mshr_misses::cpu0.dtb.walker 29 # number of overall MSHR misses 3428system.l2c.overall_mshr_misses::cpu0.itb.walker 3 # number of overall MSHR misses 3429system.l2c.overall_mshr_misses::cpu0.inst 19952 # number of overall MSHR misses 3430system.l2c.overall_mshr_misses::cpu0.data 20528 # number of overall MSHR misses 3431system.l2c.overall_mshr_misses::cpu0.l2cache.prefetcher 131846 # number of overall MSHR misses 3432system.l2c.overall_mshr_misses::cpu1.dtb.walker 4 # number of overall MSHR misses | 3444system.l2c.demand_mshr_misses::cpu1.l2cache.prefetcher 6765 # number of demand (read+write) MSHR misses 3445system.l2c.demand_mshr_misses::total 190472 # number of demand (read+write) MSHR misses 3446system.l2c.overall_mshr_misses::cpu0.dtb.walker 26 # number of overall MSHR misses 3447system.l2c.overall_mshr_misses::cpu0.itb.walker 4 # number of overall MSHR misses 3448system.l2c.overall_mshr_misses::cpu0.inst 19969 # number of overall MSHR misses 3449system.l2c.overall_mshr_misses::cpu0.data 20477 # number of overall MSHR misses 3450system.l2c.overall_mshr_misses::cpu0.l2cache.prefetcher 131312 # number of overall MSHR misses 3451system.l2c.overall_mshr_misses::cpu1.dtb.walker 6 # number of overall MSHR misses |
| 3433system.l2c.overall_mshr_misses::cpu1.itb.walker 1 # number of overall MSHR misses | 3452system.l2c.overall_mshr_misses::cpu1.itb.walker 1 # number of overall MSHR misses |
| 3434system.l2c.overall_mshr_misses::cpu1.inst 2712 # number of overall MSHR misses | 3453system.l2c.overall_mshr_misses::cpu1.inst 2738 # number of overall MSHR misses |
| 3435system.l2c.overall_mshr_misses::cpu1.data 9174 # number of overall MSHR misses | 3454system.l2c.overall_mshr_misses::cpu1.data 9174 # number of overall MSHR misses |
| 3436system.l2c.overall_mshr_misses::cpu1.l2cache.prefetcher 6675 # number of overall MSHR misses 3437system.l2c.overall_mshr_misses::total 190924 # number of overall MSHR misses | 3455system.l2c.overall_mshr_misses::cpu1.l2cache.prefetcher 6765 # number of overall MSHR misses 3456system.l2c.overall_mshr_misses::total 190472 # number of overall MSHR misses |
| 3438system.l2c.ReadReq_mshr_uncacheable::cpu0.inst 3008 # number of ReadReq MSHR uncacheable | 3457system.l2c.ReadReq_mshr_uncacheable::cpu0.inst 3008 # number of ReadReq MSHR uncacheable |
| 3439system.l2c.ReadReq_mshr_uncacheable::cpu0.data 31782 # number of ReadReq MSHR uncacheable | 3458system.l2c.ReadReq_mshr_uncacheable::cpu0.data 32008 # number of ReadReq MSHR uncacheable |
| 3440system.l2c.ReadReq_mshr_uncacheable::cpu1.inst 101 # number of ReadReq MSHR uncacheable | 3459system.l2c.ReadReq_mshr_uncacheable::cpu1.inst 101 # number of ReadReq MSHR uncacheable |
| 3441system.l2c.ReadReq_mshr_uncacheable::cpu1.data 3383 # number of ReadReq MSHR uncacheable 3442system.l2c.ReadReq_mshr_uncacheable::total 38274 # number of ReadReq MSHR uncacheable 3443system.l2c.WriteReq_mshr_uncacheable::cpu0.data 28457 # number of WriteReq MSHR uncacheable 3444system.l2c.WriteReq_mshr_uncacheable::cpu1.data 2740 # number of WriteReq MSHR uncacheable 3445system.l2c.WriteReq_mshr_uncacheable::total 31197 # number of WriteReq MSHR uncacheable | 3460system.l2c.ReadReq_mshr_uncacheable::cpu1.data 2877 # number of ReadReq MSHR uncacheable 3461system.l2c.ReadReq_mshr_uncacheable::total 37994 # number of ReadReq MSHR uncacheable 3462system.l2c.WriteReq_mshr_uncacheable::cpu0.data 28682 # number of WriteReq MSHR uncacheable 3463system.l2c.WriteReq_mshr_uncacheable::cpu1.data 2230 # number of WriteReq MSHR uncacheable 3464system.l2c.WriteReq_mshr_uncacheable::total 30912 # number of WriteReq MSHR uncacheable |
| 3446system.l2c.overall_mshr_uncacheable_misses::cpu0.inst 3008 # number of overall MSHR uncacheable misses | 3465system.l2c.overall_mshr_uncacheable_misses::cpu0.inst 3008 # number of overall MSHR uncacheable misses |
| 3447system.l2c.overall_mshr_uncacheable_misses::cpu0.data 60239 # number of overall MSHR uncacheable misses | 3466system.l2c.overall_mshr_uncacheable_misses::cpu0.data 60690 # number of overall MSHR uncacheable misses |
| 3448system.l2c.overall_mshr_uncacheable_misses::cpu1.inst 101 # number of overall MSHR uncacheable misses | 3467system.l2c.overall_mshr_uncacheable_misses::cpu1.inst 101 # number of overall MSHR uncacheable misses |
| 3449system.l2c.overall_mshr_uncacheable_misses::cpu1.data 6123 # number of overall MSHR uncacheable misses 3450system.l2c.overall_mshr_uncacheable_misses::total 69471 # number of overall MSHR uncacheable misses 3451system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 12087000 # number of UpgradeReq MSHR miss cycles 3452system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 6019500 # number of UpgradeReq MSHR miss cycles 3453system.l2c.UpgradeReq_mshr_miss_latency::total 18106500 # number of UpgradeReq MSHR miss cycles 3454system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 2426500 # number of SCUpgradeReq MSHR miss cycles 3455system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 2307500 # number of SCUpgradeReq MSHR miss cycles 3456system.l2c.SCUpgradeReq_mshr_miss_latency::total 4734000 # number of SCUpgradeReq MSHR miss cycles 3457system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 1538140501 # number of ReadExReq MSHR miss cycles 3458system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 670111000 # number of ReadExReq MSHR miss cycles 3459system.l2c.ReadExReq_mshr_miss_latency::total 2208251501 # number of ReadExReq MSHR miss cycles 3460system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.dtb.walker 3665500 # number of ReadSharedReq MSHR miss cycles 3461system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.itb.walker 219000 # number of ReadSharedReq MSHR miss cycles 3462system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.inst 1894738504 # number of ReadSharedReq MSHR miss cycles 3463system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data 988203000 # number of ReadSharedReq MSHR miss cycles 3464system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.l2cache.prefetcher 15207829549 # number of ReadSharedReq MSHR miss cycles 3465system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.dtb.walker 863500 # number of ReadSharedReq MSHR miss cycles 3466system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.itb.walker 79500 # number of ReadSharedReq MSHR miss cycles 3467system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.inst 261689501 # number of ReadSharedReq MSHR miss cycles 3468system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data 111108000 # number of ReadSharedReq MSHR miss cycles 3469system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.l2cache.prefetcher 943281016 # number of ReadSharedReq MSHR miss cycles 3470system.l2c.ReadSharedReq_mshr_miss_latency::total 19411677070 # number of ReadSharedReq MSHR miss cycles 3471system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 3665500 # number of demand (read+write) MSHR miss cycles 3472system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 219000 # number of demand (read+write) MSHR miss cycles 3473system.l2c.demand_mshr_miss_latency::cpu0.inst 1894738504 # number of demand (read+write) MSHR miss cycles 3474system.l2c.demand_mshr_miss_latency::cpu0.data 2526343501 # number of demand (read+write) MSHR miss cycles 3475system.l2c.demand_mshr_miss_latency::cpu0.l2cache.prefetcher 15207829549 # number of demand (read+write) MSHR miss cycles 3476system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 863500 # number of demand (read+write) MSHR miss cycles 3477system.l2c.demand_mshr_miss_latency::cpu1.itb.walker 79500 # number of demand (read+write) MSHR miss cycles 3478system.l2c.demand_mshr_miss_latency::cpu1.inst 261689501 # number of demand (read+write) MSHR miss cycles 3479system.l2c.demand_mshr_miss_latency::cpu1.data 781219000 # number of demand (read+write) MSHR miss cycles 3480system.l2c.demand_mshr_miss_latency::cpu1.l2cache.prefetcher 943281016 # number of demand (read+write) MSHR miss cycles 3481system.l2c.demand_mshr_miss_latency::total 21619928571 # number of demand (read+write) MSHR miss cycles 3482system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 3665500 # number of overall MSHR miss cycles 3483system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 219000 # number of overall MSHR miss cycles 3484system.l2c.overall_mshr_miss_latency::cpu0.inst 1894738504 # number of overall MSHR miss cycles 3485system.l2c.overall_mshr_miss_latency::cpu0.data 2526343501 # number of overall MSHR miss cycles 3486system.l2c.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 15207829549 # number of overall MSHR miss cycles 3487system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 863500 # number of overall MSHR miss cycles 3488system.l2c.overall_mshr_miss_latency::cpu1.itb.walker 79500 # number of overall MSHR miss cycles 3489system.l2c.overall_mshr_miss_latency::cpu1.inst 261689501 # number of overall MSHR miss cycles 3490system.l2c.overall_mshr_miss_latency::cpu1.data 781219000 # number of overall MSHR miss cycles 3491system.l2c.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 943281016 # number of overall MSHR miss cycles 3492system.l2c.overall_mshr_miss_latency::total 21619928571 # number of overall MSHR miss cycles | 3468system.l2c.overall_mshr_uncacheable_misses::cpu1.data 5107 # number of overall MSHR uncacheable misses 3469system.l2c.overall_mshr_uncacheable_misses::total 68906 # number of overall MSHR uncacheable misses 3470system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 11977000 # number of UpgradeReq MSHR miss cycles 3471system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 6297000 # number of UpgradeReq MSHR miss cycles 3472system.l2c.UpgradeReq_mshr_miss_latency::total 18274000 # number of UpgradeReq MSHR miss cycles 3473system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 1386000 # number of SCUpgradeReq MSHR miss cycles 3474system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 1952500 # number of SCUpgradeReq MSHR miss cycles 3475system.l2c.SCUpgradeReq_mshr_miss_latency::total 3338500 # number of SCUpgradeReq MSHR miss cycles 3476system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 1536458500 # number of ReadExReq MSHR miss cycles 3477system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 697602000 # number of ReadExReq MSHR miss cycles 3478system.l2c.ReadExReq_mshr_miss_latency::total 2234060500 # number of ReadExReq MSHR miss cycles 3479system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.dtb.walker 3752500 # number of ReadSharedReq MSHR miss cycles 3480system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.itb.walker 313000 # number of ReadSharedReq MSHR miss cycles 3481system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.inst 1897400002 # number of ReadSharedReq MSHR miss cycles 3482system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data 1012660501 # number of ReadSharedReq MSHR miss cycles 3483system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.l2cache.prefetcher 15007978241 # number of ReadSharedReq MSHR miss cycles 3484system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.dtb.walker 478500 # number of ReadSharedReq MSHR miss cycles 3485system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.itb.walker 80000 # number of ReadSharedReq MSHR miss cycles 3486system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.inst 267162500 # number of ReadSharedReq MSHR miss cycles 3487system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data 106122500 # number of ReadSharedReq MSHR miss cycles 3488system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.l2cache.prefetcher 918581086 # number of ReadSharedReq MSHR miss cycles 3489system.l2c.ReadSharedReq_mshr_miss_latency::total 19214528830 # number of ReadSharedReq MSHR miss cycles 3490system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 3752500 # number of demand (read+write) MSHR miss cycles 3491system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 313000 # number of demand (read+write) MSHR miss cycles 3492system.l2c.demand_mshr_miss_latency::cpu0.inst 1897400002 # number of demand (read+write) MSHR miss cycles 3493system.l2c.demand_mshr_miss_latency::cpu0.data 2549119001 # number of demand (read+write) MSHR miss cycles 3494system.l2c.demand_mshr_miss_latency::cpu0.l2cache.prefetcher 15007978241 # number of demand (read+write) MSHR miss cycles 3495system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 478500 # number of demand (read+write) MSHR miss cycles 3496system.l2c.demand_mshr_miss_latency::cpu1.itb.walker 80000 # number of demand (read+write) MSHR miss cycles 3497system.l2c.demand_mshr_miss_latency::cpu1.inst 267162500 # number of demand (read+write) MSHR miss cycles 3498system.l2c.demand_mshr_miss_latency::cpu1.data 803724500 # number of demand (read+write) MSHR miss cycles 3499system.l2c.demand_mshr_miss_latency::cpu1.l2cache.prefetcher 918581086 # number of demand (read+write) MSHR miss cycles 3500system.l2c.demand_mshr_miss_latency::total 21448589330 # number of demand (read+write) MSHR miss cycles 3501system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 3752500 # number of overall MSHR miss cycles 3502system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 313000 # number of overall MSHR miss cycles 3503system.l2c.overall_mshr_miss_latency::cpu0.inst 1897400002 # number of overall MSHR miss cycles 3504system.l2c.overall_mshr_miss_latency::cpu0.data 2549119001 # number of overall MSHR miss cycles 3505system.l2c.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 15007978241 # number of overall MSHR miss cycles 3506system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 478500 # number of overall MSHR miss cycles 3507system.l2c.overall_mshr_miss_latency::cpu1.itb.walker 80000 # number of overall MSHR miss cycles 3508system.l2c.overall_mshr_miss_latency::cpu1.inst 267162500 # number of overall MSHR miss cycles 3509system.l2c.overall_mshr_miss_latency::cpu1.data 803724500 # number of overall MSHR miss cycles 3510system.l2c.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 918581086 # number of overall MSHR miss cycles 3511system.l2c.overall_mshr_miss_latency::total 21448589330 # number of overall MSHR miss cycles |
| 3493system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 210941500 # number of ReadReq MSHR uncacheable cycles | 3512system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 210941500 # number of ReadReq MSHR uncacheable cycles |
| 3494system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 5797437001 # number of ReadReq MSHR uncacheable cycles 3495system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 6745000 # number of ReadReq MSHR uncacheable cycles 3496system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 371342000 # number of ReadReq MSHR uncacheable cycles 3497system.l2c.ReadReq_mshr_uncacheable_latency::total 6386465501 # number of ReadReq MSHR uncacheable cycles | 3513system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 5849372000 # number of ReadReq MSHR uncacheable cycles 3514system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 7087000 # number of ReadReq MSHR uncacheable cycles 3515system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 311625000 # number of ReadReq MSHR uncacheable cycles 3516system.l2c.ReadReq_mshr_uncacheable_latency::total 6379025500 # number of ReadReq MSHR uncacheable cycles |
| 3498system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 210941500 # number of overall MSHR uncacheable cycles | 3517system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 210941500 # number of overall MSHR uncacheable cycles |
| 3499system.l2c.overall_mshr_uncacheable_latency::cpu0.data 5797437001 # number of overall MSHR uncacheable cycles 3500system.l2c.overall_mshr_uncacheable_latency::cpu1.inst 6745000 # number of overall MSHR uncacheable cycles 3501system.l2c.overall_mshr_uncacheable_latency::cpu1.data 371342000 # number of overall MSHR uncacheable cycles 3502system.l2c.overall_mshr_uncacheable_latency::total 6386465501 # number of overall MSHR uncacheable cycles | 3518system.l2c.overall_mshr_uncacheable_latency::cpu0.data 5849372000 # number of overall MSHR uncacheable cycles 3519system.l2c.overall_mshr_uncacheable_latency::cpu1.inst 7087000 # number of overall MSHR uncacheable cycles 3520system.l2c.overall_mshr_uncacheable_latency::cpu1.data 311625000 # number of overall MSHR uncacheable cycles 3521system.l2c.overall_mshr_uncacheable_latency::total 6379025500 # number of overall MSHR uncacheable cycles |
| 3503system.l2c.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses 3504system.l2c.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses | 3522system.l2c.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses 3523system.l2c.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses |
| 3505system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.012974 # mshr miss rate for UpgradeReq accesses 3506system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.058317 # mshr miss rate for UpgradeReq accesses 3507system.l2c.UpgradeReq_mshr_miss_rate::total 0.017804 # mshr miss rate for UpgradeReq accesses 3508system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.033141 # mshr miss rate for SCUpgradeReq accesses 3509system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.044944 # mshr miss rate for SCUpgradeReq accesses 3510system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.038507 # mshr miss rate for SCUpgradeReq accesses 3511system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.737512 # mshr miss rate for ReadExReq accesses 3512system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.859255 # mshr miss rate for ReadExReq accesses 3513system.l2c.ReadExReq_mshr_miss_rate::total 0.784528 # mshr miss rate for ReadExReq accesses 3514system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.dtb.walker 0.104693 # mshr miss rate for ReadSharedReq accesses 3515system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.itb.walker 0.027273 # mshr miss rate for ReadSharedReq accesses 3516system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.inst 0.281343 # mshr miss rate for ReadSharedReq accesses 3517system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data 0.139636 # mshr miss rate for ReadSharedReq accesses 3518system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.l2cache.prefetcher 0.740529 # mshr miss rate for ReadSharedReq accesses 3519system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.dtb.walker 0.056338 # mshr miss rate for ReadSharedReq accesses 3520system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.itb.walker 0.033333 # mshr miss rate for ReadSharedReq accesses 3521system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.inst 0.113777 # mshr miss rate for ReadSharedReq accesses 3522system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data 0.078286 # mshr miss rate for ReadSharedReq accesses 3523system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.l2cache.prefetcher 0.581345 # mshr miss rate for ReadSharedReq accesses 3524system.l2c.ReadSharedReq_mshr_miss_rate::total 0.470961 # mshr miss rate for ReadSharedReq accesses 3525system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.104693 # mshr miss rate for demand accesses 3526system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.027273 # mshr miss rate for demand accesses 3527system.l2c.demand_mshr_miss_rate::cpu0.inst 0.281343 # mshr miss rate for demand accesses 3528system.l2c.demand_mshr_miss_rate::cpu0.data 0.249970 # mshr miss rate for demand accesses 3529system.l2c.demand_mshr_miss_rate::cpu0.l2cache.prefetcher 0.740529 # mshr miss rate for demand accesses 3530system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.056338 # mshr miss rate for demand accesses 3531system.l2c.demand_mshr_miss_rate::cpu1.itb.walker 0.033333 # mshr miss rate for demand accesses 3532system.l2c.demand_mshr_miss_rate::cpu1.inst 0.113777 # mshr miss rate for demand accesses 3533system.l2c.demand_mshr_miss_rate::cpu1.data 0.415753 # mshr miss rate for demand accesses 3534system.l2c.demand_mshr_miss_rate::cpu1.l2cache.prefetcher 0.581345 # mshr miss rate for demand accesses 3535system.l2c.demand_mshr_miss_rate::total 0.490865 # mshr miss rate for demand accesses 3536system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.104693 # mshr miss rate for overall accesses 3537system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.027273 # mshr miss rate for overall accesses 3538system.l2c.overall_mshr_miss_rate::cpu0.inst 0.281343 # mshr miss rate for overall accesses 3539system.l2c.overall_mshr_miss_rate::cpu0.data 0.249970 # mshr miss rate for overall accesses 3540system.l2c.overall_mshr_miss_rate::cpu0.l2cache.prefetcher 0.740529 # mshr miss rate for overall accesses 3541system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.056338 # mshr miss rate for overall accesses 3542system.l2c.overall_mshr_miss_rate::cpu1.itb.walker 0.033333 # mshr miss rate for overall accesses 3543system.l2c.overall_mshr_miss_rate::cpu1.inst 0.113777 # mshr miss rate for overall accesses 3544system.l2c.overall_mshr_miss_rate::cpu1.data 0.415753 # mshr miss rate for overall accesses 3545system.l2c.overall_mshr_miss_rate::cpu1.l2cache.prefetcher 0.581345 # mshr miss rate for overall accesses 3546system.l2c.overall_mshr_miss_rate::total 0.490865 # mshr miss rate for overall accesses 3547system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 22259.668508 # average UpgradeReq mshr miss latency 3548system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 20685.567010 # average UpgradeReq mshr miss latency 3549system.l2c.UpgradeReq_avg_mshr_miss_latency::total 21710.431655 # average UpgradeReq mshr miss latency 3550system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 26375 # average SCUpgradeReq mshr miss latency 3551system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 22187.500000 # average SCUpgradeReq mshr miss latency 3552system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 24153.061224 # average SCUpgradeReq mshr miss latency 3553system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 137616.578778 # average ReadExReq mshr miss latency 3554system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 81790.674966 # average ReadExReq mshr miss latency 3555system.l2c.ReadExReq_avg_mshr_miss_latency::total 114003.691327 # average ReadExReq mshr miss latency 3556system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.dtb.walker 126396.551724 # average ReadSharedReq mshr miss latency 3557system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.itb.walker 73000 # average ReadSharedReq mshr miss latency 3558system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 94964.840818 # average ReadSharedReq mshr miss latency 3559system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 105678.857876 # average ReadSharedReq mshr miss latency 3560system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 115345.399549 # average ReadSharedReq mshr miss latency 3561system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.dtb.walker 215875 # average ReadSharedReq mshr miss latency 3562system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.itb.walker 79500 # average ReadSharedReq mshr miss latency 3563system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 96493.178835 # average ReadSharedReq mshr miss latency 3564system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 113259.938838 # average ReadSharedReq mshr miss latency 3565system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 141315.508015 # average ReadSharedReq mshr miss latency 3566system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 113151.993367 # average ReadSharedReq mshr miss latency 3567system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 126396.551724 # average overall mshr miss latency 3568system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 73000 # average overall mshr miss latency 3569system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 94964.840818 # average overall mshr miss latency 3570system.l2c.demand_avg_mshr_miss_latency::cpu0.data 123068.175224 # average overall mshr miss latency 3571system.l2c.demand_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 115345.399549 # average overall mshr miss latency 3572system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 215875 # average overall mshr miss latency 3573system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 79500 # average overall mshr miss latency 3574system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 96493.178835 # average overall mshr miss latency 3575system.l2c.demand_avg_mshr_miss_latency::cpu1.data 85155.766296 # average overall mshr miss latency 3576system.l2c.demand_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 141315.508015 # average overall mshr miss latency 3577system.l2c.demand_avg_mshr_miss_latency::total 113238.401516 # average overall mshr miss latency 3578system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 126396.551724 # average overall mshr miss latency 3579system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 73000 # average overall mshr miss latency 3580system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 94964.840818 # average overall mshr miss latency 3581system.l2c.overall_avg_mshr_miss_latency::cpu0.data 123068.175224 # average overall mshr miss latency 3582system.l2c.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 115345.399549 # average overall mshr miss latency 3583system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 215875 # average overall mshr miss latency 3584system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 79500 # average overall mshr miss latency 3585system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 96493.178835 # average overall mshr miss latency 3586system.l2c.overall_avg_mshr_miss_latency::cpu1.data 85155.766296 # average overall mshr miss latency 3587system.l2c.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 141315.508015 # average overall mshr miss latency 3588system.l2c.overall_avg_mshr_miss_latency::total 113238.401516 # average overall mshr miss latency | 3524system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.012471 # mshr miss rate for UpgradeReq accesses 3525system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.054145 # mshr miss rate for UpgradeReq accesses 3526system.l2c.UpgradeReq_mshr_miss_rate::total 0.016929 # mshr miss rate for UpgradeReq accesses 3527system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.018855 # mshr miss rate for SCUpgradeReq accesses 3528system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.036957 # mshr miss rate for SCUpgradeReq accesses 3529system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.027053 # mshr miss rate for SCUpgradeReq accesses 3530system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.735638 # mshr miss rate for ReadExReq accesses 3531system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.838598 # mshr miss rate for ReadExReq accesses 3532system.l2c.ReadExReq_mshr_miss_rate::total 0.776294 # mshr miss rate for ReadExReq accesses 3533system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.dtb.walker 0.089347 # mshr miss rate for ReadSharedReq accesses 3534system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.itb.walker 0.036364 # mshr miss rate for ReadSharedReq accesses 3535system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.inst 0.283168 # mshr miss rate for ReadSharedReq accesses 3536system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data 0.141262 # mshr miss rate for ReadSharedReq accesses 3537system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.l2cache.prefetcher 0.738666 # mshr miss rate for ReadSharedReq accesses 3538system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.dtb.walker 0.109091 # mshr miss rate for ReadSharedReq accesses 3539system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.itb.walker 0.052632 # mshr miss rate for ReadSharedReq accesses 3540system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.inst 0.114341 # mshr miss rate for ReadSharedReq accesses 3541system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data 0.075291 # mshr miss rate for ReadSharedReq accesses 3542system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.l2cache.prefetcher 0.578502 # mshr miss rate for ReadSharedReq accesses 3543system.l2c.ReadSharedReq_mshr_miss_rate::total 0.470816 # mshr miss rate for ReadSharedReq accesses 3544system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.089347 # mshr miss rate for demand accesses 3545system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.036364 # mshr miss rate for demand accesses 3546system.l2c.demand_mshr_miss_rate::cpu0.inst 0.283168 # mshr miss rate for demand accesses 3547system.l2c.demand_mshr_miss_rate::cpu0.data 0.250713 # mshr miss rate for demand accesses 3548system.l2c.demand_mshr_miss_rate::cpu0.l2cache.prefetcher 0.738666 # mshr miss rate for demand accesses 3549system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.109091 # mshr miss rate for demand accesses 3550system.l2c.demand_mshr_miss_rate::cpu1.itb.walker 0.052632 # mshr miss rate for demand accesses 3551system.l2c.demand_mshr_miss_rate::cpu1.inst 0.114341 # mshr miss rate for demand accesses 3552system.l2c.demand_mshr_miss_rate::cpu1.data 0.410433 # mshr miss rate for demand accesses 3553system.l2c.demand_mshr_miss_rate::cpu1.l2cache.prefetcher 0.578502 # mshr miss rate for demand accesses 3554system.l2c.demand_mshr_miss_rate::total 0.490363 # mshr miss rate for demand accesses 3555system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.089347 # mshr miss rate for overall accesses 3556system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.036364 # mshr miss rate for overall accesses 3557system.l2c.overall_mshr_miss_rate::cpu0.inst 0.283168 # mshr miss rate for overall accesses 3558system.l2c.overall_mshr_miss_rate::cpu0.data 0.250713 # mshr miss rate for overall accesses 3559system.l2c.overall_mshr_miss_rate::cpu0.l2cache.prefetcher 0.738666 # mshr miss rate for overall accesses 3560system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.109091 # mshr miss rate for overall accesses 3561system.l2c.overall_mshr_miss_rate::cpu1.itb.walker 0.052632 # mshr miss rate for overall accesses 3562system.l2c.overall_mshr_miss_rate::cpu1.inst 0.114341 # mshr miss rate for overall accesses 3563system.l2c.overall_mshr_miss_rate::cpu1.data 0.410433 # mshr miss rate for overall accesses 3564system.l2c.overall_mshr_miss_rate::cpu1.l2cache.prefetcher 0.578502 # mshr miss rate for overall accesses 3565system.l2c.overall_mshr_miss_rate::total 0.490363 # mshr miss rate for overall accesses 3566system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 22813.333333 # average UpgradeReq mshr miss latency 3567system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 23065.934066 # average UpgradeReq mshr miss latency 3568system.l2c.UpgradeReq_avg_mshr_miss_latency::total 22899.749373 # average UpgradeReq mshr miss latency 3569system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 26150.943396 # average SCUpgradeReq mshr miss latency 3570system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 22703.488372 # average SCUpgradeReq mshr miss latency 3571system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 24017.985612 # average SCUpgradeReq mshr miss latency 3572system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 138870.074114 # average ReadExReq mshr miss latency 3573system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 84763.304982 # average ReadExReq mshr miss latency 3574system.l2c.ReadExReq_avg_mshr_miss_latency::total 115790.427076 # average ReadExReq mshr miss latency 3575system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.dtb.walker 144326.923077 # average ReadSharedReq mshr miss latency 3576system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.itb.walker 78250 # average ReadSharedReq mshr miss latency 3577system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 95017.276879 # average ReadSharedReq mshr miss latency 3578system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 107581.058217 # average ReadSharedReq mshr miss latency 3579system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 114292.511278 # average ReadSharedReq mshr miss latency 3580system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.dtb.walker 79750 # average ReadSharedReq mshr miss latency 3581system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.itb.walker 80000 # average ReadSharedReq mshr miss latency 3582system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 97575.785245 # average ReadSharedReq mshr miss latency 3583system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 112417.902542 # average ReadSharedReq mshr miss latency 3584system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 135784.343829 # average ReadSharedReq mshr miss latency 3585system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 112248.821870 # average ReadSharedReq mshr miss latency 3586system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 144326.923077 # average overall mshr miss latency 3587system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 78250 # average overall mshr miss latency 3588system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 95017.276879 # average overall mshr miss latency 3589system.l2c.demand_avg_mshr_miss_latency::cpu0.data 124486.936612 # average overall mshr miss latency 3590system.l2c.demand_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 114292.511278 # average overall mshr miss latency 3591system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 79750 # average overall mshr miss latency 3592system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 80000 # average overall mshr miss latency 3593system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 97575.785245 # average overall mshr miss latency 3594system.l2c.demand_avg_mshr_miss_latency::cpu1.data 87608.949204 # average overall mshr miss latency 3595system.l2c.demand_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 135784.343829 # average overall mshr miss latency 3596system.l2c.demand_avg_mshr_miss_latency::total 112607.571349 # average overall mshr miss latency 3597system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 144326.923077 # average overall mshr miss latency 3598system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 78250 # average overall mshr miss latency 3599system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 95017.276879 # average overall mshr miss latency 3600system.l2c.overall_avg_mshr_miss_latency::cpu0.data 124486.936612 # average overall mshr miss latency 3601system.l2c.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 114292.511278 # average overall mshr miss latency 3602system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 79750 # average overall mshr miss latency 3603system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 80000 # average overall mshr miss latency 3604system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 97575.785245 # average overall mshr miss latency 3605system.l2c.overall_avg_mshr_miss_latency::cpu1.data 87608.949204 # average overall mshr miss latency 3606system.l2c.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 135784.343829 # average overall mshr miss latency 3607system.l2c.overall_avg_mshr_miss_latency::total 112607.571349 # average overall mshr miss latency |
| 3589system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 70126.828457 # average ReadReq mshr uncacheable latency | 3608system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 70126.828457 # average ReadReq mshr uncacheable latency |
| 3590system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 182412.592065 # average ReadReq mshr uncacheable latency 3591system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 66782.178218 # average ReadReq mshr uncacheable latency 3592system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 109767.070647 # average ReadReq mshr uncacheable latency 3593system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 166861.720777 # average ReadReq mshr uncacheable latency | 3609system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 182747.188203 # average ReadReq mshr uncacheable latency 3610system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 70168.316832 # average ReadReq mshr uncacheable latency 3611system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 108315.954119 # average ReadReq mshr uncacheable latency 3612system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 167895.601937 # average ReadReq mshr uncacheable latency |
| 3594system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst 70126.828457 # average overall mshr uncacheable latency | 3613system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst 70126.828457 # average overall mshr uncacheable latency |
| 3595system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 96240.591660 # average overall mshr uncacheable latency 3596system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst 66782.178218 # average overall mshr uncacheable latency 3597system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 60647.068431 # average overall mshr uncacheable latency 3598system.l2c.overall_avg_mshr_uncacheable_latency::total 91929.949202 # average overall mshr uncacheable latency 3599system.membus.snoop_filter.tot_requests 504773 # Total number of requests made to the snoop filter. 3600system.membus.snoop_filter.hit_single_requests 283620 # Number of requests hitting in the snoop filter with a single holder of the requested data. 3601system.membus.snoop_filter.hit_multi_requests 572 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. | 3614system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 96381.150107 # average overall mshr uncacheable latency 3615system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst 70168.316832 # average overall mshr uncacheable latency 3616system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 61019.189348 # average overall mshr uncacheable latency 3617system.l2c.overall_avg_mshr_uncacheable_latency::total 92575.762633 # average overall mshr uncacheable latency 3618system.membus.snoop_filter.tot_requests 504615 # Total number of requests made to the snoop filter. 3619system.membus.snoop_filter.hit_single_requests 283930 # Number of requests hitting in the snoop filter with a single holder of the requested data. 3620system.membus.snoop_filter.hit_multi_requests 621 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. |
| 3602system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. 3603system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 3604system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. | 3621system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. 3622system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 3623system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. |
| 3605system.membus.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 3606system.membus.trans_dist::ReadReq 38274 # Transaction distribution 3607system.membus.trans_dist::ReadResp 210079 # Transaction distribution 3608system.membus.trans_dist::WriteReq 31197 # Transaction distribution 3609system.membus.trans_dist::WriteResp 31197 # Transaction distribution 3610system.membus.trans_dist::WritebackDirty 137547 # Transaction distribution 3611system.membus.trans_dist::CleanEvict 17007 # Transaction distribution 3612system.membus.trans_dist::UpgradeReq 64594 # Transaction distribution 3613system.membus.trans_dist::SCUpgradeReq 38710 # Transaction distribution | 3624system.membus.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 3625system.membus.trans_dist::ReadReq 37994 # Transaction distribution 3626system.membus.trans_dist::ReadResp 209423 # Transaction distribution 3627system.membus.trans_dist::WriteReq 30912 # Transaction distribution 3628system.membus.trans_dist::WriteResp 30912 # Transaction distribution 3629system.membus.trans_dist::WritebackDirty 137105 # Transaction distribution 3630system.membus.trans_dist::CleanEvict 16916 # Transaction distribution 3631system.membus.trans_dist::UpgradeReq 65086 # Transaction distribution 3632system.membus.trans_dist::SCUpgradeReq 38844 # Transaction distribution |
| 3614system.membus.trans_dist::UpgradeResp 2 # Transaction distribution | 3633system.membus.trans_dist::UpgradeResp 2 # Transaction distribution |
| 3615system.membus.trans_dist::ReadExReq 38808 # Transaction distribution 3616system.membus.trans_dist::ReadExResp 19352 # Transaction distribution 3617system.membus.trans_dist::ReadSharedReq 171806 # Transaction distribution | 3634system.membus.trans_dist::SCUpgradeFailReq 1 # Transaction distribution 3635system.membus.trans_dist::ReadExReq 38910 # Transaction distribution 3636system.membus.trans_dist::ReadExResp 19275 # Transaction distribution 3637system.membus.trans_dist::ReadSharedReq 171430 # Transaction distribution |
| 3618system.membus.trans_dist::InvalidateReq 36224 # Transaction distribution | 3638system.membus.trans_dist::InvalidateReq 36224 # Transaction distribution |
| 3619system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 107914 # Packet count per connected master and slave (bytes) | 3639system.membus.trans_dist::InvalidateResp 4600 # Transaction distribution 3640system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 107912 # Packet count per connected master and slave (bytes) |
| 3620system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 36 # Packet count per connected master and slave (bytes) | 3641system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 36 # Packet count per connected master and slave (bytes) |
| 3621system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 14870 # Packet count per connected master and slave (bytes) 3622system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 638456 # Packet count per connected master and slave (bytes) 3623system.membus.pkt_count_system.l2c.mem_side::total 761276 # Packet count per connected master and slave (bytes) | 3642system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 13742 # Packet count per connected master and slave (bytes) 3643system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 637823 # Packet count per connected master and slave (bytes) 3644system.membus.pkt_count_system.l2c.mem_side::total 759513 # Packet count per connected master and slave (bytes) |
| 3624system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 72949 # Packet count per connected master and slave (bytes) 3625system.membus.pkt_count_system.iocache.mem_side::total 72949 # Packet count per connected master and slave (bytes) | 3645system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 72949 # Packet count per connected master and slave (bytes) 3646system.membus.pkt_count_system.iocache.mem_side::total 72949 # Packet count per connected master and slave (bytes) |
| 3626system.membus.pkt_count::total 834225 # Packet count per connected master and slave (bytes) 3627system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 162794 # Cumulative packet size per connected master and slave (bytes) | 3647system.membus.pkt_count::total 832462 # Packet count per connected master and slave (bytes) 3648system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 162792 # Cumulative packet size per connected master and slave (bytes) |
| 3628system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port 288 # Cumulative packet size per connected master and slave (bytes) | 3649system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port 288 # Cumulative packet size per connected master and slave (bytes) |
| 3629system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio 29740 # Cumulative packet size per connected master and slave (bytes) 3630system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 18751880 # Cumulative packet size per connected master and slave (bytes) 3631system.membus.pkt_size_system.l2c.mem_side::total 18944702 # Cumulative packet size per connected master and slave (bytes) | 3650system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio 27484 # Cumulative packet size per connected master and slave (bytes) 3651system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 18694600 # Cumulative packet size per connected master and slave (bytes) 3652system.membus.pkt_size_system.l2c.mem_side::total 18885164 # Cumulative packet size per connected master and slave (bytes) |
| 3632system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 2318144 # Cumulative packet size per connected master and slave (bytes) 3633system.membus.pkt_size_system.iocache.mem_side::total 2318144 # Cumulative packet size per connected master and slave (bytes) | 3653system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 2318144 # Cumulative packet size per connected master and slave (bytes) 3654system.membus.pkt_size_system.iocache.mem_side::total 2318144 # Cumulative packet size per connected master and slave (bytes) |
| 3634system.membus.pkt_size::total 21262846 # Cumulative packet size per connected master and slave (bytes) 3635system.membus.snoops 122284 # Total snoops (count) | 3655system.membus.pkt_size::total 21203308 # Cumulative packet size per connected master and slave (bytes) 3656system.membus.snoops 127782 # Total snoops (count) |
| 3636system.membus.snoopTraffic 36480 # Total snoop traffic (bytes) | 3657system.membus.snoopTraffic 36480 # Total snoop traffic (bytes) |
| 3637system.membus.snoop_fanout::samples 419616 # Request fanout histogram 3638system.membus.snoop_fanout::mean 0.012440 # Request fanout histogram 3639system.membus.snoop_fanout::stdev 0.110839 # Request fanout histogram | 3658system.membus.snoop_fanout::samples 419404 # Request fanout histogram 3659system.membus.snoop_fanout::mean 0.012453 # Request fanout histogram 3660system.membus.snoop_fanout::stdev 0.110898 # Request fanout histogram |
| 3640system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram | 3661system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram |
| 3641system.membus.snoop_fanout::0 414396 98.76% 98.76% # Request fanout histogram 3642system.membus.snoop_fanout::1 5220 1.24% 100.00% # Request fanout histogram | 3662system.membus.snoop_fanout::0 414181 98.75% 98.75% # Request fanout histogram 3663system.membus.snoop_fanout::1 5223 1.25% 100.00% # Request fanout histogram |
| 3643system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 3644system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 3645system.membus.snoop_fanout::min_value 0 # Request fanout histogram 3646system.membus.snoop_fanout::max_value 1 # Request fanout histogram | 3664system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 3665system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 3666system.membus.snoop_fanout::min_value 0 # Request fanout histogram 3667system.membus.snoop_fanout::max_value 1 # Request fanout histogram |
| 3647system.membus.snoop_fanout::total 419616 # Request fanout histogram 3648system.membus.reqLayer0.occupancy 81572000 # Layer occupancy (ticks) | 3668system.membus.snoop_fanout::total 419404 # Request fanout histogram 3669system.membus.reqLayer0.occupancy 81639999 # Layer occupancy (ticks) |
| 3649system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) 3650system.membus.reqLayer1.occupancy 24500 # Layer occupancy (ticks) 3651system.membus.reqLayer1.utilization 0.0 # Layer utilization (%) | 3670system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) 3671system.membus.reqLayer1.occupancy 24500 # Layer occupancy (ticks) 3672system.membus.reqLayer1.utilization 0.0 # Layer utilization (%) |
| 3652system.membus.reqLayer2.occupancy 12355500 # Layer occupancy (ticks) | 3673system.membus.reqLayer2.occupancy 11433500 # Layer occupancy (ticks) |
| 3653system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) | 3674system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) |
| 3654system.membus.reqLayer5.occupancy 987789803 # Layer occupancy (ticks) | 3675system.membus.reqLayer5.occupancy 984876925 # Layer occupancy (ticks) |
| 3655system.membus.reqLayer5.utilization 0.0 # Layer utilization (%) | 3676system.membus.reqLayer5.utilization 0.0 # Layer utilization (%) |
| 3656system.membus.respLayer2.occupancy 1102143190 # Layer occupancy (ticks) | 3677system.membus.respLayer2.occupancy 1099184232 # Layer occupancy (ticks) |
| 3657system.membus.respLayer2.utilization 0.0 # Layer utilization (%) | 3678system.membus.respLayer2.utilization 0.0 # Layer utilization (%) |
| 3658system.membus.respLayer3.occupancy 1335877 # Layer occupancy (ticks) | 3679system.membus.respLayer3.occupancy 7225285 # Layer occupancy (ticks) |
| 3659system.membus.respLayer3.utilization 0.0 # Layer utilization (%) | 3680system.membus.respLayer3.utilization 0.0 # Layer utilization (%) |
| 3660system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 3661system.realview.aaci_fake.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 3662system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 3663system.realview.cf_ctrl.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 3664system.realview.gic.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 3665system.realview.clcd.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 3666system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states | 3681system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 3682system.realview.aaci_fake.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 3683system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 3684system.realview.cf_ctrl.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 3685system.realview.gic.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 3686system.realview.clcd.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 3687system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states |
| 3667system.realview.dcc.osc_cpu.clock 16667 # Clock period in ticks 3668system.realview.dcc.osc_ddr.clock 25000 # Clock period in ticks 3669system.realview.dcc.osc_hsbm.clock 25000 # Clock period in ticks 3670system.realview.dcc.osc_pxl.clock 42105 # Clock period in ticks 3671system.realview.dcc.osc_smb.clock 20000 # Clock period in ticks 3672system.realview.dcc.osc_sys.clock 16667 # Clock period in ticks | 3688system.realview.dcc.osc_cpu.clock 16667 # Clock period in ticks 3689system.realview.dcc.osc_ddr.clock 25000 # Clock period in ticks 3690system.realview.dcc.osc_hsbm.clock 25000 # Clock period in ticks 3691system.realview.dcc.osc_pxl.clock 42105 # Clock period in ticks 3692system.realview.dcc.osc_smb.clock 20000 # Clock period in ticks 3693system.realview.dcc.osc_sys.clock 16667 # Clock period in ticks |
| 3673system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 3674system.realview.ethernet.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states | 3694system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 3695system.realview.ethernet.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states |
| 3675system.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA 3676system.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA 3677system.realview.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA 3678system.realview.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA 3679system.realview.ethernet.postedSwi 0 # number of software interrupts posted to CPU 3680system.realview.ethernet.coalescedSwi nan # average number of Swi's coalesced into each post 3681system.realview.ethernet.totalSwi 0 # total number of Swi written to ISR 3682system.realview.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU --- 15 unchanged lines hidden (view full) --- 3698system.realview.ethernet.coalescedTxDesc nan # average number of TxDesc's coalesced into each post 3699system.realview.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR 3700system.realview.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU 3701system.realview.ethernet.coalescedRxOrn nan # average number of RxOrn's coalesced into each post 3702system.realview.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR 3703system.realview.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post 3704system.realview.ethernet.postedInterrupts 0 # number of posts to CPU 3705system.realview.ethernet.droppedPackets 0 # number of packets dropped | 3696system.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA 3697system.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA 3698system.realview.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA 3699system.realview.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA 3700system.realview.ethernet.postedSwi 0 # number of software interrupts posted to CPU 3701system.realview.ethernet.coalescedSwi nan # average number of Swi's coalesced into each post 3702system.realview.ethernet.totalSwi 0 # total number of Swi written to ISR 3703system.realview.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU --- 15 unchanged lines hidden (view full) --- 3719system.realview.ethernet.coalescedTxDesc nan # average number of TxDesc's coalesced into each post 3720system.realview.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR 3721system.realview.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU 3722system.realview.ethernet.coalescedRxOrn nan # average number of RxOrn's coalesced into each post 3723system.realview.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR 3724system.realview.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post 3725system.realview.ethernet.postedInterrupts 0 # number of posts to CPU 3726system.realview.ethernet.droppedPackets 0 # number of packets dropped |
| 3706system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 3707system.realview.ide.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 3708system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 3709system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 3710system.realview.l2x0_fake.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 3711system.realview.lan_fake.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 3712system.realview.local_cpu_timer.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states | 3727system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 3728system.realview.ide.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 3729system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 3730system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 3731system.realview.l2x0_fake.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 3732system.realview.lan_fake.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 3733system.realview.local_cpu_timer.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states |
| 3713system.realview.mcc.osc_clcd.clock 42105 # Clock period in ticks 3714system.realview.mcc.osc_mcc.clock 20000 # Clock period in ticks 3715system.realview.mcc.osc_peripheral.clock 41667 # Clock period in ticks 3716system.realview.mcc.osc_system_bus.clock 41667 # Clock period in ticks | 3734system.realview.mcc.osc_clcd.clock 42105 # Clock period in ticks 3735system.realview.mcc.osc_mcc.clock 20000 # Clock period in ticks 3736system.realview.mcc.osc_peripheral.clock 41667 # Clock period in ticks 3737system.realview.mcc.osc_system_bus.clock 41667 # Clock period in ticks |
| 3717system.realview.mmc_fake.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 3718system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 3719system.realview.sp810_fake.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 3720system.realview.timer0.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 3721system.realview.timer1.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 3722system.realview.uart.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 3723system.realview.uart1_fake.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 3724system.realview.uart2_fake.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 3725system.realview.uart3_fake.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 3726system.realview.usb_fake.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 3727system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 3728system.realview.watchdog_fake.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 3729system.toL2Bus.snoop_filter.tot_requests 1044068 # Total number of requests made to the snoop filter. 3730system.toL2Bus.snoop_filter.hit_single_requests 554075 # Number of requests hitting in the snoop filter with a single holder of the requested data. 3731system.toL2Bus.snoop_filter.hit_multi_requests 185190 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 3732system.toL2Bus.snoop_filter.tot_snoops 28829 # Total number of snoops made to the snoop filter. 3733system.toL2Bus.snoop_filter.hit_single_snoops 27647 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 3734system.toL2Bus.snoop_filter.hit_multi_snoops 1182 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 3735system.toL2Bus.pwrStateResidencyTicks::UNDEFINED 2826594924500 # Cumulative time (in ticks) in various power states 3736system.toL2Bus.trans_dist::ReadReq 38277 # Transaction distribution 3737system.toL2Bus.trans_dist::ReadResp 522605 # Transaction distribution 3738system.toL2Bus.trans_dist::WriteReq 31197 # Transaction distribution 3739system.toL2Bus.trans_dist::WriteResp 31197 # Transaction distribution 3740system.toL2Bus.trans_dist::WritebackDirty 362967 # Transaction distribution 3741system.toL2Bus.trans_dist::CleanEvict 130325 # Transaction distribution 3742system.toL2Bus.trans_dist::UpgradeReq 110585 # Transaction distribution 3743system.toL2Bus.trans_dist::SCUpgradeReq 43604 # Transaction distribution 3744system.toL2Bus.trans_dist::UpgradeResp 154189 # Transaction distribution 3745system.toL2Bus.trans_dist::SCUpgradeFailReq 26 # Transaction distribution 3746system.toL2Bus.trans_dist::UpgradeFailResp 26 # Transaction distribution 3747system.toL2Bus.trans_dist::ReadExReq 50073 # Transaction distribution 3748system.toL2Bus.trans_dist::ReadExResp 50073 # Transaction distribution 3749system.toL2Bus.trans_dist::ReadSharedReq 484331 # Transaction distribution 3750system.toL2Bus.trans_dist::InvalidateReq 4646 # Transaction distribution 3751system.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 1303151 # Packet count per connected master and slave (bytes) 3752system.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 320962 # Packet count per connected master and slave (bytes) 3753system.toL2Bus.pkt_count::total 1624113 # Packet count per connected master and slave (bytes) 3754system.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 36235416 # Cumulative packet size per connected master and slave (bytes) 3755system.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 5679078 # Cumulative packet size per connected master and slave (bytes) 3756system.toL2Bus.pkt_size::total 41914494 # Cumulative packet size per connected master and slave (bytes) 3757system.toL2Bus.snoops 390245 # Total snoops (count) 3758system.toL2Bus.snoopTraffic 15796172 # Total snoop traffic (bytes) 3759system.toL2Bus.snoop_fanout::samples 900374 # Request fanout histogram 3760system.toL2Bus.snoop_fanout::mean 0.402074 # Request fanout histogram 3761system.toL2Bus.snoop_fanout::stdev 0.492987 # Request fanout histogram | 3738system.realview.mmc_fake.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 3739system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 3740system.realview.sp810_fake.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 3741system.realview.timer0.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 3742system.realview.timer1.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 3743system.realview.uart.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 3744system.realview.uart1_fake.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 3745system.realview.uart2_fake.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 3746system.realview.uart3_fake.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 3747system.realview.usb_fake.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 3748system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 3749system.realview.watchdog_fake.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 3750system.toL2Bus.snoop_filter.tot_requests 1044885 # Total number of requests made to the snoop filter. 3751system.toL2Bus.snoop_filter.hit_single_requests 541195 # Number of requests hitting in the snoop filter with a single holder of the requested data. 3752system.toL2Bus.snoop_filter.hit_multi_requests 200373 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 3753system.toL2Bus.snoop_filter.tot_snoops 29262 # Total number of snoops made to the snoop filter. 3754system.toL2Bus.snoop_filter.hit_single_snoops 27938 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 3755system.toL2Bus.snoop_filter.hit_multi_snoops 1324 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 3756system.toL2Bus.pwrStateResidencyTicks::UNDEFINED 2826653666000 # Cumulative time (in ticks) in various power states 3757system.toL2Bus.trans_dist::ReadReq 37997 # Transaction distribution 3758system.toL2Bus.trans_dist::ReadResp 522881 # Transaction distribution 3759system.toL2Bus.trans_dist::WriteReq 30912 # Transaction distribution 3760system.toL2Bus.trans_dist::WriteResp 30912 # Transaction distribution 3761system.toL2Bus.trans_dist::WritebackDirty 362121 # Transaction distribution 3762system.toL2Bus.trans_dist::CleanEvict 129726 # Transaction distribution 3763system.toL2Bus.trans_dist::UpgradeReq 111408 # Transaction distribution 3764system.toL2Bus.trans_dist::SCUpgradeReq 43843 # Transaction distribution 3765system.toL2Bus.trans_dist::UpgradeResp 155251 # Transaction distribution 3766system.toL2Bus.trans_dist::SCUpgradeFailReq 22 # Transaction distribution 3767system.toL2Bus.trans_dist::UpgradeFailResp 22 # Transaction distribution 3768system.toL2Bus.trans_dist::ReadExReq 50410 # Transaction distribution 3769system.toL2Bus.trans_dist::ReadExResp 50410 # Transaction distribution 3770system.toL2Bus.trans_dist::ReadSharedReq 484889 # Transaction distribution 3771system.toL2Bus.trans_dist::InvalidateReq 4647 # Transaction distribution 3772system.toL2Bus.trans_dist::InvalidateResp 3467 # Transaction distribution 3773system.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 1304964 # Packet count per connected master and slave (bytes) 3774system.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 322117 # Packet count per connected master and slave (bytes) 3775system.toL2Bus.pkt_count::total 1627081 # Packet count per connected master and slave (bytes) 3776system.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 36107224 # Cumulative packet size per connected master and slave (bytes) 3777system.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 5745684 # Cumulative packet size per connected master and slave (bytes) 3778system.toL2Bus.pkt_size::total 41852908 # Cumulative packet size per connected master and slave (bytes) 3779system.toL2Bus.snoops 395541 # Total snoops (count) 3780system.toL2Bus.snoopTraffic 15858252 # Total snoop traffic (bytes) 3781system.toL2Bus.snoop_fanout::samples 901455 # Request fanout histogram 3782system.toL2Bus.snoop_fanout::mean 0.406700 # Request fanout histogram 3783system.toL2Bus.snoop_fanout::stdev 0.494199 # Request fanout histogram |
| 3762system.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram | 3784system.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram |
| 3763system.toL2Bus.snoop_fanout::0 539539 59.92% 59.92% # Request fanout histogram 3764system.toL2Bus.snoop_fanout::1 359653 39.94% 99.87% # Request fanout histogram 3765system.toL2Bus.snoop_fanout::2 1182 0.13% 100.00% # Request fanout histogram | 3785system.toL2Bus.snoop_fanout::0 536157 59.48% 59.48% # Request fanout histogram 3786system.toL2Bus.snoop_fanout::1 363974 40.38% 99.85% # Request fanout histogram 3787system.toL2Bus.snoop_fanout::2 1324 0.15% 100.00% # Request fanout histogram |
| 3766system.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 3767system.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 3768system.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram | 3788system.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 3789system.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 3790system.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram |
| 3769system.toL2Bus.snoop_fanout::total 900374 # Request fanout histogram 3770system.toL2Bus.reqLayer0.occupancy 896925065 # Layer occupancy (ticks) | 3791system.toL2Bus.snoop_fanout::total 901455 # Request fanout histogram 3792system.toL2Bus.reqLayer0.occupancy 896599840 # Layer occupancy (ticks) |
| 3771system.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) | 3793system.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) |
| 3772system.toL2Bus.snoopLayer0.occupancy 355623 # Layer occupancy (ticks) | 3794system.toL2Bus.snoopLayer0.occupancy 2176474 # Layer occupancy (ticks) |
| 3773system.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) | 3795system.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) |
| 3774system.toL2Bus.respLayer0.occupancy 692605391 # Layer occupancy (ticks) | 3796system.toL2Bus.respLayer0.occupancy 692364962 # Layer occupancy (ticks) |
| 3775system.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) | 3797system.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) |
| 3776system.toL2Bus.respLayer1.occupancy 242340870 # Layer occupancy (ticks) | 3798system.toL2Bus.respLayer1.occupancy 244002323 # Layer occupancy (ticks) |
| 3777system.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 3778system.cpu0.kern.inst.arm 0 # number of arm instructions executed | 3799system.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 3800system.cpu0.kern.inst.arm 0 # number of arm instructions executed |
| 3779system.cpu0.kern.inst.quiesce 1870 # number of quiesce instructions executed | 3801system.cpu0.kern.inst.quiesce 1835 # number of quiesce instructions executed |
| 3780system.cpu1.kern.inst.arm 0 # number of arm instructions executed | 3802system.cpu1.kern.inst.arm 0 # number of arm instructions executed |
| 3781system.cpu1.kern.inst.quiesce 2732 # number of quiesce instructions executed | 3803system.cpu1.kern.inst.quiesce 2782 # number of quiesce instructions executed |
| 3782 3783---------- End Simulation Statistics ---------- | 3804 3805---------- End Simulation Statistics ---------- |