3,5c3,5
< sim_seconds 1.865012 # Number of seconds simulated
< sim_ticks 1865011607500 # Number of ticks simulated
< final_tick 1865011607500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
---
> sim_seconds 1.865010 # Number of seconds simulated
> sim_ticks 1865009748000 # Number of ticks simulated
> final_tick 1865009748000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
7,13c7,13
< host_inst_rate 239114 # Simulator instruction rate (inst/s)
< host_op_rate 239113 # Simulator op (including micro ops) rate (op/s)
< host_tick_rate 8418978943 # Simulator tick rate (ticks/s)
< host_mem_usage 338260 # Number of bytes of host memory used
< host_seconds 221.52 # Real time elapsed on the host
< sim_insts 52969539 # Number of instructions simulated
< sim_ops 52969539 # Number of ops (including micro ops) simulated
---
> host_inst_rate 235871 # Simulator instruction rate (inst/s)
> host_op_rate 235870 # Simulator op (including micro ops) rate (op/s)
> host_tick_rate 8303287371 # Simulator tick rate (ticks/s)
> host_mem_usage 337912 # Number of bytes of host memory used
> host_seconds 224.61 # Real time elapsed on the host
> sim_insts 52979108 # Number of instructions simulated
> sim_ops 52979108 # Number of ops (including micro ops) simulated
16,18c16,18
< system.physmem.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
< system.physmem.bytes_read::cpu.inst 962688 # Number of bytes read from this memory
< system.physmem.bytes_read::cpu.data 24879872 # Number of bytes read from this memory
---
> system.physmem.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
> system.physmem.bytes_read::cpu.inst 962240 # Number of bytes read from this memory
> system.physmem.bytes_read::cpu.data 24880192 # Number of bytes read from this memory
20,26c20,26
< system.physmem.bytes_read::total 25843520 # Number of bytes read from this memory
< system.physmem.bytes_inst_read::cpu.inst 962688 # Number of instructions bytes read from this memory
< system.physmem.bytes_inst_read::total 962688 # Number of instructions bytes read from this memory
< system.physmem.bytes_written::writebacks 7514368 # Number of bytes written to this memory
< system.physmem.bytes_written::total 7514368 # Number of bytes written to this memory
< system.physmem.num_reads::cpu.inst 15042 # Number of read requests responded to by this memory
< system.physmem.num_reads::cpu.data 388748 # Number of read requests responded to by this memory
---
> system.physmem.bytes_read::total 25843392 # Number of bytes read from this memory
> system.physmem.bytes_inst_read::cpu.inst 962240 # Number of instructions bytes read from this memory
> system.physmem.bytes_inst_read::total 962240 # Number of instructions bytes read from this memory
> system.physmem.bytes_written::writebacks 7516224 # Number of bytes written to this memory
> system.physmem.bytes_written::total 7516224 # Number of bytes written to this memory
> system.physmem.num_reads::cpu.inst 15035 # Number of read requests responded to by this memory
> system.physmem.num_reads::cpu.data 388753 # Number of read requests responded to by this memory
28,32c28,32
< system.physmem.num_reads::total 403805 # Number of read requests responded to by this memory
< system.physmem.num_writes::writebacks 117412 # Number of write requests responded to by this memory
< system.physmem.num_writes::total 117412 # Number of write requests responded to by this memory
< system.physmem.bw_read::cpu.inst 516183 # Total read bandwidth from this memory (bytes/s)
< system.physmem.bw_read::cpu.data 13340331 # Total read bandwidth from this memory (bytes/s)
---
> system.physmem.num_reads::total 403803 # Number of read requests responded to by this memory
> system.physmem.num_writes::writebacks 117441 # Number of write requests responded to by this memory
> system.physmem.num_writes::total 117441 # Number of write requests responded to by this memory
> system.physmem.bw_read::cpu.inst 515944 # Total read bandwidth from this memory (bytes/s)
> system.physmem.bw_read::cpu.data 13340516 # Total read bandwidth from this memory (bytes/s)
34,41c34,41
< system.physmem.bw_read::total 13857029 # Total read bandwidth from this memory (bytes/s)
< system.physmem.bw_inst_read::cpu.inst 516183 # Instruction read bandwidth from this memory (bytes/s)
< system.physmem.bw_inst_read::total 516183 # Instruction read bandwidth from this memory (bytes/s)
< system.physmem.bw_write::writebacks 4029127 # Write bandwidth from this memory (bytes/s)
< system.physmem.bw_write::total 4029127 # Write bandwidth from this memory (bytes/s)
< system.physmem.bw_total::writebacks 4029127 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.bw_total::cpu.inst 516183 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.bw_total::cpu.data 13340331 # Total bandwidth to/from this memory (bytes/s)
---
> system.physmem.bw_read::total 13856974 # Total read bandwidth from this memory (bytes/s)
> system.physmem.bw_inst_read::cpu.inst 515944 # Instruction read bandwidth from this memory (bytes/s)
> system.physmem.bw_inst_read::total 515944 # Instruction read bandwidth from this memory (bytes/s)
> system.physmem.bw_write::writebacks 4030126 # Write bandwidth from this memory (bytes/s)
> system.physmem.bw_write::total 4030126 # Write bandwidth from this memory (bytes/s)
> system.physmem.bw_total::writebacks 4030126 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.bw_total::cpu.inst 515944 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.bw_total::cpu.data 13340516 # Total bandwidth to/from this memory (bytes/s)
43,53c43,53
< system.physmem.bw_total::total 17886156 # Total bandwidth to/from this memory (bytes/s)
< system.physmem.readReqs 403805 # Number of read requests accepted
< system.physmem.writeReqs 117412 # Number of write requests accepted
< system.physmem.readBursts 403805 # Number of DRAM read bursts, including those serviced by the write queue
< system.physmem.writeBursts 117412 # Number of DRAM write bursts, including those merged in the write queue
< system.physmem.bytesReadDRAM 25836672 # Total number of bytes read from DRAM
< system.physmem.bytesReadWrQ 6848 # Total number of bytes read from write queue
< system.physmem.bytesWritten 7513280 # Total number of bytes written to DRAM
< system.physmem.bytesReadSys 25843520 # Total read bytes from the system interface side
< system.physmem.bytesWrittenSys 7514368 # Total written bytes from the system interface side
< system.physmem.servicedByWrQ 107 # Number of DRAM read bursts serviced by the write queue
---
> system.physmem.bw_total::total 17887100 # Total bandwidth to/from this memory (bytes/s)
> system.physmem.readReqs 403803 # Number of read requests accepted
> system.physmem.writeReqs 117441 # Number of write requests accepted
> system.physmem.readBursts 403803 # Number of DRAM read bursts, including those serviced by the write queue
> system.physmem.writeBursts 117441 # Number of DRAM write bursts, including those merged in the write queue
> system.physmem.bytesReadDRAM 25835712 # Total number of bytes read from DRAM
> system.physmem.bytesReadWrQ 7680 # Total number of bytes read from write queue
> system.physmem.bytesWritten 7515136 # Total number of bytes written to DRAM
> system.physmem.bytesReadSys 25843392 # Total read bytes from the system interface side
> system.physmem.bytesWrittenSys 7516224 # Total written bytes from the system interface side
> system.physmem.servicedByWrQ 120 # Number of DRAM read bursts serviced by the write queue
56,86c56,86
< system.physmem.perBankRdBursts::0 25445 # Per bank write bursts
< system.physmem.perBankRdBursts::1 25617 # Per bank write bursts
< system.physmem.perBankRdBursts::2 25496 # Per bank write bursts
< system.physmem.perBankRdBursts::3 25620 # Per bank write bursts
< system.physmem.perBankRdBursts::4 25117 # Per bank write bursts
< system.physmem.perBankRdBursts::5 25178 # Per bank write bursts
< system.physmem.perBankRdBursts::6 24740 # Per bank write bursts
< system.physmem.perBankRdBursts::7 24558 # Per bank write bursts
< system.physmem.perBankRdBursts::8 25032 # Per bank write bursts
< system.physmem.perBankRdBursts::9 25302 # Per bank write bursts
< system.physmem.perBankRdBursts::10 25290 # Per bank write bursts
< system.physmem.perBankRdBursts::11 25006 # Per bank write bursts
< system.physmem.perBankRdBursts::12 24377 # Per bank write bursts
< system.physmem.perBankRdBursts::13 25425 # Per bank write bursts
< system.physmem.perBankRdBursts::14 25800 # Per bank write bursts
< system.physmem.perBankRdBursts::15 25695 # Per bank write bursts
< system.physmem.perBankWrBursts::0 7802 # Per bank write bursts
< system.physmem.perBankWrBursts::1 7592 # Per bank write bursts
< system.physmem.perBankWrBursts::2 7774 # Per bank write bursts
< system.physmem.perBankWrBursts::3 7602 # Per bank write bursts
< system.physmem.perBankWrBursts::4 7239 # Per bank write bursts
< system.physmem.perBankWrBursts::5 7182 # Per bank write bursts
< system.physmem.perBankWrBursts::6 6741 # Per bank write bursts
< system.physmem.perBankWrBursts::7 6416 # Per bank write bursts
< system.physmem.perBankWrBursts::8 7149 # Per bank write bursts
< system.physmem.perBankWrBursts::9 6926 # Per bank write bursts
< system.physmem.perBankWrBursts::10 7200 # Per bank write bursts
< system.physmem.perBankWrBursts::11 7003 # Per bank write bursts
< system.physmem.perBankWrBursts::12 6957 # Per bank write bursts
< system.physmem.perBankWrBursts::13 7880 # Per bank write bursts
< system.physmem.perBankWrBursts::14 8017 # Per bank write bursts
---
> system.physmem.perBankRdBursts::0 25444 # Per bank write bursts
> system.physmem.perBankRdBursts::1 25611 # Per bank write bursts
> system.physmem.perBankRdBursts::2 25628 # Per bank write bursts
> system.physmem.perBankRdBursts::3 25719 # Per bank write bursts
> system.physmem.perBankRdBursts::4 25100 # Per bank write bursts
> system.physmem.perBankRdBursts::5 25088 # Per bank write bursts
> system.physmem.perBankRdBursts::6 24758 # Per bank write bursts
> system.physmem.perBankRdBursts::7 24649 # Per bank write bursts
> system.physmem.perBankRdBursts::8 24903 # Per bank write bursts
> system.physmem.perBankRdBursts::9 25188 # Per bank write bursts
> system.physmem.perBankRdBursts::10 25284 # Per bank write bursts
> system.physmem.perBankRdBursts::11 25005 # Per bank write bursts
> system.physmem.perBankRdBursts::12 24375 # Per bank write bursts
> system.physmem.perBankRdBursts::13 25430 # Per bank write bursts
> system.physmem.perBankRdBursts::14 25804 # Per bank write bursts
> system.physmem.perBankRdBursts::15 25697 # Per bank write bursts
> system.physmem.perBankWrBursts::0 7804 # Per bank write bursts
> system.physmem.perBankWrBursts::1 7583 # Per bank write bursts
> system.physmem.perBankWrBursts::2 7900 # Per bank write bursts
> system.physmem.perBankWrBursts::3 7698 # Per bank write bursts
> system.physmem.perBankWrBursts::4 7224 # Per bank write bursts
> system.physmem.perBankWrBursts::5 7092 # Per bank write bursts
> system.physmem.perBankWrBursts::6 6759 # Per bank write bursts
> system.physmem.perBankWrBursts::7 6515 # Per bank write bursts
> system.physmem.perBankWrBursts::8 7053 # Per bank write bursts
> system.physmem.perBankWrBursts::9 6824 # Per bank write bursts
> system.physmem.perBankWrBursts::10 7197 # Per bank write bursts
> system.physmem.perBankWrBursts::11 7005 # Per bank write bursts
> system.physmem.perBankWrBursts::12 6955 # Per bank write bursts
> system.physmem.perBankWrBursts::13 7882 # Per bank write bursts
> system.physmem.perBankWrBursts::14 8018 # Per bank write bursts
89,90c89,90
< system.physmem.numWrRetry 50 # Number of times write queue was full causing retry
< system.physmem.totGap 1865006319500 # Total gap between requests
---
> system.physmem.numWrRetry 65 # Number of times write queue was full causing retry
> system.physmem.totGap 1865004470500 # Total gap between requests
97c97
< system.physmem.readPktSize::6 403805 # Read request sizes (log2)
---
> system.physmem.readPktSize::6 403803 # Read request sizes (log2)
104,110c104,110
< system.physmem.writePktSize::6 117412 # Write request sizes (log2)
< system.physmem.rdQLenPdf::0 314207 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::1 36490 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::2 28744 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::3 24151 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::4 88 # What read queue length does an incoming req see
< system.physmem.rdQLenPdf::5 9 # What read queue length does an incoming req see
---
> system.physmem.writePktSize::6 117441 # Write request sizes (log2)
> system.physmem.rdQLenPdf::0 314056 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::1 36501 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::2 28766 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::3 24237 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::4 106 # What read queue length does an incoming req see
> system.physmem.rdQLenPdf::5 8 # What read queue length does an incoming req see
152,174c152,174
< system.physmem.wrQLenPdf::15 1450 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::16 2607 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::17 3214 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::18 4203 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::19 5585 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::20 6297 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::21 7150 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::22 8264 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::23 6799 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::24 7310 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::25 7943 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::26 7596 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::27 6918 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::28 6963 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::29 6888 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::30 7091 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::31 5971 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::32 6192 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::33 746 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::34 476 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::35 330 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::36 325 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::37 284 # What write queue length does an incoming req see
---
> system.physmem.wrQLenPdf::15 1442 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::16 2555 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::17 3197 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::18 4247 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::19 5578 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::20 6335 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::21 7132 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::22 8220 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::23 6784 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::24 7296 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::25 7880 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::26 7649 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::27 6878 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::28 6959 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::29 6763 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::30 7138 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::31 6050 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::32 6195 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::33 763 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::34 457 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::35 336 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::36 326 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::37 298 # What write queue length does an incoming req see
176,218c176,218
< system.physmem.wrQLenPdf::39 287 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::40 278 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::41 308 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::42 333 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::43 376 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::44 400 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::45 320 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::46 341 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::47 298 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::48 276 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::49 305 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::50 280 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::51 188 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::52 230 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::53 218 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::54 268 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::55 210 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::56 305 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::57 166 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::58 175 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::59 312 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::60 254 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::61 168 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::62 95 # What write queue length does an incoming req see
< system.physmem.wrQLenPdf::63 103 # What write queue length does an incoming req see
< system.physmem.bytesPerActivate::samples 61234 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::mean 544.625012 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::gmean 334.721385 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::stdev 417.137572 # Bytes accessed per row activation
< system.physmem.bytesPerActivate::0-127 13321 21.75% 21.75% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::128-255 10685 17.45% 39.20% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::256-383 4509 7.36% 46.57% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::384-511 2718 4.44% 51.01% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::512-639 2169 3.54% 54.55% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::640-767 1832 2.99% 57.54% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::768-895 1887 3.08% 60.62% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::896-1023 1551 2.53% 63.15% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::1024-1151 22562 36.85% 100.00% # Bytes accessed per row activation
< system.physmem.bytesPerActivate::total 61234 # Bytes accessed per row activation
< system.physmem.rdPerTurnAround::samples 5157 # Reads before turning the bus around for writes
< system.physmem.rdPerTurnAround::mean 78.280396 # Reads before turning the bus around for writes
< system.physmem.rdPerTurnAround::stdev 2939.585639 # Reads before turning the bus around for writes
< system.physmem.rdPerTurnAround::0-8191 5154 99.94% 99.94% # Reads before turning the bus around for writes
---
> system.physmem.wrQLenPdf::39 245 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::40 233 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::41 257 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::42 275 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::43 379 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::44 349 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::45 350 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::46 345 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::47 347 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::48 294 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::49 315 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::50 244 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::51 206 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::52 278 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::53 235 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::54 233 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::55 212 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::56 315 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::57 191 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::58 206 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::59 373 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::60 288 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::61 189 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::62 129 # What write queue length does an incoming req see
> system.physmem.wrQLenPdf::63 159 # What write queue length does an incoming req see
> system.physmem.bytesPerActivate::samples 61362 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::mean 543.503536 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::gmean 333.365701 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::stdev 417.323842 # Bytes accessed per row activation
> system.physmem.bytesPerActivate::0-127 13476 21.96% 21.96% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::128-255 10707 17.45% 39.41% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::256-383 4479 7.30% 46.71% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::384-511 2678 4.36% 51.07% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::512-639 2195 3.58% 54.65% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::640-767 1843 3.00% 57.65% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::768-895 1874 3.05% 60.71% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::896-1023 1552 2.53% 63.24% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::1024-1151 22558 36.76% 100.00% # Bytes accessed per row activation
> system.physmem.bytesPerActivate::total 61362 # Bytes accessed per row activation
> system.physmem.rdPerTurnAround::samples 5160 # Reads before turning the bus around for writes
> system.physmem.rdPerTurnAround::mean 78.231977 # Reads before turning the bus around for writes
> system.physmem.rdPerTurnAround::stdev 2938.731055 # Reads before turning the bus around for writes
> system.physmem.rdPerTurnAround::0-8191 5157 99.94% 99.94% # Reads before turning the bus around for writes
222,260c222,258
< system.physmem.rdPerTurnAround::total 5157 # Reads before turning the bus around for writes
< system.physmem.wrPerTurnAround::samples 5157 # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::mean 22.764204 # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::gmean 18.942160 # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::stdev 24.363230 # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::16-23 4631 89.80% 89.80% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::24-31 32 0.62% 90.42% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::32-39 183 3.55% 93.97% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::40-47 6 0.12% 94.09% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::48-55 4 0.08% 94.16% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::56-63 9 0.17% 94.34% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::64-71 9 0.17% 94.51% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::72-79 4 0.08% 94.59% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::80-87 32 0.62% 95.21% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::88-95 5 0.10% 95.31% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::96-103 155 3.01% 98.31% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::104-111 14 0.27% 98.58% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::112-119 9 0.17% 98.76% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::120-127 2 0.04% 98.80% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::128-135 9 0.17% 98.97% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::136-143 4 0.08% 99.05% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::152-159 1 0.02% 99.07% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::160-167 2 0.04% 99.11% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::168-175 8 0.16% 99.26% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::176-183 6 0.12% 99.38% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::184-191 10 0.19% 99.57% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::192-199 10 0.19% 99.77% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::200-207 1 0.02% 99.79% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::208-215 1 0.02% 99.81% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::216-223 4 0.08% 99.88% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::224-231 2 0.04% 99.92% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::248-255 1 0.02% 99.94% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::256-263 1 0.02% 99.96% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::264-271 2 0.04% 100.00% # Writes before turning the bus around for reads
< system.physmem.wrPerTurnAround::total 5157 # Writes before turning the bus around for reads
< system.physmem.totQLat 7801574500 # Total ticks spent queuing
< system.physmem.totMemAccLat 15370912000 # Total ticks spent from burst creation until serviced by the DRAM
< system.physmem.totBusLat 2018490000 # Total ticks spent in databus transfers
< system.physmem.avgQLat 19325.27 # Average queueing delay per DRAM burst
---
> system.physmem.rdPerTurnAround::total 5160 # Reads before turning the bus around for writes
> system.physmem.wrPerTurnAround::samples 5160 # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::mean 22.756589 # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::gmean 18.921420 # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::stdev 24.589297 # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::16-23 4641 89.94% 89.94% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::24-31 34 0.66% 90.60% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::32-39 173 3.35% 93.95% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::40-47 9 0.17% 94.13% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::48-55 2 0.04% 94.17% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::56-63 16 0.31% 94.48% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::64-71 8 0.16% 94.63% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::72-79 3 0.06% 94.69% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::80-87 29 0.56% 95.25% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::88-95 4 0.08% 95.33% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::96-103 150 2.91% 98.24% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::104-111 19 0.37% 98.60% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::112-119 6 0.12% 98.72% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::120-127 5 0.10% 98.82% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::128-135 7 0.14% 98.95% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::136-143 2 0.04% 98.99% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::144-151 1 0.02% 99.01% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::160-167 3 0.06% 99.07% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::168-175 7 0.14% 99.21% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::176-183 5 0.10% 99.30% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::184-191 10 0.19% 99.50% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::192-199 13 0.25% 99.75% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::200-207 1 0.02% 99.77% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::216-223 4 0.08% 99.84% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::224-231 4 0.08% 99.92% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::256-263 3 0.06% 99.98% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::264-271 1 0.02% 100.00% # Writes before turning the bus around for reads
> system.physmem.wrPerTurnAround::total 5160 # Writes before turning the bus around for reads
> system.physmem.totQLat 7817102750 # Total ticks spent queuing
> system.physmem.totMemAccLat 15386159000 # Total ticks spent from burst creation until serviced by the DRAM
> system.physmem.totBusLat 2018415000 # Total ticks spent in databus transfers
> system.physmem.avgQLat 19364.46 # Average queueing delay per DRAM burst
262c260
< system.physmem.avgMemAccLat 38075.27 # Average memory access latency per DRAM burst
---
> system.physmem.avgMemAccLat 38114.46 # Average memory access latency per DRAM burst
271,323c269,321
< system.physmem.avgRdQLen 1.96 # Average read queue length when enqueuing
< system.physmem.avgWrQLen 25.64 # Average write queue length when enqueuing
< system.physmem.readRowHits 364428 # Number of row buffer hits during reads
< system.physmem.writeRowHits 95430 # Number of row buffer hits during writes
< system.physmem.readRowHitRate 90.27 # Row buffer hit rate for reads
< system.physmem.writeRowHitRate 81.28 # Row buffer hit rate for writes
< system.physmem.avgGap 3578176.31 # Average gap between requests
< system.physmem.pageHitRate 88.25 # Row buffer hit rate, read and write combined
< system.physmem_0.actEnergy 214821180 # Energy for activate commands per rank (pJ)
< system.physmem_0.preEnergy 114180165 # Energy for precharge commands per rank (pJ)
< system.physmem_0.readEnergy 1440644940 # Energy for read commands per rank (pJ)
< system.physmem_0.writeEnergy 304576560 # Energy for write commands per rank (pJ)
< system.physmem_0.refreshEnergy 3637439520.000001 # Energy for refresh commands per rank (pJ)
< system.physmem_0.actBackEnergy 4203799590 # Energy for active background per rank (pJ)
< system.physmem_0.preBackEnergy 238276320 # Energy for precharge background per rank (pJ)
< system.physmem_0.actPowerDownEnergy 7970182890 # Energy for active power-down per rank (pJ)
< system.physmem_0.prePowerDownEnergy 4260887040 # Energy for precharge power-down per rank (pJ)
< system.physmem_0.selfRefreshEnergy 438967517640 # Energy for self refresh per rank (pJ)
< system.physmem_0.totalEnergy 461353182075 # Total energy per rank (pJ)
< system.physmem_0.averagePower 247.372821 # Core power per rank (mW)
< system.physmem_0.totalIdleTime 1855132089750 # Total Idle time Per DRAM Rank
< system.physmem_0.memoryStateTime::IDLE 377139000 # Time in different power states
< system.physmem_0.memoryStateTime::REF 1545232000 # Time in different power states
< system.physmem_0.memoryStateTime::SREF 1826595828250 # Time in different power states
< system.physmem_0.memoryStateTime::PRE_PDN 11096155750 # Time in different power states
< system.physmem_0.memoryStateTime::ACT 7918821750 # Time in different power states
< system.physmem_0.memoryStateTime::ACT_PDN 17478430750 # Time in different power states
< system.physmem_1.actEnergy 222396720 # Energy for activate commands per rank (pJ)
< system.physmem_1.preEnergy 118202865 # Energy for precharge commands per rank (pJ)
< system.physmem_1.readEnergy 1441758780 # Energy for read commands per rank (pJ)
< system.physmem_1.writeEnergy 308225340 # Energy for write commands per rank (pJ)
< system.physmem_1.refreshEnergy 3641127360.000001 # Energy for refresh commands per rank (pJ)
< system.physmem_1.actBackEnergy 4165097730 # Energy for active background per rank (pJ)
< system.physmem_1.preBackEnergy 227687040 # Energy for precharge background per rank (pJ)
< system.physmem_1.actPowerDownEnergy 8135120370 # Energy for active power-down per rank (pJ)
< system.physmem_1.prePowerDownEnergy 4246672320 # Energy for precharge power-down per rank (pJ)
< system.physmem_1.selfRefreshEnergy 438904577085 # Energy for self refresh per rank (pJ)
< system.physmem_1.totalEnergy 461412058890 # Total energy per rank (pJ)
< system.physmem_1.averagePower 247.404390 # Core power per rank (mW)
< system.physmem_1.totalIdleTime 1855277049250 # Total Idle time Per DRAM Rank
< system.physmem_1.memoryStateTime::IDLE 349511250 # Time in different power states
< system.physmem_1.memoryStateTime::REF 1546624000 # Time in different power states
< system.physmem_1.memoryStateTime::SREF 1826382821500 # Time in different power states
< system.physmem_1.memoryStateTime::PRE_PDN 11059060000 # Time in different power states
< system.physmem_1.memoryStateTime::ACT 7833171250 # Time in different power states
< system.physmem_1.memoryStateTime::ACT_PDN 17840419500 # Time in different power states
< system.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
< system.bridge.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
< system.cpu.branchPred.lookups 19540652 # Number of BP lookups
< system.cpu.branchPred.condPredicted 16609155 # Number of conditional branches predicted
< system.cpu.branchPred.condIncorrect 593501 # Number of conditional branches incorrect
< system.cpu.branchPred.BTBLookups 12781935 # Number of BTB lookups
< system.cpu.branchPred.BTBHits 5419166 # Number of BTB hits
---
> system.physmem.avgRdQLen 1.99 # Average read queue length when enqueuing
> system.physmem.avgWrQLen 24.83 # Average write queue length when enqueuing
> system.physmem.readRowHits 364427 # Number of row buffer hits during reads
> system.physmem.writeRowHits 95317 # Number of row buffer hits during writes
> system.physmem.readRowHitRate 90.28 # Row buffer hit rate for reads
> system.physmem.writeRowHitRate 81.16 # Row buffer hit rate for writes
> system.physmem.avgGap 3577987.41 # Average gap between requests
> system.physmem.pageHitRate 88.22 # Row buffer hit rate, read and write combined
> system.physmem_0.actEnergy 216106380 # Energy for activate commands per rank (pJ)
> system.physmem_0.preEnergy 114863265 # Energy for precharge commands per rank (pJ)
> system.physmem_0.readEnergy 1442258580 # Energy for read commands per rank (pJ)
> system.physmem_0.writeEnergy 305761500 # Energy for write commands per rank (pJ)
> system.physmem_0.refreshEnergy 3620229600.000001 # Energy for refresh commands per rank (pJ)
> system.physmem_0.actBackEnergy 4158564390 # Energy for active background per rank (pJ)
> system.physmem_0.preBackEnergy 232346880 # Energy for precharge background per rank (pJ)
> system.physmem_0.actPowerDownEnergy 8004158310 # Energy for active power-down per rank (pJ)
> system.physmem_0.prePowerDownEnergy 4220231520 # Energy for precharge power-down per rank (pJ)
> system.physmem_0.selfRefreshEnergy 438996708360 # Energy for self refresh per rank (pJ)
> system.physmem_0.totalEnergy 461312299845 # Total energy per rank (pJ)
> system.physmem_0.averagePower 247.351146 # Core power per rank (mW)
> system.physmem_0.totalIdleTime 1855244620250 # Total Idle time Per DRAM Rank
> system.physmem_0.memoryStateTime::IDLE 361602000 # Time in different power states
> system.physmem_0.memoryStateTime::REF 1537874000 # Time in different power states
> system.physmem_0.memoryStateTime::SREF 1826739481250 # Time in different power states
> system.physmem_0.memoryStateTime::PRE_PDN 10990187750 # Time in different power states
> system.physmem_0.memoryStateTime::ACT 7827619250 # Time in different power states
> system.physmem_0.memoryStateTime::ACT_PDN 17552983750 # Time in different power states
> system.physmem_1.actEnergy 222025440 # Energy for activate commands per rank (pJ)
> system.physmem_1.preEnergy 118005525 # Energy for precharge commands per rank (pJ)
> system.physmem_1.readEnergy 1440038040 # Energy for read commands per rank (pJ)
> system.physmem_1.writeEnergy 307191780 # Energy for write commands per rank (pJ)
> system.physmem_1.refreshEnergy 3620229600.000001 # Energy for refresh commands per rank (pJ)
> system.physmem_1.actBackEnergy 4104344850 # Energy for active background per rank (pJ)
> system.physmem_1.preBackEnergy 228211680 # Energy for precharge background per rank (pJ)
> system.physmem_1.actPowerDownEnergy 8096599200 # Energy for active power-down per rank (pJ)
> system.physmem_1.prePowerDownEnergy 4247999520 # Energy for precharge power-down per rank (pJ)
> system.physmem_1.selfRefreshEnergy 438951182175 # Energy for self refresh per rank (pJ)
> system.physmem_1.totalEnergy 461336536560 # Total energy per rank (pJ)
> system.physmem_1.averagePower 247.364142 # Core power per rank (mW)
> system.physmem_1.totalIdleTime 1855407985250 # Total Idle time Per DRAM Rank
> system.physmem_1.memoryStateTime::IDLE 350582750 # Time in different power states
> system.physmem_1.memoryStateTime::REF 1537736000 # Time in different power states
> system.physmem_1.memoryStateTime::SREF 1826594899250 # Time in different power states
> system.physmem_1.memoryStateTime::PRE_PDN 11062498750 # Time in different power states
> system.physmem_1.memoryStateTime::ACT 7708202750 # Time in different power states
> system.physmem_1.memoryStateTime::ACT_PDN 17755828500 # Time in different power states
> system.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
> system.bridge.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
> system.cpu.branchPred.lookups 19556212 # Number of BP lookups
> system.cpu.branchPred.condPredicted 16618547 # Number of conditional branches predicted
> system.cpu.branchPred.condIncorrect 593854 # Number of conditional branches incorrect
> system.cpu.branchPred.BTBLookups 12802975 # Number of BTB lookups
> system.cpu.branchPred.BTBHits 5420040 # Number of BTB hits
325,331c323,329
< system.cpu.branchPred.BTBHitPct 42.397071 # BTB Hit Percentage
< system.cpu.branchPred.usedRAS 1123794 # Number of times the RAS was used to get a target.
< system.cpu.branchPred.RASInCorrect 42287 # Number of incorrect RAS predictions.
< system.cpu.branchPred.indirectLookups 6265125 # Number of indirect predictor lookups.
< system.cpu.branchPred.indirectHits 563559 # Number of indirect target hits.
< system.cpu.branchPred.indirectMisses 5701566 # Number of indirect misses.
< system.cpu.branchPredindirectMispredicted 264926 # Number of mispredicted indirect branches.
---
> system.cpu.branchPred.BTBHitPct 42.334223 # BTB Hit Percentage
> system.cpu.branchPred.usedRAS 1126473 # Number of times the RAS was used to get a target.
> system.cpu.branchPred.RASInCorrect 42524 # Number of incorrect RAS predictions.
> system.cpu.branchPred.indirectLookups 6261380 # Number of indirect predictor lookups.
> system.cpu.branchPred.indirectHits 563797 # Number of indirect target hits.
> system.cpu.branchPred.indirectMisses 5697583 # Number of indirect misses.
> system.cpu.branchPredindirectMispredicted 265016 # Number of mispredicted indirect branches.
337,352c335,350
< system.cpu.dtb.read_hits 11133148 # DTB read hits
< system.cpu.dtb.read_misses 49550 # DTB read misses
< system.cpu.dtb.read_acv 604 # DTB read access violations
< system.cpu.dtb.read_accesses 995639 # DTB read accesses
< system.cpu.dtb.write_hits 6779390 # DTB write hits
< system.cpu.dtb.write_misses 12217 # DTB write misses
< system.cpu.dtb.write_acv 419 # DTB write access violations
< system.cpu.dtb.write_accesses 345330 # DTB write accesses
< system.cpu.dtb.data_hits 17912538 # DTB hits
< system.cpu.dtb.data_misses 61767 # DTB misses
< system.cpu.dtb.data_acv 1023 # DTB access violations
< system.cpu.dtb.data_accesses 1340969 # DTB accesses
< system.cpu.itb.fetch_hits 1814760 # ITB hits
< system.cpu.itb.fetch_misses 10379 # ITB misses
< system.cpu.itb.fetch_acv 753 # ITB acv
< system.cpu.itb.fetch_accesses 1825139 # ITB accesses
---
> system.cpu.dtb.read_hits 11131129 # DTB read hits
> system.cpu.dtb.read_misses 49734 # DTB read misses
> system.cpu.dtb.read_acv 613 # DTB read access violations
> system.cpu.dtb.read_accesses 995788 # DTB read accesses
> system.cpu.dtb.write_hits 6783534 # DTB write hits
> system.cpu.dtb.write_misses 12230 # DTB write misses
> system.cpu.dtb.write_acv 435 # DTB write access violations
> system.cpu.dtb.write_accesses 345368 # DTB write accesses
> system.cpu.dtb.data_hits 17914663 # DTB hits
> system.cpu.dtb.data_misses 61964 # DTB misses
> system.cpu.dtb.data_acv 1048 # DTB access violations
> system.cpu.dtb.data_accesses 1341156 # DTB accesses
> system.cpu.itb.fetch_hits 1815343 # ITB hits
> system.cpu.itb.fetch_misses 10369 # ITB misses
> system.cpu.itb.fetch_acv 759 # ITB acv
> system.cpu.itb.fetch_accesses 1825712 # ITB accesses
367,368c365,366
< system.cpu.pwrStateClkGateDist::mean 279577818.217114 # Distribution of time spent in the clock gated state
< system.cpu.pwrStateClkGateDist::stdev 438970116.286468 # Distribution of time spent in the clock gated state
---
> system.cpu.pwrStateClkGateDist::mean 279575452.943004 # Distribution of time spent in the clock gated state
> system.cpu.pwrStateClkGateDist::stdev 438968142.754116 # Distribution of time spent in the clock gated state
370c368
< system.cpu.pwrStateClkGateDist::min_value 62000 # Distribution of time spent in the clock gated state
---
> system.cpu.pwrStateClkGateDist::min_value 71000 # Distribution of time spent in the clock gated state
373,375c371,373
< system.cpu.pwrStateResidencyTicks::ON 64810036000 # Cumulative time (in ticks) in various power states
< system.cpu.pwrStateResidencyTicks::CLK_GATED 1800201571500 # Cumulative time (in ticks) in various power states
< system.cpu.numCycles 129626512 # number of cpu cycles simulated
---
> system.cpu.pwrStateResidencyTicks::ON 64823406500 # Cumulative time (in ticks) in various power states
> system.cpu.pwrStateResidencyTicks::CLK_GATED 1800186341500 # Cumulative time (in ticks) in various power states
> system.cpu.numCycles 129653253 # number of cpu cycles simulated
378,394c376,392
< system.cpu.fetch.icacheStallCycles 30190363 # Number of cycles fetch is stalled on an Icache miss
< system.cpu.fetch.Insts 85695972 # Number of instructions fetch has processed
< system.cpu.fetch.Branches 19540652 # Number of branches that fetch encountered
< system.cpu.fetch.predictedBranches 7106519 # Number of branches that fetch has predicted taken
< system.cpu.fetch.Cycles 91835709 # Number of cycles fetch has run and was not squashing or blocked
< system.cpu.fetch.SquashCycles 1682318 # Number of cycles fetch has spent squashing
< system.cpu.fetch.TlbCycles 61 # Number of cycles fetch has spent waiting for tlb
< system.cpu.fetch.MiscStallCycles 29737 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
< system.cpu.fetch.PendingTrapStallCycles 207098 # Number of stall cycles due to pending traps
< system.cpu.fetch.PendingQuiesceStallCycles 428060 # Number of stall cycles due to pending quiesce instructions
< system.cpu.fetch.IcacheWaitRetryStallCycles 576 # Number of stall cycles due to full MSHR
< system.cpu.fetch.CacheLines 9928105 # Number of cache lines fetched
< system.cpu.fetch.IcacheSquashes 408572 # Number of outstanding Icache misses that were squashed
< system.cpu.fetch.ItlbSquashes 1 # Number of outstanding ITLB misses that were squashed
< system.cpu.fetch.rateDist::samples 123532763 # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::mean 0.693710 # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::stdev 2.023135 # Number of instructions fetched each cycle (Total)
---
> system.cpu.fetch.icacheStallCycles 30226306 # Number of cycles fetch is stalled on an Icache miss
> system.cpu.fetch.Insts 85761758 # Number of instructions fetch has processed
> system.cpu.fetch.Branches 19556212 # Number of branches that fetch encountered
> system.cpu.fetch.predictedBranches 7110310 # Number of branches that fetch has predicted taken
> system.cpu.fetch.Cycles 91828962 # Number of cycles fetch has run and was not squashing or blocked
> system.cpu.fetch.SquashCycles 1682802 # Number of cycles fetch has spent squashing
> system.cpu.fetch.TlbCycles 214 # Number of cycles fetch has spent waiting for tlb
> system.cpu.fetch.MiscStallCycles 31116 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
> system.cpu.fetch.PendingTrapStallCycles 206972 # Number of stall cycles due to pending traps
> system.cpu.fetch.PendingQuiesceStallCycles 428466 # Number of stall cycles due to pending quiesce instructions
> system.cpu.fetch.IcacheWaitRetryStallCycles 497 # Number of stall cycles due to full MSHR
> system.cpu.fetch.CacheLines 9929941 # Number of cache lines fetched
> system.cpu.fetch.IcacheSquashes 408418 # Number of outstanding Icache misses that were squashed
> system.cpu.fetch.ItlbSquashes 2 # Number of outstanding ITLB misses that were squashed
> system.cpu.fetch.rateDist::samples 123563934 # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::mean 0.694068 # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::stdev 2.023639 # Number of instructions fetched each cycle (Total)
396,404c394,402
< system.cpu.fetch.rateDist::0 107696719 87.18% 87.18% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::1 1032377 0.84% 88.02% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::2 2107068 1.71% 89.72% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::3 968796 0.78% 90.51% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::4 2908740 2.35% 92.86% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::5 664008 0.54% 93.40% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::6 809572 0.66% 94.05% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::7 1033225 0.84% 94.89% # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.rateDist::8 6312258 5.11% 100.00% # Number of instructions fetched each cycle (Total)
---
> system.cpu.fetch.rateDist::0 107716203 87.17% 87.17% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::1 1033964 0.84% 88.01% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::2 2108086 1.71% 89.72% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::3 968916 0.78% 90.50% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::4 2910075 2.36% 92.86% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::5 665807 0.54% 93.40% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::6 808204 0.65% 94.05% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::7 1035117 0.84% 94.89% # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.rateDist::8 6317562 5.11% 100.00% # Number of instructions fetched each cycle (Total)
408,453c406,451
< system.cpu.fetch.rateDist::total 123532763 # Number of instructions fetched each cycle (Total)
< system.cpu.fetch.branchRate 0.150746 # Number of branch fetches per cycle
< system.cpu.fetch.rate 0.661099 # Number of inst fetches per cycle
< system.cpu.decode.IdleCycles 24222797 # Number of cycles decode is idle
< system.cpu.decode.BlockedCycles 86210181 # Number of cycles decode is blocked
< system.cpu.decode.RunCycles 10254650 # Number of cycles decode is running
< system.cpu.decode.UnblockCycles 2038697 # Number of cycles decode is unblocking
< system.cpu.decode.SquashCycles 806437 # Number of cycles decode is squashing
< system.cpu.decode.BranchResolved 738100 # Number of times decode resolved a branch
< system.cpu.decode.BranchMispred 35530 # Number of times decode detected a branch misprediction
< system.cpu.decode.DecodedInsts 74041720 # Number of instructions handled by decode
< system.cpu.decode.SquashedInsts 113425 # Number of squashed instructions handled by decode
< system.cpu.rename.SquashCycles 806437 # Number of cycles rename is squashing
< system.cpu.rename.IdleCycles 25231796 # Number of cycles rename is idle
< system.cpu.rename.BlockCycles 56630169 # Number of cycles rename is blocking
< system.cpu.rename.serializeStallCycles 20045874 # count of cycles rename stalled for serializing inst
< system.cpu.rename.RunCycles 11215615 # Number of cycles rename is running
< system.cpu.rename.UnblockCycles 9602870 # Number of cycles rename is unblocking
< system.cpu.rename.RenamedInsts 71021126 # Number of instructions processed by rename
< system.cpu.rename.ROBFullEvents 199714 # Number of times rename has blocked due to ROB full
< system.cpu.rename.IQFullEvents 2114917 # Number of times rename has blocked due to IQ full
< system.cpu.rename.LQFullEvents 266619 # Number of times rename has blocked due to LQ full
< system.cpu.rename.SQFullEvents 5298821 # Number of times rename has blocked due to SQ full
< system.cpu.rename.RenamedOperands 47846131 # Number of destination operands rename has renamed
< system.cpu.rename.RenameLookups 85558708 # Number of register rename lookups that rename has made
< system.cpu.rename.int_rename_lookups 85377795 # Number of integer rename lookups
< system.cpu.rename.fp_rename_lookups 168460 # Number of floating rename lookups
< system.cpu.rename.CommittedMaps 38170817 # Number of HB maps that are committed
< system.cpu.rename.UndoneMaps 9675306 # Number of HB maps that are undone due to squashing
< system.cpu.rename.serializingInsts 1730146 # count of serializing insts renamed
< system.cpu.rename.tempSerializingInsts 277278 # count of temporary serializing insts renamed
< system.cpu.rename.skidInsts 13907871 # count of insts added to the skid buffer
< system.cpu.memDep0.insertedLoads 11664536 # Number of loads inserted to the mem dependence unit.
< system.cpu.memDep0.insertedStores 7226725 # Number of stores inserted to the mem dependence unit.
< system.cpu.memDep0.conflictingLoads 1727084 # Number of conflicting loads.
< system.cpu.memDep0.conflictingStores 1123210 # Number of conflicting stores.
< system.cpu.iq.iqInstsAdded 62712842 # Number of instructions added to the IQ (excludes non-spec)
< system.cpu.iq.iqNonSpecInstsAdded 2208202 # Number of non-speculative instructions added to the IQ
< system.cpu.iq.iqInstsIssued 60540114 # Number of instructions issued
< system.cpu.iq.iqSquashedInstsIssued 93631 # Number of squashed instructions issued
< system.cpu.iq.iqSquashedInstsExamined 11951500 # Number of squashed instructions iterated over during squash; mainly for profiling
< system.cpu.iq.iqSquashedOperandsExamined 5299174 # Number of squashed operands that are examined and possibly removed from graph
< system.cpu.iq.iqSquashedNonSpecRemoved 1546957 # Number of squashed non-spec instructions that were removed
< system.cpu.iq.issued_per_cycle::samples 123532763 # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::mean 0.490073 # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::stdev 1.235792 # Number of insts issued each cycle
---
> system.cpu.fetch.rateDist::total 123563934 # Number of instructions fetched each cycle (Total)
> system.cpu.fetch.branchRate 0.150835 # Number of branch fetches per cycle
> system.cpu.fetch.rate 0.661470 # Number of inst fetches per cycle
> system.cpu.decode.IdleCycles 24256271 # Number of cycles decode is idle
> system.cpu.decode.BlockedCycles 86199481 # Number of cycles decode is blocked
> system.cpu.decode.RunCycles 10262767 # Number of cycles decode is running
> system.cpu.decode.UnblockCycles 2038754 # Number of cycles decode is unblocking
> system.cpu.decode.SquashCycles 806660 # Number of cycles decode is squashing
> system.cpu.decode.BranchResolved 739137 # Number of times decode resolved a branch
> system.cpu.decode.BranchMispred 35567 # Number of times decode detected a branch misprediction
> system.cpu.decode.DecodedInsts 74091152 # Number of instructions handled by decode
> system.cpu.decode.SquashedInsts 113387 # Number of squashed instructions handled by decode
> system.cpu.rename.SquashCycles 806660 # Number of cycles rename is squashing
> system.cpu.rename.IdleCycles 25262123 # Number of cycles rename is idle
> system.cpu.rename.BlockCycles 56608165 # Number of cycles rename is blocking
> system.cpu.rename.serializeStallCycles 20046193 # count of cycles rename stalled for serializing inst
> system.cpu.rename.RunCycles 11227977 # Number of cycles rename is running
> system.cpu.rename.UnblockCycles 9612814 # Number of cycles rename is unblocking
> system.cpu.rename.RenamedInsts 71075345 # Number of instructions processed by rename
> system.cpu.rename.ROBFullEvents 200089 # Number of times rename has blocked due to ROB full
> system.cpu.rename.IQFullEvents 2115758 # Number of times rename has blocked due to IQ full
> system.cpu.rename.LQFullEvents 264182 # Number of times rename has blocked due to LQ full
> system.cpu.rename.SQFullEvents 5312560 # Number of times rename has blocked due to SQ full
> system.cpu.rename.RenamedOperands 47887128 # Number of destination operands rename has renamed
> system.cpu.rename.RenameLookups 85631010 # Number of register rename lookups that rename has made
> system.cpu.rename.int_rename_lookups 85450068 # Number of integer rename lookups
> system.cpu.rename.fp_rename_lookups 168489 # Number of floating rename lookups
> system.cpu.rename.CommittedMaps 38179018 # Number of HB maps that are committed
> system.cpu.rename.UndoneMaps 9708102 # Number of HB maps that are undone due to squashing
> system.cpu.rename.serializingInsts 1730208 # count of serializing insts renamed
> system.cpu.rename.tempSerializingInsts 277739 # count of temporary serializing insts renamed
> system.cpu.rename.skidInsts 13892500 # count of insts added to the skid buffer
> system.cpu.memDep0.insertedLoads 11673351 # Number of loads inserted to the mem dependence unit.
> system.cpu.memDep0.insertedStores 7232744 # Number of stores inserted to the mem dependence unit.
> system.cpu.memDep0.conflictingLoads 1724750 # Number of conflicting loads.
> system.cpu.memDep0.conflictingStores 1099672 # Number of conflicting stores.
> system.cpu.iq.iqInstsAdded 62753291 # Number of instructions added to the IQ (excludes non-spec)
> system.cpu.iq.iqNonSpecInstsAdded 2208700 # Number of non-speculative instructions added to the IQ
> system.cpu.iq.iqInstsIssued 60568136 # Number of instructions issued
> system.cpu.iq.iqSquashedInstsIssued 94532 # Number of squashed instructions issued
> system.cpu.iq.iqSquashedInstsExamined 11982878 # Number of squashed instructions iterated over during squash; mainly for profiling
> system.cpu.iq.iqSquashedOperandsExamined 5316307 # Number of squashed operands that are examined and possibly removed from graph
> system.cpu.iq.iqSquashedNonSpecRemoved 1547451 # Number of squashed non-spec instructions that were removed
> system.cpu.iq.issued_per_cycle::samples 123563934 # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::mean 0.490176 # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::stdev 1.236204 # Number of insts issued each cycle
455,463c453,461
< system.cpu.iq.issued_per_cycle::0 98992964 80.13% 80.13% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::1 10407106 8.42% 88.56% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::2 4428528 3.58% 92.14% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::3 3186499 2.58% 94.72% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::4 3245157 2.63% 97.35% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::5 1605158 1.30% 98.65% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::6 1098083 0.89% 99.54% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::7 432605 0.35% 99.89% # Number of insts issued each cycle
< system.cpu.iq.issued_per_cycle::8 136663 0.11% 100.00% # Number of insts issued each cycle
---
> system.cpu.iq.issued_per_cycle::0 99014105 80.13% 80.13% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::1 10422330 8.43% 88.57% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::2 4419921 3.58% 92.14% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::3 3179961 2.57% 94.72% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::4 3252538 2.63% 97.35% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::5 1603803 1.30% 98.65% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::6 1099991 0.89% 99.54% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::7 433312 0.35% 99.89% # Number of insts issued each cycle
> system.cpu.iq.issued_per_cycle::8 137973 0.11% 100.00% # Number of insts issued each cycle
467c465
< system.cpu.iq.issued_per_cycle::total 123532763 # Number of insts issued each cycle
---
> system.cpu.iq.issued_per_cycle::total 123563934 # Number of insts issued each cycle
469,503c467,501
< system.cpu.iq.fu_full::IntAlu 207032 16.63% 16.63% # attempts to use FU when none available
< system.cpu.iq.fu_full::IntMult 1 0.00% 16.63% # attempts to use FU when none available
< system.cpu.iq.fu_full::IntDiv 0 0.00% 16.63% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatAdd 0 0.00% 16.63% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatCmp 0 0.00% 16.63% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatCvt 0 0.00% 16.63% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatMult 0 0.00% 16.63% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatMultAcc 0 0.00% 16.63% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatDiv 0 0.00% 16.63% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatMisc 0 0.00% 16.63% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatSqrt 0 0.00% 16.63% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdAdd 0 0.00% 16.63% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 16.63% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdAlu 0 0.00% 16.63% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdCmp 0 0.00% 16.63% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdCvt 0 0.00% 16.63% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdMisc 0 0.00% 16.63% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdMult 0 0.00% 16.63% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 16.63% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdShift 0 0.00% 16.63% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 16.63% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdSqrt 0 0.00% 16.63% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 16.63% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 16.63% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 16.63% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 16.63% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 16.63% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 16.63% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 16.63% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 16.63% # attempts to use FU when none available
< system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 16.63% # attempts to use FU when none available
< system.cpu.iq.fu_full::MemRead 606591 48.74% 65.37% # attempts to use FU when none available
< system.cpu.iq.fu_full::MemWrite 372500 29.93% 95.30% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatMemRead 31949 2.57% 97.87% # attempts to use FU when none available
< system.cpu.iq.fu_full::FloatMemWrite 26498 2.13% 100.00% # attempts to use FU when none available
---
> system.cpu.iq.fu_full::IntAlu 206621 16.55% 16.55% # attempts to use FU when none available
> system.cpu.iq.fu_full::IntMult 0 0.00% 16.55% # attempts to use FU when none available
> system.cpu.iq.fu_full::IntDiv 0 0.00% 16.55% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatAdd 0 0.00% 16.55% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatCmp 0 0.00% 16.55% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatCvt 0 0.00% 16.55% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatMult 0 0.00% 16.55% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatMultAcc 0 0.00% 16.55% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatDiv 0 0.00% 16.55% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatMisc 0 0.00% 16.55% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatSqrt 0 0.00% 16.55% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdAdd 0 0.00% 16.55% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 16.55% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdAlu 0 0.00% 16.55% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdCmp 0 0.00% 16.55% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdCvt 0 0.00% 16.55% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdMisc 0 0.00% 16.55% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdMult 0 0.00% 16.55% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 16.55% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdShift 0 0.00% 16.55% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 16.55% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdSqrt 0 0.00% 16.55% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 16.55% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 16.55% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 16.55% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 16.55% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 16.55% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 16.55% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 16.55% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 16.55% # attempts to use FU when none available
> system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 16.55% # attempts to use FU when none available
> system.cpu.iq.fu_full::MemRead 610635 48.92% 65.47% # attempts to use FU when none available
> system.cpu.iq.fu_full::MemWrite 372589 29.85% 95.32% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatMemRead 31948 2.56% 97.88% # attempts to use FU when none available
> system.cpu.iq.fu_full::FloatMemWrite 26502 2.12% 100.00% # attempts to use FU when none available
506,508c504,506
< system.cpu.iq.FU_type_0::No_OpClass 7276 0.01% 0.01% # Type of FU issued
< system.cpu.iq.FU_type_0::IntAlu 40915146 67.58% 67.60% # Type of FU issued
< system.cpu.iq.FU_type_0::IntMult 62152 0.10% 67.70% # Type of FU issued
---
> system.cpu.iq.FU_type_0::No_OpClass 7279 0.01% 0.01% # Type of FU issued
> system.cpu.iq.FU_type_0::IntAlu 40937281 67.59% 67.60% # Type of FU issued
> system.cpu.iq.FU_type_0::IntMult 62136 0.10% 67.70% # Type of FU issued
510,514c508,512
< system.cpu.iq.FU_type_0::FloatAdd 38560 0.06% 67.76% # Type of FU issued
< system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.76% # Type of FU issued
< system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 67.76% # Type of FU issued
< system.cpu.iq.FU_type_0::FloatMult 0 0.00% 67.76% # Type of FU issued
< system.cpu.iq.FU_type_0::FloatMultAcc 0 0.00% 67.76% # Type of FU issued
---
> system.cpu.iq.FU_type_0::FloatAdd 38562 0.06% 67.77% # Type of FU issued
> system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.77% # Type of FU issued
> system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 67.77% # Type of FU issued
> system.cpu.iq.FU_type_0::FloatMult 0 0.00% 67.77% # Type of FU issued
> system.cpu.iq.FU_type_0::FloatMultAcc 0 0.00% 67.77% # Type of FU issued
538,541c536,539
< system.cpu.iq.FU_type_0::MemRead 11521390 19.03% 86.80% # Type of FU issued
< system.cpu.iq.FU_type_0::MemWrite 6745321 11.14% 97.94% # Type of FU issued
< system.cpu.iq.FU_type_0::FloatMemRead 156180 0.26% 98.20% # Type of FU issued
< system.cpu.iq.FU_type_0::FloatMemWrite 141327 0.23% 98.43% # Type of FU issued
---
> system.cpu.iq.FU_type_0::MemRead 11522525 19.02% 86.80% # Type of FU issued
> system.cpu.iq.FU_type_0::MemWrite 6750152 11.14% 97.94% # Type of FU issued
> system.cpu.iq.FU_type_0::FloatMemRead 156092 0.26% 98.20% # Type of FU issued
> system.cpu.iq.FU_type_0::FloatMemWrite 141347 0.23% 98.43% # Type of FU issued
544,556c542,554
< system.cpu.iq.FU_type_0::total 60540114 # Type of FU issued
< system.cpu.iq.rate 0.467035 # Inst issue rate
< system.cpu.iq.fu_busy_cnt 1244571 # FU busy when requested
< system.cpu.iq.fu_busy_rate 0.020558 # FU busy rate (busy events/executed inst)
< system.cpu.iq.int_inst_queue_reads 245211528 # Number of integer instruction queue reads
< system.cpu.iq.int_inst_queue_writes 76534751 # Number of integer instruction queue writes
< system.cpu.iq.int_inst_queue_wakeup_accesses 58316055 # Number of integer instruction queue wakeup accesses
< system.cpu.iq.fp_inst_queue_reads 739664 # Number of floating instruction queue reads
< system.cpu.iq.fp_inst_queue_writes 359442 # Number of floating instruction queue writes
< system.cpu.iq.fp_inst_queue_wakeup_accesses 336937 # Number of floating instruction queue wakeup accesses
< system.cpu.iq.int_alu_accesses 61379259 # Number of integer alu accesses
< system.cpu.iq.fp_alu_accesses 398150 # Number of floating point alu accesses
< system.cpu.iew.lsq.thread0.forwLoads 691177 # Number of loads that had data forwarded from stores
---
> system.cpu.iq.FU_type_0::total 60568136 # Type of FU issued
> system.cpu.iq.rate 0.467155 # Inst issue rate
> system.cpu.iq.fu_busy_cnt 1248295 # FU busy when requested
> system.cpu.iq.fu_busy_rate 0.020610 # FU busy rate (busy events/executed inst)
> system.cpu.iq.int_inst_queue_reads 245303428 # Number of integer instruction queue reads
> system.cpu.iq.int_inst_queue_writes 76606948 # Number of integer instruction queue writes
> system.cpu.iq.int_inst_queue_wakeup_accesses 58345447 # Number of integer instruction queue wakeup accesses
> system.cpu.iq.fp_inst_queue_reads 739604 # Number of floating instruction queue reads
> system.cpu.iq.fp_inst_queue_writes 359470 # Number of floating instruction queue writes
> system.cpu.iq.fp_inst_queue_wakeup_accesses 336798 # Number of floating instruction queue wakeup accesses
> system.cpu.iq.int_alu_accesses 61411065 # Number of integer alu accesses
> system.cpu.iq.fp_alu_accesses 398087 # Number of floating point alu accesses
> system.cpu.iew.lsq.thread0.forwLoads 692317 # Number of loads that had data forwarded from stores
558,561c556,559
< system.cpu.iew.lsq.thread0.squashedLoads 2573780 # Number of loads squashed
< system.cpu.iew.lsq.thread0.ignoredResponses 3893 # Number of memory responses ignored because the instruction is squashed
< system.cpu.iew.lsq.thread0.memOrderViolation 22128 # Number of memory ordering violations
< system.cpu.iew.lsq.thread0.squashedStores 849514 # Number of stores squashed
---
> system.cpu.iew.lsq.thread0.squashedLoads 2580830 # Number of loads squashed
> system.cpu.iew.lsq.thread0.ignoredResponses 3930 # Number of memory responses ignored because the instruction is squashed
> system.cpu.iew.lsq.thread0.memOrderViolation 22198 # Number of memory ordering violations
> system.cpu.iew.lsq.thread0.squashedStores 854795 # Number of stores squashed
564,565c562,563
< system.cpu.iew.lsq.thread0.rescheduledLoads 18020 # Number of loads that were rescheduled
< system.cpu.iew.lsq.thread0.cacheBlocked 462679 # Number of times an access to memory failed due to the cache being blocked
---
> system.cpu.iew.lsq.thread0.rescheduledLoads 17998 # Number of loads that were rescheduled
> system.cpu.iew.lsq.thread0.cacheBlocked 456632 # Number of times an access to memory failed due to the cache being blocked
567,583c565,581
< system.cpu.iew.iewSquashCycles 806437 # Number of cycles IEW is squashing
< system.cpu.iew.iewBlockCycles 52697038 # Number of cycles IEW is blocking
< system.cpu.iew.iewUnblockCycles 1357053 # Number of cycles IEW is unblocking
< system.cpu.iew.iewDispatchedInsts 68903527 # Number of instructions dispatched to IQ
< system.cpu.iew.iewDispSquashedInsts 198807 # Number of squashed instructions skipped by dispatch
< system.cpu.iew.iewDispLoadInsts 11664536 # Number of dispatched load instructions
< system.cpu.iew.iewDispStoreInsts 7226725 # Number of dispatched store instructions
< system.cpu.iew.iewDispNonSpecInsts 1959166 # Number of dispatched non-speculative instructions
< system.cpu.iew.iewIQFullEvents 45872 # Number of times the IQ has become full, causing a stall
< system.cpu.iew.iewLSQFullEvents 1108146 # Number of times the LSQ has become full, causing a stall
< system.cpu.iew.memOrderViolationEvents 22128 # Number of memory order violations
< system.cpu.iew.predictedTakenIncorrect 230653 # Number of branches that were predicted taken incorrectly
< system.cpu.iew.predictedNotTakenIncorrect 630212 # Number of branches that were predicted not taken incorrectly
< system.cpu.iew.branchMispredicts 860865 # Number of branch mispredicts detected at execute
< system.cpu.iew.iewExecutedInsts 59685899 # Number of executed instructions
< system.cpu.iew.iewExecLoadInsts 11215511 # Number of load instructions executed
< system.cpu.iew.iewExecSquashedInsts 854214 # Number of squashed instructions skipped in execute
---
> system.cpu.iew.iewSquashCycles 806660 # Number of cycles IEW is squashing
> system.cpu.iew.iewBlockCycles 52694504 # Number of cycles IEW is blocking
> system.cpu.iew.iewUnblockCycles 1340713 # Number of cycles IEW is unblocking
> system.cpu.iew.iewDispatchedInsts 68945664 # Number of instructions dispatched to IQ
> system.cpu.iew.iewDispSquashedInsts 202125 # Number of squashed instructions skipped by dispatch
> system.cpu.iew.iewDispLoadInsts 11673351 # Number of dispatched load instructions
> system.cpu.iew.iewDispStoreInsts 7232744 # Number of dispatched store instructions
> system.cpu.iew.iewDispNonSpecInsts 1959731 # Number of dispatched non-speculative instructions
> system.cpu.iew.iewIQFullEvents 45749 # Number of times the IQ has become full, causing a stall
> system.cpu.iew.iewLSQFullEvents 1091638 # Number of times the LSQ has become full, causing a stall
> system.cpu.iew.memOrderViolationEvents 22198 # Number of memory order violations
> system.cpu.iew.predictedTakenIncorrect 229988 # Number of branches that were predicted taken incorrectly
> system.cpu.iew.predictedNotTakenIncorrect 630611 # Number of branches that were predicted not taken incorrectly
> system.cpu.iew.branchMispredicts 860599 # Number of branch mispredicts detected at execute
> system.cpu.iew.iewExecutedInsts 59710531 # Number of executed instructions
> system.cpu.iew.iewExecLoadInsts 11213503 # Number of load instructions executed
> system.cpu.iew.iewExecSquashedInsts 857604 # Number of squashed instructions skipped in execute
585,601c583,599
< system.cpu.iew.exec_nop 3982483 # number of nop insts executed
< system.cpu.iew.exec_refs 18027322 # number of memory reference insts executed
< system.cpu.iew.exec_branches 9384105 # Number of branches executed
< system.cpu.iew.exec_stores 6811811 # Number of stores executed
< system.cpu.iew.exec_rate 0.460445 # Inst execution rate
< system.cpu.iew.wb_sent 58897557 # cumulative count of insts sent to commit
< system.cpu.iew.wb_count 58652992 # cumulative count of insts written-back
< system.cpu.iew.wb_producers 29769052 # num instructions producing a value
< system.cpu.iew.wb_consumers 41264413 # num instructions consuming a value
< system.cpu.iew.wb_rate 0.452477 # insts written-back per cycle
< system.cpu.iew.wb_fanout 0.721422 # average fanout of values written-back
< system.cpu.commit.commitSquashedInsts 12552458 # The number of squashed insts skipped by commit
< system.cpu.commit.commitNonSpecStalls 661245 # The number of times commit has been forced to stall to communicate backwards
< system.cpu.commit.branchMispredicts 769809 # The number of times a branch was mispredicted
< system.cpu.commit.committed_per_cycle::samples 121361631 # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::mean 0.462746 # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::stdev 1.395074 # Number of insts commited each cycle
---
> system.cpu.iew.exec_nop 3983673 # number of nop insts executed
> system.cpu.iew.exec_refs 18029484 # number of memory reference insts executed
> system.cpu.iew.exec_branches 9387402 # Number of branches executed
> system.cpu.iew.exec_stores 6815981 # Number of stores executed
> system.cpu.iew.exec_rate 0.460540 # Inst execution rate
> system.cpu.iew.wb_sent 58927059 # cumulative count of insts sent to commit
> system.cpu.iew.wb_count 58682245 # cumulative count of insts written-back
> system.cpu.iew.wb_producers 29779151 # num instructions producing a value
> system.cpu.iew.wb_consumers 41279871 # num instructions consuming a value
> system.cpu.iew.wb_rate 0.452609 # insts written-back per cycle
> system.cpu.iew.wb_fanout 0.721396 # average fanout of values written-back
> system.cpu.commit.commitSquashedInsts 12584544 # The number of squashed insts skipped by commit
> system.cpu.commit.commitNonSpecStalls 661249 # The number of times commit has been forced to stall to communicate backwards
> system.cpu.commit.branchMispredicts 770143 # The number of times a branch was mispredicted
> system.cpu.commit.committed_per_cycle::samples 121389515 # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::mean 0.462724 # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::stdev 1.395132 # Number of insts commited each cycle
603,611c601,609
< system.cpu.commit.committed_per_cycle::0 101505032 83.64% 83.64% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::1 7973925 6.57% 90.21% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::2 4190958 3.45% 93.66% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::3 2263923 1.87% 95.53% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::4 1758393 1.45% 96.98% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::5 630847 0.52% 97.50% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::6 481222 0.40% 97.89% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::7 521755 0.43% 98.32% # Number of insts commited each cycle
< system.cpu.commit.committed_per_cycle::8 2035576 1.68% 100.00% # Number of insts commited each cycle
---
> system.cpu.commit.committed_per_cycle::0 101523124 83.63% 83.63% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::1 7984339 6.58% 90.21% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::2 4194668 3.46% 93.67% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::3 2261790 1.86% 95.53% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::4 1754136 1.45% 96.98% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::5 633873 0.52% 97.50% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::6 481376 0.40% 97.89% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::7 513083 0.42% 98.32% # Number of insts commited each cycle
> system.cpu.commit.committed_per_cycle::8 2043126 1.68% 100.00% # Number of insts commited each cycle
615,617c613,615
< system.cpu.commit.committed_per_cycle::total 121361631 # Number of insts commited each cycle
< system.cpu.commit.committedInsts 56159642 # Number of instructions committed
< system.cpu.commit.committedOps 56159642 # Number of ops (including micro ops) committed
---
> system.cpu.commit.committed_per_cycle::total 121389515 # Number of insts commited each cycle
> system.cpu.commit.committedInsts 56169799 # Number of instructions committed
> system.cpu.commit.committedOps 56169799 # Number of ops (including micro ops) committed
619,622c617,620
< system.cpu.commit.refs 15467967 # Number of memory references committed
< system.cpu.commit.loads 9090756 # Number of loads committed
< system.cpu.commit.membars 226364 # Number of memory barriers committed
< system.cpu.commit.branches 8439956 # Number of branches committed
---
> system.cpu.commit.refs 15470470 # Number of memory references committed
> system.cpu.commit.loads 9092521 # Number of loads committed
> system.cpu.commit.membars 226360 # Number of memory barriers committed
> system.cpu.commit.branches 8440690 # Number of branches committed
624,628c622,626
< system.cpu.commit.int_insts 52009640 # Number of committed integer instructions.
< system.cpu.commit.function_calls 740476 # Number of function calls committed.
< system.cpu.commit.op_class_0::No_OpClass 3197376 5.69% 5.69% # Class of committed instruction
< system.cpu.commit.op_class_0::IntAlu 36210459 64.48% 70.17% # Class of committed instruction
< system.cpu.commit.op_class_0::IntMult 60672 0.11% 70.28% # Class of committed instruction
---
> system.cpu.commit.int_insts 52019202 # Number of committed integer instructions.
> system.cpu.commit.function_calls 740566 # Number of function calls committed.
> system.cpu.commit.op_class_0::No_OpClass 3197964 5.69% 5.69% # Class of committed instruction
> system.cpu.commit.op_class_0::IntAlu 36217526 64.48% 70.17% # Class of committed instruction
> system.cpu.commit.op_class_0::IntMult 60675 0.11% 70.28% # Class of committed instruction
658,659c656,657
< system.cpu.commit.op_class_0::MemRead 9172524 16.33% 86.69% # Class of committed instruction
< system.cpu.commit.op_class_0::MemWrite 6245101 11.12% 97.81% # Class of committed instruction
---
> system.cpu.commit.op_class_0::MemRead 9174285 16.33% 86.69% # Class of committed instruction
> system.cpu.commit.op_class_0::MemWrite 6245839 11.12% 97.81% # Class of committed instruction
664,684c662,682
< system.cpu.commit.op_class_0::total 56159642 # Class of committed instruction
< system.cpu.commit.bw_lim_events 2035576 # number cycles where commit BW limit reached
< system.cpu.rob.rob_reads 187788618 # The number of ROB reads
< system.cpu.rob.rob_writes 139599579 # The number of ROB writes
< system.cpu.timesIdled 556181 # Number of times that the entire CPU went into an idle state and unscheduled itself
< system.cpu.idleCycles 6093749 # Total number of cycles that the CPU has spent unscheduled due to idling
< system.cpu.quiesceCycles 3600396704 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
< system.cpu.committedInsts 52969539 # Number of Instructions Simulated
< system.cpu.committedOps 52969539 # Number of Ops (including micro ops) Simulated
< system.cpu.cpi 2.447190 # CPI: Cycles Per Instruction
< system.cpu.cpi_total 2.447190 # CPI: Total CPI of All Threads
< system.cpu.ipc 0.408632 # IPC: Instructions Per Cycle
< system.cpu.ipc_total 0.408632 # IPC: Total IPC of All Threads
< system.cpu.int_regfile_reads 77875050 # number of integer regfile reads
< system.cpu.int_regfile_writes 42594378 # number of integer regfile writes
< system.cpu.fp_regfile_reads 166655 # number of floating regfile reads
< system.cpu.fp_regfile_writes 175866 # number of floating regfile writes
< system.cpu.misc_regfile_reads 2002132 # number of misc regfile reads
< system.cpu.misc_regfile_writes 939499 # number of misc regfile writes
< system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
< system.cpu.dcache.tags.replacements 1405977 # number of replacements
---
> system.cpu.commit.op_class_0::total 56169799 # Class of committed instruction
> system.cpu.commit.bw_lim_events 2043126 # number cycles where commit BW limit reached
> system.cpu.rob.rob_reads 187851195 # The number of ROB reads
> system.cpu.rob.rob_writes 139687376 # The number of ROB writes
> system.cpu.timesIdled 556781 # Number of times that the entire CPU went into an idle state and unscheduled itself
> system.cpu.idleCycles 6089319 # Total number of cycles that the CPU has spent unscheduled due to idling
> system.cpu.quiesceCycles 3600366244 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
> system.cpu.committedInsts 52979108 # Number of Instructions Simulated
> system.cpu.committedOps 52979108 # Number of Ops (including micro ops) Simulated
> system.cpu.cpi 2.447252 # CPI: Cycles Per Instruction
> system.cpu.cpi_total 2.447252 # CPI: Total CPI of All Threads
> system.cpu.ipc 0.408622 # IPC: Instructions Per Cycle
> system.cpu.ipc_total 0.408622 # IPC: Total IPC of All Threads
> system.cpu.int_regfile_reads 77910051 # number of integer regfile reads
> system.cpu.int_regfile_writes 42617580 # number of integer regfile writes
> system.cpu.fp_regfile_reads 166665 # number of floating regfile reads
> system.cpu.fp_regfile_writes 175716 # number of floating regfile writes
> system.cpu.misc_regfile_reads 2001313 # number of misc regfile reads
> system.cpu.misc_regfile_writes 939513 # number of misc regfile writes
> system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
> system.cpu.dcache.tags.replacements 1405851 # number of replacements
686,688c684,686
< system.cpu.dcache.tags.total_refs 12626898 # Total number of references to valid blocks.
< system.cpu.dcache.tags.sampled_refs 1406489 # Sample count of references to valid blocks.
< system.cpu.dcache.tags.avg_refs 8.977602 # Average number of references to valid blocks.
---
> system.cpu.dcache.tags.total_refs 12629128 # Total number of references to valid blocks.
> system.cpu.dcache.tags.sampled_refs 1406363 # Sample count of references to valid blocks.
> system.cpu.dcache.tags.avg_refs 8.979992 # Average number of references to valid blocks.
698,775c696,773
< system.cpu.dcache.tags.tag_accesses 67141007 # Number of tag accesses
< system.cpu.dcache.tags.data_accesses 67141007 # Number of data accesses
< system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
< system.cpu.dcache.ReadReq_hits::cpu.data 8018368 # number of ReadReq hits
< system.cpu.dcache.ReadReq_hits::total 8018368 # number of ReadReq hits
< system.cpu.dcache.WriteReq_hits::cpu.data 4180367 # number of WriteReq hits
< system.cpu.dcache.WriteReq_hits::total 4180367 # number of WriteReq hits
< system.cpu.dcache.LoadLockedReq_hits::cpu.data 212226 # number of LoadLockedReq hits
< system.cpu.dcache.LoadLockedReq_hits::total 212226 # number of LoadLockedReq hits
< system.cpu.dcache.StoreCondReq_hits::cpu.data 215667 # number of StoreCondReq hits
< system.cpu.dcache.StoreCondReq_hits::total 215667 # number of StoreCondReq hits
< system.cpu.dcache.demand_hits::cpu.data 12198735 # number of demand (read+write) hits
< system.cpu.dcache.demand_hits::total 12198735 # number of demand (read+write) hits
< system.cpu.dcache.overall_hits::cpu.data 12198735 # number of overall hits
< system.cpu.dcache.overall_hits::total 12198735 # number of overall hits
< system.cpu.dcache.ReadReq_misses::cpu.data 1817070 # number of ReadReq misses
< system.cpu.dcache.ReadReq_misses::total 1817070 # number of ReadReq misses
< system.cpu.dcache.WriteReq_misses::cpu.data 1966374 # number of WriteReq misses
< system.cpu.dcache.WriteReq_misses::total 1966374 # number of WriteReq misses
< system.cpu.dcache.LoadLockedReq_misses::cpu.data 23459 # number of LoadLockedReq misses
< system.cpu.dcache.LoadLockedReq_misses::total 23459 # number of LoadLockedReq misses
< system.cpu.dcache.StoreCondReq_misses::cpu.data 98 # number of StoreCondReq misses
< system.cpu.dcache.StoreCondReq_misses::total 98 # number of StoreCondReq misses
< system.cpu.dcache.demand_misses::cpu.data 3783444 # number of demand (read+write) misses
< system.cpu.dcache.demand_misses::total 3783444 # number of demand (read+write) misses
< system.cpu.dcache.overall_misses::cpu.data 3783444 # number of overall misses
< system.cpu.dcache.overall_misses::total 3783444 # number of overall misses
< system.cpu.dcache.ReadReq_miss_latency::cpu.data 45126424500 # number of ReadReq miss cycles
< system.cpu.dcache.ReadReq_miss_latency::total 45126424500 # number of ReadReq miss cycles
< system.cpu.dcache.WriteReq_miss_latency::cpu.data 92431305073 # number of WriteReq miss cycles
< system.cpu.dcache.WriteReq_miss_latency::total 92431305073 # number of WriteReq miss cycles
< system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 416761500 # number of LoadLockedReq miss cycles
< system.cpu.dcache.LoadLockedReq_miss_latency::total 416761500 # number of LoadLockedReq miss cycles
< system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 1368500 # number of StoreCondReq miss cycles
< system.cpu.dcache.StoreCondReq_miss_latency::total 1368500 # number of StoreCondReq miss cycles
< system.cpu.dcache.demand_miss_latency::cpu.data 137557729573 # number of demand (read+write) miss cycles
< system.cpu.dcache.demand_miss_latency::total 137557729573 # number of demand (read+write) miss cycles
< system.cpu.dcache.overall_miss_latency::cpu.data 137557729573 # number of overall miss cycles
< system.cpu.dcache.overall_miss_latency::total 137557729573 # number of overall miss cycles
< system.cpu.dcache.ReadReq_accesses::cpu.data 9835438 # number of ReadReq accesses(hits+misses)
< system.cpu.dcache.ReadReq_accesses::total 9835438 # number of ReadReq accesses(hits+misses)
< system.cpu.dcache.WriteReq_accesses::cpu.data 6146741 # number of WriteReq accesses(hits+misses)
< system.cpu.dcache.WriteReq_accesses::total 6146741 # number of WriteReq accesses(hits+misses)
< system.cpu.dcache.LoadLockedReq_accesses::cpu.data 235685 # number of LoadLockedReq accesses(hits+misses)
< system.cpu.dcache.LoadLockedReq_accesses::total 235685 # number of LoadLockedReq accesses(hits+misses)
< system.cpu.dcache.StoreCondReq_accesses::cpu.data 215765 # number of StoreCondReq accesses(hits+misses)
< system.cpu.dcache.StoreCondReq_accesses::total 215765 # number of StoreCondReq accesses(hits+misses)
< system.cpu.dcache.demand_accesses::cpu.data 15982179 # number of demand (read+write) accesses
< system.cpu.dcache.demand_accesses::total 15982179 # number of demand (read+write) accesses
< system.cpu.dcache.overall_accesses::cpu.data 15982179 # number of overall (read+write) accesses
< system.cpu.dcache.overall_accesses::total 15982179 # number of overall (read+write) accesses
< system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.184747 # miss rate for ReadReq accesses
< system.cpu.dcache.ReadReq_miss_rate::total 0.184747 # miss rate for ReadReq accesses
< system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.319905 # miss rate for WriteReq accesses
< system.cpu.dcache.WriteReq_miss_rate::total 0.319905 # miss rate for WriteReq accesses
< system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.099535 # miss rate for LoadLockedReq accesses
< system.cpu.dcache.LoadLockedReq_miss_rate::total 0.099535 # miss rate for LoadLockedReq accesses
< system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000454 # miss rate for StoreCondReq accesses
< system.cpu.dcache.StoreCondReq_miss_rate::total 0.000454 # miss rate for StoreCondReq accesses
< system.cpu.dcache.demand_miss_rate::cpu.data 0.236729 # miss rate for demand accesses
< system.cpu.dcache.demand_miss_rate::total 0.236729 # miss rate for demand accesses
< system.cpu.dcache.overall_miss_rate::cpu.data 0.236729 # miss rate for overall accesses
< system.cpu.dcache.overall_miss_rate::total 0.236729 # miss rate for overall accesses
< system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24834.719906 # average ReadReq miss latency
< system.cpu.dcache.ReadReq_avg_miss_latency::total 24834.719906 # average ReadReq miss latency
< system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47005.963806 # average WriteReq miss latency
< system.cpu.dcache.WriteReq_avg_miss_latency::total 47005.963806 # average WriteReq miss latency
< system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 17765.527090 # average LoadLockedReq miss latency
< system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 17765.527090 # average LoadLockedReq miss latency
< system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 13964.285714 # average StoreCondReq miss latency
< system.cpu.dcache.StoreCondReq_avg_miss_latency::total 13964.285714 # average StoreCondReq miss latency
< system.cpu.dcache.demand_avg_miss_latency::cpu.data 36357.807747 # average overall miss latency
< system.cpu.dcache.demand_avg_miss_latency::total 36357.807747 # average overall miss latency
< system.cpu.dcache.overall_avg_miss_latency::cpu.data 36357.807747 # average overall miss latency
< system.cpu.dcache.overall_avg_miss_latency::total 36357.807747 # average overall miss latency
< system.cpu.dcache.blocked_cycles::no_mshrs 4938618 # number of cycles access was blocked
< system.cpu.dcache.blocked_cycles::no_targets 4294 # number of cycles access was blocked
< system.cpu.dcache.blocked::no_mshrs 133157 # number of cycles access was blocked
---
> system.cpu.dcache.tags.tag_accesses 67152661 # Number of tag accesses
> system.cpu.dcache.tags.data_accesses 67152661 # Number of data accesses
> system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
> system.cpu.dcache.ReadReq_hits::cpu.data 8020035 # number of ReadReq hits
> system.cpu.dcache.ReadReq_hits::total 8020035 # number of ReadReq hits
> system.cpu.dcache.WriteReq_hits::cpu.data 4180765 # number of WriteReq hits
> system.cpu.dcache.WriteReq_hits::total 4180765 # number of WriteReq hits
> system.cpu.dcache.LoadLockedReq_hits::cpu.data 212398 # number of LoadLockedReq hits
> system.cpu.dcache.LoadLockedReq_hits::total 212398 # number of LoadLockedReq hits
> system.cpu.dcache.StoreCondReq_hits::cpu.data 215680 # number of StoreCondReq hits
> system.cpu.dcache.StoreCondReq_hits::total 215680 # number of StoreCondReq hits
> system.cpu.dcache.demand_hits::cpu.data 12200800 # number of demand (read+write) hits
> system.cpu.dcache.demand_hits::total 12200800 # number of demand (read+write) hits
> system.cpu.dcache.overall_hits::cpu.data 12200800 # number of overall hits
> system.cpu.dcache.overall_hits::total 12200800 # number of overall hits
> system.cpu.dcache.ReadReq_misses::cpu.data 1817327 # number of ReadReq misses
> system.cpu.dcache.ReadReq_misses::total 1817327 # number of ReadReq misses
> system.cpu.dcache.WriteReq_misses::cpu.data 1966706 # number of WriteReq misses
> system.cpu.dcache.WriteReq_misses::total 1966706 # number of WriteReq misses
> system.cpu.dcache.LoadLockedReq_misses::cpu.data 23570 # number of LoadLockedReq misses
> system.cpu.dcache.LoadLockedReq_misses::total 23570 # number of LoadLockedReq misses
> system.cpu.dcache.StoreCondReq_misses::cpu.data 93 # number of StoreCondReq misses
> system.cpu.dcache.StoreCondReq_misses::total 93 # number of StoreCondReq misses
> system.cpu.dcache.demand_misses::cpu.data 3784033 # number of demand (read+write) misses
> system.cpu.dcache.demand_misses::total 3784033 # number of demand (read+write) misses
> system.cpu.dcache.overall_misses::cpu.data 3784033 # number of overall misses
> system.cpu.dcache.overall_misses::total 3784033 # number of overall misses
> system.cpu.dcache.ReadReq_miss_latency::cpu.data 45159601500 # number of ReadReq miss cycles
> system.cpu.dcache.ReadReq_miss_latency::total 45159601500 # number of ReadReq miss cycles
> system.cpu.dcache.WriteReq_miss_latency::cpu.data 92703832258 # number of WriteReq miss cycles
> system.cpu.dcache.WriteReq_miss_latency::total 92703832258 # number of WriteReq miss cycles
> system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 420302500 # number of LoadLockedReq miss cycles
> system.cpu.dcache.LoadLockedReq_miss_latency::total 420302500 # number of LoadLockedReq miss cycles
> system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 1299500 # number of StoreCondReq miss cycles
> system.cpu.dcache.StoreCondReq_miss_latency::total 1299500 # number of StoreCondReq miss cycles
> system.cpu.dcache.demand_miss_latency::cpu.data 137863433758 # number of demand (read+write) miss cycles
> system.cpu.dcache.demand_miss_latency::total 137863433758 # number of demand (read+write) miss cycles
> system.cpu.dcache.overall_miss_latency::cpu.data 137863433758 # number of overall miss cycles
> system.cpu.dcache.overall_miss_latency::total 137863433758 # number of overall miss cycles
> system.cpu.dcache.ReadReq_accesses::cpu.data 9837362 # number of ReadReq accesses(hits+misses)
> system.cpu.dcache.ReadReq_accesses::total 9837362 # number of ReadReq accesses(hits+misses)
> system.cpu.dcache.WriteReq_accesses::cpu.data 6147471 # number of WriteReq accesses(hits+misses)
> system.cpu.dcache.WriteReq_accesses::total 6147471 # number of WriteReq accesses(hits+misses)
> system.cpu.dcache.LoadLockedReq_accesses::cpu.data 235968 # number of LoadLockedReq accesses(hits+misses)
> system.cpu.dcache.LoadLockedReq_accesses::total 235968 # number of LoadLockedReq accesses(hits+misses)
> system.cpu.dcache.StoreCondReq_accesses::cpu.data 215773 # number of StoreCondReq accesses(hits+misses)
> system.cpu.dcache.StoreCondReq_accesses::total 215773 # number of StoreCondReq accesses(hits+misses)
> system.cpu.dcache.demand_accesses::cpu.data 15984833 # number of demand (read+write) accesses
> system.cpu.dcache.demand_accesses::total 15984833 # number of demand (read+write) accesses
> system.cpu.dcache.overall_accesses::cpu.data 15984833 # number of overall (read+write) accesses
> system.cpu.dcache.overall_accesses::total 15984833 # number of overall (read+write) accesses
> system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.184737 # miss rate for ReadReq accesses
> system.cpu.dcache.ReadReq_miss_rate::total 0.184737 # miss rate for ReadReq accesses
> system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.319921 # miss rate for WriteReq accesses
> system.cpu.dcache.WriteReq_miss_rate::total 0.319921 # miss rate for WriteReq accesses
> system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.099886 # miss rate for LoadLockedReq accesses
> system.cpu.dcache.LoadLockedReq_miss_rate::total 0.099886 # miss rate for LoadLockedReq accesses
> system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000431 # miss rate for StoreCondReq accesses
> system.cpu.dcache.StoreCondReq_miss_rate::total 0.000431 # miss rate for StoreCondReq accesses
> system.cpu.dcache.demand_miss_rate::cpu.data 0.236726 # miss rate for demand accesses
> system.cpu.dcache.demand_miss_rate::total 0.236726 # miss rate for demand accesses
> system.cpu.dcache.overall_miss_rate::cpu.data 0.236726 # miss rate for overall accesses
> system.cpu.dcache.overall_miss_rate::total 0.236726 # miss rate for overall accesses
> system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24849.463800 # average ReadReq miss latency
> system.cpu.dcache.ReadReq_avg_miss_latency::total 24849.463800 # average ReadReq miss latency
> system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47136.599094 # average WriteReq miss latency
> system.cpu.dcache.WriteReq_avg_miss_latency::total 47136.599094 # average WriteReq miss latency
> system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 17832.095885 # average LoadLockedReq miss latency
> system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 17832.095885 # average LoadLockedReq miss latency
> system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 13973.118280 # average StoreCondReq miss latency
> system.cpu.dcache.StoreCondReq_avg_miss_latency::total 13973.118280 # average StoreCondReq miss latency
> system.cpu.dcache.demand_avg_miss_latency::cpu.data 36432.936435 # average overall miss latency
> system.cpu.dcache.demand_avg_miss_latency::total 36432.936435 # average overall miss latency
> system.cpu.dcache.overall_avg_miss_latency::cpu.data 36432.936435 # average overall miss latency
> system.cpu.dcache.overall_avg_miss_latency::total 36432.936435 # average overall miss latency
> system.cpu.dcache.blocked_cycles::no_mshrs 4933871 # number of cycles access was blocked
> system.cpu.dcache.blocked_cycles::no_targets 2725 # number of cycles access was blocked
> system.cpu.dcache.blocked::no_mshrs 132268 # number of cycles access was blocked
777,802c775,800
< system.cpu.dcache.avg_blocked_cycles::no_mshrs 37.088685 # average number of cycles each access was blocked
< system.cpu.dcache.avg_blocked_cycles::no_targets 153.357143 # average number of cycles each access was blocked
< system.cpu.dcache.writebacks::writebacks 844399 # number of writebacks
< system.cpu.dcache.writebacks::total 844399 # number of writebacks
< system.cpu.dcache.ReadReq_mshr_hits::cpu.data 716933 # number of ReadReq MSHR hits
< system.cpu.dcache.ReadReq_mshr_hits::total 716933 # number of ReadReq MSHR hits
< system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1676859 # number of WriteReq MSHR hits
< system.cpu.dcache.WriteReq_mshr_hits::total 1676859 # number of WriteReq MSHR hits
< system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 6505 # number of LoadLockedReq MSHR hits
< system.cpu.dcache.LoadLockedReq_mshr_hits::total 6505 # number of LoadLockedReq MSHR hits
< system.cpu.dcache.demand_mshr_hits::cpu.data 2393792 # number of demand (read+write) MSHR hits
< system.cpu.dcache.demand_mshr_hits::total 2393792 # number of demand (read+write) MSHR hits
< system.cpu.dcache.overall_mshr_hits::cpu.data 2393792 # number of overall MSHR hits
< system.cpu.dcache.overall_mshr_hits::total 2393792 # number of overall MSHR hits
< system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1100137 # number of ReadReq MSHR misses
< system.cpu.dcache.ReadReq_mshr_misses::total 1100137 # number of ReadReq MSHR misses
< system.cpu.dcache.WriteReq_mshr_misses::cpu.data 289515 # number of WriteReq MSHR misses
< system.cpu.dcache.WriteReq_mshr_misses::total 289515 # number of WriteReq MSHR misses
< system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 16954 # number of LoadLockedReq MSHR misses
< system.cpu.dcache.LoadLockedReq_mshr_misses::total 16954 # number of LoadLockedReq MSHR misses
< system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 98 # number of StoreCondReq MSHR misses
< system.cpu.dcache.StoreCondReq_mshr_misses::total 98 # number of StoreCondReq MSHR misses
< system.cpu.dcache.demand_mshr_misses::cpu.data 1389652 # number of demand (read+write) MSHR misses
< system.cpu.dcache.demand_mshr_misses::total 1389652 # number of demand (read+write) MSHR misses
< system.cpu.dcache.overall_mshr_misses::cpu.data 1389652 # number of overall MSHR misses
< system.cpu.dcache.overall_mshr_misses::total 1389652 # number of overall MSHR misses
---
> system.cpu.dcache.avg_blocked_cycles::no_mshrs 37.302076 # average number of cycles each access was blocked
> system.cpu.dcache.avg_blocked_cycles::no_targets 97.321429 # average number of cycles each access was blocked
> system.cpu.dcache.writebacks::writebacks 844182 # number of writebacks
> system.cpu.dcache.writebacks::total 844182 # number of writebacks
> system.cpu.dcache.ReadReq_mshr_hits::cpu.data 717105 # number of ReadReq MSHR hits
> system.cpu.dcache.ReadReq_mshr_hits::total 717105 # number of ReadReq MSHR hits
> system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1677249 # number of WriteReq MSHR hits
> system.cpu.dcache.WriteReq_mshr_hits::total 1677249 # number of WriteReq MSHR hits
> system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 6763 # number of LoadLockedReq MSHR hits
> system.cpu.dcache.LoadLockedReq_mshr_hits::total 6763 # number of LoadLockedReq MSHR hits
> system.cpu.dcache.demand_mshr_hits::cpu.data 2394354 # number of demand (read+write) MSHR hits
> system.cpu.dcache.demand_mshr_hits::total 2394354 # number of demand (read+write) MSHR hits
> system.cpu.dcache.overall_mshr_hits::cpu.data 2394354 # number of overall MSHR hits
> system.cpu.dcache.overall_mshr_hits::total 2394354 # number of overall MSHR hits
> system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1100222 # number of ReadReq MSHR misses
> system.cpu.dcache.ReadReq_mshr_misses::total 1100222 # number of ReadReq MSHR misses
> system.cpu.dcache.WriteReq_mshr_misses::cpu.data 289457 # number of WriteReq MSHR misses
> system.cpu.dcache.WriteReq_mshr_misses::total 289457 # number of WriteReq MSHR misses
> system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 16807 # number of LoadLockedReq MSHR misses
> system.cpu.dcache.LoadLockedReq_mshr_misses::total 16807 # number of LoadLockedReq MSHR misses
> system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 93 # number of StoreCondReq MSHR misses
> system.cpu.dcache.StoreCondReq_mshr_misses::total 93 # number of StoreCondReq MSHR misses
> system.cpu.dcache.demand_mshr_misses::cpu.data 1389679 # number of demand (read+write) MSHR misses
> system.cpu.dcache.demand_mshr_misses::total 1389679 # number of demand (read+write) MSHR misses
> system.cpu.dcache.overall_mshr_misses::cpu.data 1389679 # number of overall MSHR misses
> system.cpu.dcache.overall_mshr_misses::total 1389679 # number of overall MSHR misses
809,862c807,860
< system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 33017901000 # number of ReadReq MSHR miss cycles
< system.cpu.dcache.ReadReq_mshr_miss_latency::total 33017901000 # number of ReadReq MSHR miss cycles
< system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 14364764991 # number of WriteReq MSHR miss cycles
< system.cpu.dcache.WriteReq_mshr_miss_latency::total 14364764991 # number of WriteReq MSHR miss cycles
< system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 212848500 # number of LoadLockedReq MSHR miss cycles
< system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 212848500 # number of LoadLockedReq MSHR miss cycles
< system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 1270500 # number of StoreCondReq MSHR miss cycles
< system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 1270500 # number of StoreCondReq MSHR miss cycles
< system.cpu.dcache.demand_mshr_miss_latency::cpu.data 47382665991 # number of demand (read+write) MSHR miss cycles
< system.cpu.dcache.demand_mshr_miss_latency::total 47382665991 # number of demand (read+write) MSHR miss cycles
< system.cpu.dcache.overall_mshr_miss_latency::cpu.data 47382665991 # number of overall MSHR miss cycles
< system.cpu.dcache.overall_mshr_miss_latency::total 47382665991 # number of overall MSHR miss cycles
< system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 1535128000 # number of ReadReq MSHR uncacheable cycles
< system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 1535128000 # number of ReadReq MSHR uncacheable cycles
< system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 1535128000 # number of overall MSHR uncacheable cycles
< system.cpu.dcache.overall_mshr_uncacheable_latency::total 1535128000 # number of overall MSHR uncacheable cycles
< system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.111854 # mshr miss rate for ReadReq accesses
< system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.111854 # mshr miss rate for ReadReq accesses
< system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.047101 # mshr miss rate for WriteReq accesses
< system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.047101 # mshr miss rate for WriteReq accesses
< system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.071935 # mshr miss rate for LoadLockedReq accesses
< system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.071935 # mshr miss rate for LoadLockedReq accesses
< system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000454 # mshr miss rate for StoreCondReq accesses
< system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000454 # mshr miss rate for StoreCondReq accesses
< system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.086950 # mshr miss rate for demand accesses
< system.cpu.dcache.demand_mshr_miss_rate::total 0.086950 # mshr miss rate for demand accesses
< system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.086950 # mshr miss rate for overall accesses
< system.cpu.dcache.overall_mshr_miss_rate::total 0.086950 # mshr miss rate for overall accesses
< system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 30012.535711 # average ReadReq mshr miss latency
< system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30012.535711 # average ReadReq mshr miss latency
< system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 49616.651956 # average WriteReq mshr miss latency
< system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49616.651956 # average WriteReq mshr miss latency
< system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 12554.470921 # average LoadLockedReq mshr miss latency
< system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12554.470921 # average LoadLockedReq mshr miss latency
< system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 12964.285714 # average StoreCondReq mshr miss latency
< system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 12964.285714 # average StoreCondReq mshr miss latency
< system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 34096.785376 # average overall mshr miss latency
< system.cpu.dcache.demand_avg_mshr_miss_latency::total 34096.785376 # average overall mshr miss latency
< system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 34096.785376 # average overall mshr miss latency
< system.cpu.dcache.overall_avg_mshr_miss_latency::total 34096.785376 # average overall mshr miss latency
< system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 221519.191919 # average ReadReq mshr uncacheable latency
< system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 221519.191919 # average ReadReq mshr uncacheable latency
< system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 92874.826063 # average overall mshr uncacheable latency
< system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 92874.826063 # average overall mshr uncacheable latency
< system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
< system.cpu.icache.tags.replacements 1076759 # number of replacements
< system.cpu.icache.tags.tagsinuse 509.003606 # Cycle average of tags in use
< system.cpu.icache.tags.total_refs 8782144 # Total number of references to valid blocks.
< system.cpu.icache.tags.sampled_refs 1077267 # Sample count of references to valid blocks.
< system.cpu.icache.tags.avg_refs 8.152245 # Average number of references to valid blocks.
< system.cpu.icache.tags.warmup_cycle 30283847500 # Cycle when the warmup percentage was hit.
< system.cpu.icache.tags.occ_blocks::cpu.inst 509.003606 # Average occupied blocks per requestor
< system.cpu.icache.tags.occ_percent::cpu.inst 0.994148 # Average percentage of cache occupancy
< system.cpu.icache.tags.occ_percent::total 0.994148 # Average percentage of cache occupancy
---
> system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 33013560500 # number of ReadReq MSHR miss cycles
> system.cpu.dcache.ReadReq_mshr_miss_latency::total 33013560500 # number of ReadReq MSHR miss cycles
> system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 14384695133 # number of WriteReq MSHR miss cycles
> system.cpu.dcache.WriteReq_mshr_miss_latency::total 14384695133 # number of WriteReq MSHR miss cycles
> system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 210983000 # number of LoadLockedReq MSHR miss cycles
> system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 210983000 # number of LoadLockedReq MSHR miss cycles
> system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 1206500 # number of StoreCondReq MSHR miss cycles
> system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 1206500 # number of StoreCondReq MSHR miss cycles
> system.cpu.dcache.demand_mshr_miss_latency::cpu.data 47398255633 # number of demand (read+write) MSHR miss cycles
> system.cpu.dcache.demand_mshr_miss_latency::total 47398255633 # number of demand (read+write) MSHR miss cycles
> system.cpu.dcache.overall_mshr_miss_latency::cpu.data 47398255633 # number of overall MSHR miss cycles
> system.cpu.dcache.overall_mshr_miss_latency::total 47398255633 # number of overall MSHR miss cycles
> system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 1535352000 # number of ReadReq MSHR uncacheable cycles
> system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 1535352000 # number of ReadReq MSHR uncacheable cycles
> system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 1535352000 # number of overall MSHR uncacheable cycles
> system.cpu.dcache.overall_mshr_uncacheable_latency::total 1535352000 # number of overall MSHR uncacheable cycles
> system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.111841 # mshr miss rate for ReadReq accesses
> system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.111841 # mshr miss rate for ReadReq accesses
> system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.047086 # mshr miss rate for WriteReq accesses
> system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.047086 # mshr miss rate for WriteReq accesses
> system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.071226 # mshr miss rate for LoadLockedReq accesses
> system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.071226 # mshr miss rate for LoadLockedReq accesses
> system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000431 # mshr miss rate for StoreCondReq accesses
> system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000431 # mshr miss rate for StoreCondReq accesses
> system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.086937 # mshr miss rate for demand accesses
> system.cpu.dcache.demand_mshr_miss_rate::total 0.086937 # mshr miss rate for demand accesses
> system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.086937 # mshr miss rate for overall accesses
> system.cpu.dcache.overall_mshr_miss_rate::total 0.086937 # mshr miss rate for overall accesses
> system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 30006.271916 # average ReadReq mshr miss latency
> system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30006.271916 # average ReadReq mshr miss latency
> system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 49695.447452 # average WriteReq mshr miss latency
> system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49695.447452 # average WriteReq mshr miss latency
> system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 12553.281371 # average LoadLockedReq mshr miss latency
> system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12553.281371 # average LoadLockedReq mshr miss latency
> system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 12973.118280 # average StoreCondReq mshr miss latency
> system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 12973.118280 # average StoreCondReq mshr miss latency
> system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 34107.341072 # average overall mshr miss latency
> system.cpu.dcache.demand_avg_mshr_miss_latency::total 34107.341072 # average overall mshr miss latency
> system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 34107.341072 # average overall mshr miss latency
> system.cpu.dcache.overall_avg_mshr_miss_latency::total 34107.341072 # average overall mshr miss latency
> system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 221551.515152 # average ReadReq mshr uncacheable latency
> system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 221551.515152 # average ReadReq mshr uncacheable latency
> system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 92888.378002 # average overall mshr uncacheable latency
> system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 92888.378002 # average overall mshr uncacheable latency
> system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
> system.cpu.icache.tags.replacements 1077480 # number of replacements
> system.cpu.icache.tags.tagsinuse 509.004193 # Cycle average of tags in use
> system.cpu.icache.tags.total_refs 8783075 # Total number of references to valid blocks.
> system.cpu.icache.tags.sampled_refs 1077988 # Sample count of references to valid blocks.
> system.cpu.icache.tags.avg_refs 8.147656 # Average number of references to valid blocks.
> system.cpu.icache.tags.warmup_cycle 30284131500 # Cycle when the warmup percentage was hit.
> system.cpu.icache.tags.occ_blocks::cpu.inst 509.004193 # Average occupied blocks per requestor
> system.cpu.icache.tags.occ_percent::cpu.inst 0.994149 # Average percentage of cache occupancy
> system.cpu.icache.tags.occ_percent::total 0.994149 # Average percentage of cache occupancy
864,865c862,863
< system.cpu.icache.tags.age_task_id_blocks_1024::0 75 # Occupied blocks per task id
< system.cpu.icache.tags.age_task_id_blocks_1024::1 127 # Occupied blocks per task id
---
> system.cpu.icache.tags.age_task_id_blocks_1024::0 73 # Occupied blocks per task id
> system.cpu.icache.tags.age_task_id_blocks_1024::1 129 # Occupied blocks per task id
868,907c866,905
< system.cpu.icache.tags.tag_accesses 11005677 # Number of tag accesses
< system.cpu.icache.tags.data_accesses 11005677 # Number of data accesses
< system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
< system.cpu.icache.ReadReq_hits::cpu.inst 8782144 # number of ReadReq hits
< system.cpu.icache.ReadReq_hits::total 8782144 # number of ReadReq hits
< system.cpu.icache.demand_hits::cpu.inst 8782144 # number of demand (read+write) hits
< system.cpu.icache.demand_hits::total 8782144 # number of demand (read+write) hits
< system.cpu.icache.overall_hits::cpu.inst 8782144 # number of overall hits
< system.cpu.icache.overall_hits::total 8782144 # number of overall hits
< system.cpu.icache.ReadReq_misses::cpu.inst 1145952 # number of ReadReq misses
< system.cpu.icache.ReadReq_misses::total 1145952 # number of ReadReq misses
< system.cpu.icache.demand_misses::cpu.inst 1145952 # number of demand (read+write) misses
< system.cpu.icache.demand_misses::total 1145952 # number of demand (read+write) misses
< system.cpu.icache.overall_misses::cpu.inst 1145952 # number of overall misses
< system.cpu.icache.overall_misses::total 1145952 # number of overall misses
< system.cpu.icache.ReadReq_miss_latency::cpu.inst 16332614990 # number of ReadReq miss cycles
< system.cpu.icache.ReadReq_miss_latency::total 16332614990 # number of ReadReq miss cycles
< system.cpu.icache.demand_miss_latency::cpu.inst 16332614990 # number of demand (read+write) miss cycles
< system.cpu.icache.demand_miss_latency::total 16332614990 # number of demand (read+write) miss cycles
< system.cpu.icache.overall_miss_latency::cpu.inst 16332614990 # number of overall miss cycles
< system.cpu.icache.overall_miss_latency::total 16332614990 # number of overall miss cycles
< system.cpu.icache.ReadReq_accesses::cpu.inst 9928096 # number of ReadReq accesses(hits+misses)
< system.cpu.icache.ReadReq_accesses::total 9928096 # number of ReadReq accesses(hits+misses)
< system.cpu.icache.demand_accesses::cpu.inst 9928096 # number of demand (read+write) accesses
< system.cpu.icache.demand_accesses::total 9928096 # number of demand (read+write) accesses
< system.cpu.icache.overall_accesses::cpu.inst 9928096 # number of overall (read+write) accesses
< system.cpu.icache.overall_accesses::total 9928096 # number of overall (read+write) accesses
< system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.115425 # miss rate for ReadReq accesses
< system.cpu.icache.ReadReq_miss_rate::total 0.115425 # miss rate for ReadReq accesses
< system.cpu.icache.demand_miss_rate::cpu.inst 0.115425 # miss rate for demand accesses
< system.cpu.icache.demand_miss_rate::total 0.115425 # miss rate for demand accesses
< system.cpu.icache.overall_miss_rate::cpu.inst 0.115425 # miss rate for overall accesses
< system.cpu.icache.overall_miss_rate::total 0.115425 # miss rate for overall accesses
< system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14252.442502 # average ReadReq miss latency
< system.cpu.icache.ReadReq_avg_miss_latency::total 14252.442502 # average ReadReq miss latency
< system.cpu.icache.demand_avg_miss_latency::cpu.inst 14252.442502 # average overall miss latency
< system.cpu.icache.demand_avg_miss_latency::total 14252.442502 # average overall miss latency
< system.cpu.icache.overall_avg_miss_latency::cpu.inst 14252.442502 # average overall miss latency
< system.cpu.icache.overall_avg_miss_latency::total 14252.442502 # average overall miss latency
< system.cpu.icache.blocked_cycles::no_mshrs 8348 # number of cycles access was blocked
---
> system.cpu.icache.tags.tag_accesses 11008225 # Number of tag accesses
> system.cpu.icache.tags.data_accesses 11008225 # Number of data accesses
> system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
> system.cpu.icache.ReadReq_hits::cpu.inst 8783075 # number of ReadReq hits
> system.cpu.icache.ReadReq_hits::total 8783075 # number of ReadReq hits
> system.cpu.icache.demand_hits::cpu.inst 8783075 # number of demand (read+write) hits
> system.cpu.icache.demand_hits::total 8783075 # number of demand (read+write) hits
> system.cpu.icache.overall_hits::cpu.inst 8783075 # number of overall hits
> system.cpu.icache.overall_hits::total 8783075 # number of overall hits
> system.cpu.icache.ReadReq_misses::cpu.inst 1146854 # number of ReadReq misses
> system.cpu.icache.ReadReq_misses::total 1146854 # number of ReadReq misses
> system.cpu.icache.demand_misses::cpu.inst 1146854 # number of demand (read+write) misses
> system.cpu.icache.demand_misses::total 1146854 # number of demand (read+write) misses
> system.cpu.icache.overall_misses::cpu.inst 1146854 # number of overall misses
> system.cpu.icache.overall_misses::total 1146854 # number of overall misses
> system.cpu.icache.ReadReq_miss_latency::cpu.inst 16347552990 # number of ReadReq miss cycles
> system.cpu.icache.ReadReq_miss_latency::total 16347552990 # number of ReadReq miss cycles
> system.cpu.icache.demand_miss_latency::cpu.inst 16347552990 # number of demand (read+write) miss cycles
> system.cpu.icache.demand_miss_latency::total 16347552990 # number of demand (read+write) miss cycles
> system.cpu.icache.overall_miss_latency::cpu.inst 16347552990 # number of overall miss cycles
> system.cpu.icache.overall_miss_latency::total 16347552990 # number of overall miss cycles
> system.cpu.icache.ReadReq_accesses::cpu.inst 9929929 # number of ReadReq accesses(hits+misses)
> system.cpu.icache.ReadReq_accesses::total 9929929 # number of ReadReq accesses(hits+misses)
> system.cpu.icache.demand_accesses::cpu.inst 9929929 # number of demand (read+write) accesses
> system.cpu.icache.demand_accesses::total 9929929 # number of demand (read+write) accesses
> system.cpu.icache.overall_accesses::cpu.inst 9929929 # number of overall (read+write) accesses
> system.cpu.icache.overall_accesses::total 9929929 # number of overall (read+write) accesses
> system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.115495 # miss rate for ReadReq accesses
> system.cpu.icache.ReadReq_miss_rate::total 0.115495 # miss rate for ReadReq accesses
> system.cpu.icache.demand_miss_rate::cpu.inst 0.115495 # miss rate for demand accesses
> system.cpu.icache.demand_miss_rate::total 0.115495 # miss rate for demand accesses
> system.cpu.icache.overall_miss_rate::cpu.inst 0.115495 # miss rate for overall accesses
> system.cpu.icache.overall_miss_rate::total 0.115495 # miss rate for overall accesses
> system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14254.258162 # average ReadReq miss latency
> system.cpu.icache.ReadReq_avg_miss_latency::total 14254.258162 # average ReadReq miss latency
> system.cpu.icache.demand_avg_miss_latency::cpu.inst 14254.258162 # average overall miss latency
> system.cpu.icache.demand_avg_miss_latency::total 14254.258162 # average overall miss latency
> system.cpu.icache.overall_avg_miss_latency::cpu.inst 14254.258162 # average overall miss latency
> system.cpu.icache.overall_avg_miss_latency::total 14254.258162 # average overall miss latency
> system.cpu.icache.blocked_cycles::no_mshrs 8615 # number of cycles access was blocked
909c907
< system.cpu.icache.blocked::no_mshrs 326 # number of cycles access was blocked
---
> system.cpu.icache.blocked::no_mshrs 335 # number of cycles access was blocked
911c909
< system.cpu.icache.avg_blocked_cycles::no_mshrs 25.607362 # average number of cycles each access was blocked
---
> system.cpu.icache.avg_blocked_cycles::no_mshrs 25.716418 # average number of cycles each access was blocked
913,945c911,943
< system.cpu.icache.writebacks::writebacks 1076759 # number of writebacks
< system.cpu.icache.writebacks::total 1076759 # number of writebacks
< system.cpu.icache.ReadReq_mshr_hits::cpu.inst 68371 # number of ReadReq MSHR hits
< system.cpu.icache.ReadReq_mshr_hits::total 68371 # number of ReadReq MSHR hits
< system.cpu.icache.demand_mshr_hits::cpu.inst 68371 # number of demand (read+write) MSHR hits
< system.cpu.icache.demand_mshr_hits::total 68371 # number of demand (read+write) MSHR hits
< system.cpu.icache.overall_mshr_hits::cpu.inst 68371 # number of overall MSHR hits
< system.cpu.icache.overall_mshr_hits::total 68371 # number of overall MSHR hits
< system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1077581 # number of ReadReq MSHR misses
< system.cpu.icache.ReadReq_mshr_misses::total 1077581 # number of ReadReq MSHR misses
< system.cpu.icache.demand_mshr_misses::cpu.inst 1077581 # number of demand (read+write) MSHR misses
< system.cpu.icache.demand_mshr_misses::total 1077581 # number of demand (read+write) MSHR misses
< system.cpu.icache.overall_mshr_misses::cpu.inst 1077581 # number of overall MSHR misses
< system.cpu.icache.overall_mshr_misses::total 1077581 # number of overall MSHR misses
< system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 14423902993 # number of ReadReq MSHR miss cycles
< system.cpu.icache.ReadReq_mshr_miss_latency::total 14423902993 # number of ReadReq MSHR miss cycles
< system.cpu.icache.demand_mshr_miss_latency::cpu.inst 14423902993 # number of demand (read+write) MSHR miss cycles
< system.cpu.icache.demand_mshr_miss_latency::total 14423902993 # number of demand (read+write) MSHR miss cycles
< system.cpu.icache.overall_mshr_miss_latency::cpu.inst 14423902993 # number of overall MSHR miss cycles
< system.cpu.icache.overall_mshr_miss_latency::total 14423902993 # number of overall MSHR miss cycles
< system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.108539 # mshr miss rate for ReadReq accesses
< system.cpu.icache.ReadReq_mshr_miss_rate::total 0.108539 # mshr miss rate for ReadReq accesses
< system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.108539 # mshr miss rate for demand accesses
< system.cpu.icache.demand_mshr_miss_rate::total 0.108539 # mshr miss rate for demand accesses
< system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.108539 # mshr miss rate for overall accesses
< system.cpu.icache.overall_mshr_miss_rate::total 0.108539 # mshr miss rate for overall accesses
< system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13385.446656 # average ReadReq mshr miss latency
< system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13385.446656 # average ReadReq mshr miss latency
< system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13385.446656 # average overall mshr miss latency
< system.cpu.icache.demand_avg_mshr_miss_latency::total 13385.446656 # average overall mshr miss latency
< system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13385.446656 # average overall mshr miss latency
< system.cpu.icache.overall_avg_mshr_miss_latency::total 13385.446656 # average overall mshr miss latency
< system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
---
> system.cpu.icache.writebacks::writebacks 1077480 # number of writebacks
> system.cpu.icache.writebacks::total 1077480 # number of writebacks
> system.cpu.icache.ReadReq_mshr_hits::cpu.inst 68558 # number of ReadReq MSHR hits
> system.cpu.icache.ReadReq_mshr_hits::total 68558 # number of ReadReq MSHR hits
> system.cpu.icache.demand_mshr_hits::cpu.inst 68558 # number of demand (read+write) MSHR hits
> system.cpu.icache.demand_mshr_hits::total 68558 # number of demand (read+write) MSHR hits
> system.cpu.icache.overall_mshr_hits::cpu.inst 68558 # number of overall MSHR hits
> system.cpu.icache.overall_mshr_hits::total 68558 # number of overall MSHR hits
> system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1078296 # number of ReadReq MSHR misses
> system.cpu.icache.ReadReq_mshr_misses::total 1078296 # number of ReadReq MSHR misses
> system.cpu.icache.demand_mshr_misses::cpu.inst 1078296 # number of demand (read+write) MSHR misses
> system.cpu.icache.demand_mshr_misses::total 1078296 # number of demand (read+write) MSHR misses
> system.cpu.icache.overall_mshr_misses::cpu.inst 1078296 # number of overall MSHR misses
> system.cpu.icache.overall_mshr_misses::total 1078296 # number of overall MSHR misses
> system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 14436755994 # number of ReadReq MSHR miss cycles
> system.cpu.icache.ReadReq_mshr_miss_latency::total 14436755994 # number of ReadReq MSHR miss cycles
> system.cpu.icache.demand_mshr_miss_latency::cpu.inst 14436755994 # number of demand (read+write) MSHR miss cycles
> system.cpu.icache.demand_mshr_miss_latency::total 14436755994 # number of demand (read+write) MSHR miss cycles
> system.cpu.icache.overall_mshr_miss_latency::cpu.inst 14436755994 # number of overall MSHR miss cycles
> system.cpu.icache.overall_mshr_miss_latency::total 14436755994 # number of overall MSHR miss cycles
> system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.108591 # mshr miss rate for ReadReq accesses
> system.cpu.icache.ReadReq_mshr_miss_rate::total 0.108591 # mshr miss rate for ReadReq accesses
> system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.108591 # mshr miss rate for demand accesses
> system.cpu.icache.demand_mshr_miss_rate::total 0.108591 # mshr miss rate for demand accesses
> system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.108591 # mshr miss rate for overall accesses
> system.cpu.icache.overall_mshr_miss_rate::total 0.108591 # mshr miss rate for overall accesses
> system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13388.490724 # average ReadReq mshr miss latency
> system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13388.490724 # average ReadReq mshr miss latency
> system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13388.490724 # average overall mshr miss latency
> system.cpu.icache.demand_avg_mshr_miss_latency::total 13388.490724 # average overall mshr miss latency
> system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13388.490724 # average overall mshr miss latency
> system.cpu.icache.overall_avg_mshr_miss_latency::total 13388.490724 # average overall mshr miss latency
> system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
947,948c945,946
< system.cpu.l2cache.tags.tagsinuse 65420.353665 # Cycle average of tags in use
< system.cpu.l2cache.tags.total_refs 4559964 # Total number of references to valid blocks.
---
> system.cpu.l2cache.tags.tagsinuse 65420.361718 # Cycle average of tags in use
> system.cpu.l2cache.tags.total_refs 4561143 # Total number of references to valid blocks.
950,954c948,952
< system.cpu.l2cache.tags.avg_refs 11.283241 # Average number of references to valid blocks.
< system.cpu.l2cache.tags.warmup_cycle 6414398000 # Cycle when the warmup percentage was hit.
< system.cpu.l2cache.tags.occ_blocks::writebacks 255.266765 # Average occupied blocks per requestor
< system.cpu.l2cache.tags.occ_blocks::cpu.inst 5296.205124 # Average occupied blocks per requestor
< system.cpu.l2cache.tags.occ_blocks::cpu.data 59868.881776 # Average occupied blocks per requestor
---
> system.cpu.l2cache.tags.avg_refs 11.286159 # Average number of references to valid blocks.
> system.cpu.l2cache.tags.warmup_cycle 6414386000 # Cycle when the warmup percentage was hit.
> system.cpu.l2cache.tags.occ_blocks::writebacks 255.267028 # Average occupied blocks per requestor
> system.cpu.l2cache.tags.occ_blocks::cpu.inst 5315.608032 # Average occupied blocks per requestor
> system.cpu.l2cache.tags.occ_blocks::cpu.data 59849.486658 # Average occupied blocks per requestor
956,957c954,955
< system.cpu.l2cache.tags.occ_percent::cpu.inst 0.080814 # Average percentage of cache occupancy
< system.cpu.l2cache.tags.occ_percent::cpu.data 0.913527 # Average percentage of cache occupancy
---
> system.cpu.l2cache.tags.occ_percent::cpu.inst 0.081110 # Average percentage of cache occupancy
> system.cpu.l2cache.tags.occ_percent::cpu.data 0.913231 # Average percentage of cache occupancy
962,964c960,962
< system.cpu.l2cache.tags.age_task_id_blocks_1024::2 448 # Occupied blocks per task id
< system.cpu.l2cache.tags.age_task_id_blocks_1024::3 5602 # Occupied blocks per task id
< system.cpu.l2cache.tags.age_task_id_blocks_1024::4 58570 # Occupied blocks per task id
---
> system.cpu.l2cache.tags.age_task_id_blocks_1024::2 446 # Occupied blocks per task id
> system.cpu.l2cache.tags.age_task_id_blocks_1024::3 5595 # Occupied blocks per task id
> system.cpu.l2cache.tags.age_task_id_blocks_1024::4 58579 # Occupied blocks per task id
966,1064c964,1062
< system.cpu.l2cache.tags.tag_accesses 40121077 # Number of tag accesses
< system.cpu.l2cache.tags.data_accesses 40121077 # Number of data accesses
< system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
< system.cpu.l2cache.WritebackDirty_hits::writebacks 844399 # number of WritebackDirty hits
< system.cpu.l2cache.WritebackDirty_hits::total 844399 # number of WritebackDirty hits
< system.cpu.l2cache.WritebackClean_hits::writebacks 1076079 # number of WritebackClean hits
< system.cpu.l2cache.WritebackClean_hits::total 1076079 # number of WritebackClean hits
< system.cpu.l2cache.UpgradeReq_hits::cpu.data 69 # number of UpgradeReq hits
< system.cpu.l2cache.UpgradeReq_hits::total 69 # number of UpgradeReq hits
< system.cpu.l2cache.SCUpgradeReq_hits::cpu.data 98 # number of SCUpgradeReq hits
< system.cpu.l2cache.SCUpgradeReq_hits::total 98 # number of SCUpgradeReq hits
< system.cpu.l2cache.ReadExReq_hits::cpu.data 185276 # number of ReadExReq hits
< system.cpu.l2cache.ReadExReq_hits::total 185276 # number of ReadExReq hits
< system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 1062141 # number of ReadCleanReq hits
< system.cpu.l2cache.ReadCleanReq_hits::total 1062141 # number of ReadCleanReq hits
< system.cpu.l2cache.ReadSharedReq_hits::cpu.data 832063 # number of ReadSharedReq hits
< system.cpu.l2cache.ReadSharedReq_hits::total 832063 # number of ReadSharedReq hits
< system.cpu.l2cache.demand_hits::cpu.inst 1062141 # number of demand (read+write) hits
< system.cpu.l2cache.demand_hits::cpu.data 1017339 # number of demand (read+write) hits
< system.cpu.l2cache.demand_hits::total 2079480 # number of demand (read+write) hits
< system.cpu.l2cache.overall_hits::cpu.inst 1062141 # number of overall hits
< system.cpu.l2cache.overall_hits::cpu.data 1017339 # number of overall hits
< system.cpu.l2cache.overall_hits::total 2079480 # number of overall hits
< system.cpu.l2cache.UpgradeReq_misses::cpu.data 9 # number of UpgradeReq misses
< system.cpu.l2cache.UpgradeReq_misses::total 9 # number of UpgradeReq misses
< system.cpu.l2cache.ReadExReq_misses::cpu.data 114725 # number of ReadExReq misses
< system.cpu.l2cache.ReadExReq_misses::total 114725 # number of ReadExReq misses
< system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 15044 # number of ReadCleanReq misses
< system.cpu.l2cache.ReadCleanReq_misses::total 15044 # number of ReadCleanReq misses
< system.cpu.l2cache.ReadSharedReq_misses::cpu.data 274467 # number of ReadSharedReq misses
< system.cpu.l2cache.ReadSharedReq_misses::total 274467 # number of ReadSharedReq misses
< system.cpu.l2cache.demand_misses::cpu.inst 15044 # number of demand (read+write) misses
< system.cpu.l2cache.demand_misses::cpu.data 389192 # number of demand (read+write) misses
< system.cpu.l2cache.demand_misses::total 404236 # number of demand (read+write) misses
< system.cpu.l2cache.overall_misses::cpu.inst 15044 # number of overall misses
< system.cpu.l2cache.overall_misses::cpu.data 389192 # number of overall misses
< system.cpu.l2cache.overall_misses::total 404236 # number of overall misses
< system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 418500 # number of UpgradeReq miss cycles
< system.cpu.l2cache.UpgradeReq_miss_latency::total 418500 # number of UpgradeReq miss cycles
< system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 12044968500 # number of ReadExReq miss cycles
< system.cpu.l2cache.ReadExReq_miss_latency::total 12044968500 # number of ReadExReq miss cycles
< system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 1516847000 # number of ReadCleanReq miss cycles
< system.cpu.l2cache.ReadCleanReq_miss_latency::total 1516847000 # number of ReadCleanReq miss cycles
< system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 22392456000 # number of ReadSharedReq miss cycles
< system.cpu.l2cache.ReadSharedReq_miss_latency::total 22392456000 # number of ReadSharedReq miss cycles
< system.cpu.l2cache.demand_miss_latency::cpu.inst 1516847000 # number of demand (read+write) miss cycles
< system.cpu.l2cache.demand_miss_latency::cpu.data 34437424500 # number of demand (read+write) miss cycles
< system.cpu.l2cache.demand_miss_latency::total 35954271500 # number of demand (read+write) miss cycles
< system.cpu.l2cache.overall_miss_latency::cpu.inst 1516847000 # number of overall miss cycles
< system.cpu.l2cache.overall_miss_latency::cpu.data 34437424500 # number of overall miss cycles
< system.cpu.l2cache.overall_miss_latency::total 35954271500 # number of overall miss cycles
< system.cpu.l2cache.WritebackDirty_accesses::writebacks 844399 # number of WritebackDirty accesses(hits+misses)
< system.cpu.l2cache.WritebackDirty_accesses::total 844399 # number of WritebackDirty accesses(hits+misses)
< system.cpu.l2cache.WritebackClean_accesses::writebacks 1076079 # number of WritebackClean accesses(hits+misses)
< system.cpu.l2cache.WritebackClean_accesses::total 1076079 # number of WritebackClean accesses(hits+misses)
< system.cpu.l2cache.UpgradeReq_accesses::cpu.data 78 # number of UpgradeReq accesses(hits+misses)
< system.cpu.l2cache.UpgradeReq_accesses::total 78 # number of UpgradeReq accesses(hits+misses)
< system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 98 # number of SCUpgradeReq accesses(hits+misses)
< system.cpu.l2cache.SCUpgradeReq_accesses::total 98 # number of SCUpgradeReq accesses(hits+misses)
< system.cpu.l2cache.ReadExReq_accesses::cpu.data 300001 # number of ReadExReq accesses(hits+misses)
< system.cpu.l2cache.ReadExReq_accesses::total 300001 # number of ReadExReq accesses(hits+misses)
< system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 1077185 # number of ReadCleanReq accesses(hits+misses)
< system.cpu.l2cache.ReadCleanReq_accesses::total 1077185 # number of ReadCleanReq accesses(hits+misses)
< system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 1106530 # number of ReadSharedReq accesses(hits+misses)
< system.cpu.l2cache.ReadSharedReq_accesses::total 1106530 # number of ReadSharedReq accesses(hits+misses)
< system.cpu.l2cache.demand_accesses::cpu.inst 1077185 # number of demand (read+write) accesses
< system.cpu.l2cache.demand_accesses::cpu.data 1406531 # number of demand (read+write) accesses
< system.cpu.l2cache.demand_accesses::total 2483716 # number of demand (read+write) accesses
< system.cpu.l2cache.overall_accesses::cpu.inst 1077185 # number of overall (read+write) accesses
< system.cpu.l2cache.overall_accesses::cpu.data 1406531 # number of overall (read+write) accesses
< system.cpu.l2cache.overall_accesses::total 2483716 # number of overall (read+write) accesses
< system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.115385 # miss rate for UpgradeReq accesses
< system.cpu.l2cache.UpgradeReq_miss_rate::total 0.115385 # miss rate for UpgradeReq accesses
< system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.382415 # miss rate for ReadExReq accesses
< system.cpu.l2cache.ReadExReq_miss_rate::total 0.382415 # miss rate for ReadExReq accesses
< system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.013966 # miss rate for ReadCleanReq accesses
< system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.013966 # miss rate for ReadCleanReq accesses
< system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.248043 # miss rate for ReadSharedReq accesses
< system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.248043 # miss rate for ReadSharedReq accesses
< system.cpu.l2cache.demand_miss_rate::cpu.inst 0.013966 # miss rate for demand accesses
< system.cpu.l2cache.demand_miss_rate::cpu.data 0.276703 # miss rate for demand accesses
< system.cpu.l2cache.demand_miss_rate::total 0.162755 # miss rate for demand accesses
< system.cpu.l2cache.overall_miss_rate::cpu.inst 0.013966 # miss rate for overall accesses
< system.cpu.l2cache.overall_miss_rate::cpu.data 0.276703 # miss rate for overall accesses
< system.cpu.l2cache.overall_miss_rate::total 0.162755 # miss rate for overall accesses
< system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 46500 # average UpgradeReq miss latency
< system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 46500 # average UpgradeReq miss latency
< system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 104989.919372 # average ReadExReq miss latency
< system.cpu.l2cache.ReadExReq_avg_miss_latency::total 104989.919372 # average ReadExReq miss latency
< system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 100827.373039 # average ReadCleanReq miss latency
< system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 100827.373039 # average ReadCleanReq miss latency
< system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 81585.239756 # average ReadSharedReq miss latency
< system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 81585.239756 # average ReadSharedReq miss latency
< system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 100827.373039 # average overall miss latency
< system.cpu.l2cache.demand_avg_miss_latency::cpu.data 88484.410008 # average overall miss latency
< system.cpu.l2cache.demand_avg_miss_latency::total 88943.764286 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 100827.373039 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::cpu.data 88484.410008 # average overall miss latency
< system.cpu.l2cache.overall_avg_miss_latency::total 88943.764286 # average overall miss latency
---
> system.cpu.l2cache.tags.tag_accesses 40130556 # Number of tag accesses
> system.cpu.l2cache.tags.data_accesses 40130556 # Number of data accesses
> system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
> system.cpu.l2cache.WritebackDirty_hits::writebacks 844182 # number of WritebackDirty hits
> system.cpu.l2cache.WritebackDirty_hits::total 844182 # number of WritebackDirty hits
> system.cpu.l2cache.WritebackClean_hits::writebacks 1076791 # number of WritebackClean hits
> system.cpu.l2cache.WritebackClean_hits::total 1076791 # number of WritebackClean hits
> system.cpu.l2cache.UpgradeReq_hits::cpu.data 68 # number of UpgradeReq hits
> system.cpu.l2cache.UpgradeReq_hits::total 68 # number of UpgradeReq hits
> system.cpu.l2cache.SCUpgradeReq_hits::cpu.data 93 # number of SCUpgradeReq hits
> system.cpu.l2cache.SCUpgradeReq_hits::total 93 # number of SCUpgradeReq hits
> system.cpu.l2cache.ReadExReq_hits::cpu.data 185239 # number of ReadExReq hits
> system.cpu.l2cache.ReadExReq_hits::total 185239 # number of ReadExReq hits
> system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 1062874 # number of ReadCleanReq hits
> system.cpu.l2cache.ReadCleanReq_hits::total 1062874 # number of ReadCleanReq hits
> system.cpu.l2cache.ReadSharedReq_hits::cpu.data 831967 # number of ReadSharedReq hits
> system.cpu.l2cache.ReadSharedReq_hits::total 831967 # number of ReadSharedReq hits
> system.cpu.l2cache.demand_hits::cpu.inst 1062874 # number of demand (read+write) hits
> system.cpu.l2cache.demand_hits::cpu.data 1017206 # number of demand (read+write) hits
> system.cpu.l2cache.demand_hits::total 2080080 # number of demand (read+write) hits
> system.cpu.l2cache.overall_hits::cpu.inst 1062874 # number of overall hits
> system.cpu.l2cache.overall_hits::cpu.data 1017206 # number of overall hits
> system.cpu.l2cache.overall_hits::total 2080080 # number of overall hits
> system.cpu.l2cache.UpgradeReq_misses::cpu.data 7 # number of UpgradeReq misses
> system.cpu.l2cache.UpgradeReq_misses::total 7 # number of UpgradeReq misses
> system.cpu.l2cache.ReadExReq_misses::cpu.data 114698 # number of ReadExReq misses
> system.cpu.l2cache.ReadExReq_misses::total 114698 # number of ReadExReq misses
> system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 15038 # number of ReadCleanReq misses
> system.cpu.l2cache.ReadCleanReq_misses::total 15038 # number of ReadCleanReq misses
> system.cpu.l2cache.ReadSharedReq_misses::cpu.data 274508 # number of ReadSharedReq misses
> system.cpu.l2cache.ReadSharedReq_misses::total 274508 # number of ReadSharedReq misses
> system.cpu.l2cache.demand_misses::cpu.inst 15038 # number of demand (read+write) misses
> system.cpu.l2cache.demand_misses::cpu.data 389206 # number of demand (read+write) misses
> system.cpu.l2cache.demand_misses::total 404244 # number of demand (read+write) misses
> system.cpu.l2cache.overall_misses::cpu.inst 15038 # number of overall misses
> system.cpu.l2cache.overall_misses::cpu.data 389206 # number of overall misses
> system.cpu.l2cache.overall_misses::total 404244 # number of overall misses
> system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 357500 # number of UpgradeReq miss cycles
> system.cpu.l2cache.UpgradeReq_miss_latency::total 357500 # number of UpgradeReq miss cycles
> system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 12064669000 # number of ReadExReq miss cycles
> system.cpu.l2cache.ReadExReq_miss_latency::total 12064669000 # number of ReadExReq miss cycles
> system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 1519815000 # number of ReadCleanReq miss cycles
> system.cpu.l2cache.ReadCleanReq_miss_latency::total 1519815000 # number of ReadCleanReq miss cycles
> system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 22385224000 # number of ReadSharedReq miss cycles
> system.cpu.l2cache.ReadSharedReq_miss_latency::total 22385224000 # number of ReadSharedReq miss cycles
> system.cpu.l2cache.demand_miss_latency::cpu.inst 1519815000 # number of demand (read+write) miss cycles
> system.cpu.l2cache.demand_miss_latency::cpu.data 34449893000 # number of demand (read+write) miss cycles
> system.cpu.l2cache.demand_miss_latency::total 35969708000 # number of demand (read+write) miss cycles
> system.cpu.l2cache.overall_miss_latency::cpu.inst 1519815000 # number of overall miss cycles
> system.cpu.l2cache.overall_miss_latency::cpu.data 34449893000 # number of overall miss cycles
> system.cpu.l2cache.overall_miss_latency::total 35969708000 # number of overall miss cycles
> system.cpu.l2cache.WritebackDirty_accesses::writebacks 844182 # number of WritebackDirty accesses(hits+misses)
> system.cpu.l2cache.WritebackDirty_accesses::total 844182 # number of WritebackDirty accesses(hits+misses)
> system.cpu.l2cache.WritebackClean_accesses::writebacks 1076791 # number of WritebackClean accesses(hits+misses)
> system.cpu.l2cache.WritebackClean_accesses::total 1076791 # number of WritebackClean accesses(hits+misses)
> system.cpu.l2cache.UpgradeReq_accesses::cpu.data 75 # number of UpgradeReq accesses(hits+misses)
> system.cpu.l2cache.UpgradeReq_accesses::total 75 # number of UpgradeReq accesses(hits+misses)
> system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 93 # number of SCUpgradeReq accesses(hits+misses)
> system.cpu.l2cache.SCUpgradeReq_accesses::total 93 # number of SCUpgradeReq accesses(hits+misses)
> system.cpu.l2cache.ReadExReq_accesses::cpu.data 299937 # number of ReadExReq accesses(hits+misses)
> system.cpu.l2cache.ReadExReq_accesses::total 299937 # number of ReadExReq accesses(hits+misses)
> system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 1077912 # number of ReadCleanReq accesses(hits+misses)
> system.cpu.l2cache.ReadCleanReq_accesses::total 1077912 # number of ReadCleanReq accesses(hits+misses)
> system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 1106475 # number of ReadSharedReq accesses(hits+misses)
> system.cpu.l2cache.ReadSharedReq_accesses::total 1106475 # number of ReadSharedReq accesses(hits+misses)
> system.cpu.l2cache.demand_accesses::cpu.inst 1077912 # number of demand (read+write) accesses
> system.cpu.l2cache.demand_accesses::cpu.data 1406412 # number of demand (read+write) accesses
> system.cpu.l2cache.demand_accesses::total 2484324 # number of demand (read+write) accesses
> system.cpu.l2cache.overall_accesses::cpu.inst 1077912 # number of overall (read+write) accesses
> system.cpu.l2cache.overall_accesses::cpu.data 1406412 # number of overall (read+write) accesses
> system.cpu.l2cache.overall_accesses::total 2484324 # number of overall (read+write) accesses
> system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.093333 # miss rate for UpgradeReq accesses
> system.cpu.l2cache.UpgradeReq_miss_rate::total 0.093333 # miss rate for UpgradeReq accesses
> system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.382407 # miss rate for ReadExReq accesses
> system.cpu.l2cache.ReadExReq_miss_rate::total 0.382407 # miss rate for ReadExReq accesses
> system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.013951 # miss rate for ReadCleanReq accesses
> system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.013951 # miss rate for ReadCleanReq accesses
> system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.248092 # miss rate for ReadSharedReq accesses
> system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.248092 # miss rate for ReadSharedReq accesses
> system.cpu.l2cache.demand_miss_rate::cpu.inst 0.013951 # miss rate for demand accesses
> system.cpu.l2cache.demand_miss_rate::cpu.data 0.276737 # miss rate for demand accesses
> system.cpu.l2cache.demand_miss_rate::total 0.162718 # miss rate for demand accesses
> system.cpu.l2cache.overall_miss_rate::cpu.inst 0.013951 # miss rate for overall accesses
> system.cpu.l2cache.overall_miss_rate::cpu.data 0.276737 # miss rate for overall accesses
> system.cpu.l2cache.overall_miss_rate::total 0.162718 # miss rate for overall accesses
> system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 51071.428571 # average UpgradeReq miss latency
> system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 51071.428571 # average UpgradeReq miss latency
> system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 105186.393834 # average ReadExReq miss latency
> system.cpu.l2cache.ReadExReq_avg_miss_latency::total 105186.393834 # average ReadExReq miss latency
> system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 101064.968746 # average ReadCleanReq miss latency
> system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 101064.968746 # average ReadCleanReq miss latency
> system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 81546.709021 # average ReadSharedReq miss latency
> system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 81546.709021 # average ReadSharedReq miss latency
> system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 101064.968746 # average overall miss latency
> system.cpu.l2cache.demand_avg_miss_latency::cpu.data 88513.262899 # average overall miss latency
> system.cpu.l2cache.demand_avg_miss_latency::total 88980.190182 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 101064.968746 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::cpu.data 88513.262899 # average overall miss latency
> system.cpu.l2cache.overall_avg_miss_latency::total 88980.190182 # average overall miss latency
1071,1072c1069,1070
< system.cpu.l2cache.writebacks::writebacks 75900 # number of writebacks
< system.cpu.l2cache.writebacks::total 75900 # number of writebacks
---
> system.cpu.l2cache.writebacks::writebacks 75929 # number of writebacks
> system.cpu.l2cache.writebacks::total 75929 # number of writebacks
1079,1092c1077,1090
< system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 9 # number of UpgradeReq MSHR misses
< system.cpu.l2cache.UpgradeReq_mshr_misses::total 9 # number of UpgradeReq MSHR misses
< system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 114725 # number of ReadExReq MSHR misses
< system.cpu.l2cache.ReadExReq_mshr_misses::total 114725 # number of ReadExReq MSHR misses
< system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 15043 # number of ReadCleanReq MSHR misses
< system.cpu.l2cache.ReadCleanReq_mshr_misses::total 15043 # number of ReadCleanReq MSHR misses
< system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 274467 # number of ReadSharedReq MSHR misses
< system.cpu.l2cache.ReadSharedReq_mshr_misses::total 274467 # number of ReadSharedReq MSHR misses
< system.cpu.l2cache.demand_mshr_misses::cpu.inst 15043 # number of demand (read+write) MSHR misses
< system.cpu.l2cache.demand_mshr_misses::cpu.data 389192 # number of demand (read+write) MSHR misses
< system.cpu.l2cache.demand_mshr_misses::total 404235 # number of demand (read+write) MSHR misses
< system.cpu.l2cache.overall_mshr_misses::cpu.inst 15043 # number of overall MSHR misses
< system.cpu.l2cache.overall_mshr_misses::cpu.data 389192 # number of overall MSHR misses
< system.cpu.l2cache.overall_mshr_misses::total 404235 # number of overall MSHR misses
---
> system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 7 # number of UpgradeReq MSHR misses
> system.cpu.l2cache.UpgradeReq_mshr_misses::total 7 # number of UpgradeReq MSHR misses
> system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 114698 # number of ReadExReq MSHR misses
> system.cpu.l2cache.ReadExReq_mshr_misses::total 114698 # number of ReadExReq MSHR misses
> system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 15037 # number of ReadCleanReq MSHR misses
> system.cpu.l2cache.ReadCleanReq_mshr_misses::total 15037 # number of ReadCleanReq MSHR misses
> system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 274508 # number of ReadSharedReq MSHR misses
> system.cpu.l2cache.ReadSharedReq_mshr_misses::total 274508 # number of ReadSharedReq MSHR misses
> system.cpu.l2cache.demand_mshr_misses::cpu.inst 15037 # number of demand (read+write) MSHR misses
> system.cpu.l2cache.demand_mshr_misses::cpu.data 389206 # number of demand (read+write) MSHR misses
> system.cpu.l2cache.demand_mshr_misses::total 404243 # number of demand (read+write) MSHR misses
> system.cpu.l2cache.overall_mshr_misses::cpu.inst 15037 # number of overall MSHR misses
> system.cpu.l2cache.overall_mshr_misses::cpu.data 389206 # number of overall MSHR misses
> system.cpu.l2cache.overall_mshr_misses::total 404243 # number of overall MSHR misses
1099,1151c1097,1149
< system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 328500 # number of UpgradeReq MSHR miss cycles
< system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 328500 # number of UpgradeReq MSHR miss cycles
< system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 10897718500 # number of ReadExReq MSHR miss cycles
< system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 10897718500 # number of ReadExReq MSHR miss cycles
< system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 1366325500 # number of ReadCleanReq MSHR miss cycles
< system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 1366325500 # number of ReadCleanReq MSHR miss cycles
< system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 19653014500 # number of ReadSharedReq MSHR miss cycles
< system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 19653014500 # number of ReadSharedReq MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 1366325500 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 30550733000 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.demand_mshr_miss_latency::total 31917058500 # number of demand (read+write) MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 1366325500 # number of overall MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 30550733000 # number of overall MSHR miss cycles
< system.cpu.l2cache.overall_mshr_miss_latency::total 31917058500 # number of overall MSHR miss cycles
< system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 1448486500 # number of ReadReq MSHR uncacheable cycles
< system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 1448486500 # number of ReadReq MSHR uncacheable cycles
< system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 1448486500 # number of overall MSHR uncacheable cycles
< system.cpu.l2cache.overall_mshr_uncacheable_latency::total 1448486500 # number of overall MSHR uncacheable cycles
< system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.115385 # mshr miss rate for UpgradeReq accesses
< system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.115385 # mshr miss rate for UpgradeReq accesses
< system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.382415 # mshr miss rate for ReadExReq accesses
< system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.382415 # mshr miss rate for ReadExReq accesses
< system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.013965 # mshr miss rate for ReadCleanReq accesses
< system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.013965 # mshr miss rate for ReadCleanReq accesses
< system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.248043 # mshr miss rate for ReadSharedReq accesses
< system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.248043 # mshr miss rate for ReadSharedReq accesses
< system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.013965 # mshr miss rate for demand accesses
< system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.276703 # mshr miss rate for demand accesses
< system.cpu.l2cache.demand_mshr_miss_rate::total 0.162754 # mshr miss rate for demand accesses
< system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.013965 # mshr miss rate for overall accesses
< system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.276703 # mshr miss rate for overall accesses
< system.cpu.l2cache.overall_mshr_miss_rate::total 0.162754 # mshr miss rate for overall accesses
< system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 36500 # average UpgradeReq mshr miss latency
< system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 36500 # average UpgradeReq mshr miss latency
< system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 94989.919372 # average ReadExReq mshr miss latency
< system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 94989.919372 # average ReadExReq mshr miss latency
< system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 90827.993086 # average ReadCleanReq mshr miss latency
< system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 90827.993086 # average ReadCleanReq mshr miss latency
< system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 71604.289405 # average ReadSharedReq mshr miss latency
< system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 71604.289405 # average ReadSharedReq mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 90827.993086 # average overall mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 78497.844252 # average overall mshr miss latency
< system.cpu.l2cache.demand_avg_mshr_miss_latency::total 78956.692271 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 90827.993086 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 78497.844252 # average overall mshr miss latency
< system.cpu.l2cache.overall_avg_mshr_miss_latency::total 78956.692271 # average overall mshr miss latency
< system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 209016.810967 # average ReadReq mshr uncacheable latency
< system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 209016.810967 # average ReadReq mshr uncacheable latency
< system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 87633.038901 # average overall mshr uncacheable latency
< system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total 87633.038901 # average overall mshr uncacheable latency
< system.cpu.toL2Bus.snoop_filter.tot_requests 4967024 # Total number of requests made to the snoop filter.
< system.cpu.toL2Bus.snoop_filter.hit_single_requests 2483092 # Number of requests hitting in the snoop filter with a single holder of the requested data.
< system.cpu.toL2Bus.snoop_filter.hit_multi_requests 2362 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
---
> system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 287500 # number of UpgradeReq MSHR miss cycles
> system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 287500 # number of UpgradeReq MSHR miss cycles
> system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 10917688501 # number of ReadExReq MSHR miss cycles
> system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 10917688501 # number of ReadExReq MSHR miss cycles
> system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 1369353500 # number of ReadCleanReq MSHR miss cycles
> system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 1369353500 # number of ReadCleanReq MSHR miss cycles
> system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 19646288000 # number of ReadSharedReq MSHR miss cycles
> system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 19646288000 # number of ReadSharedReq MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 1369353500 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 30563976501 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.demand_mshr_miss_latency::total 31933330001 # number of demand (read+write) MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 1369353500 # number of overall MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 30563976501 # number of overall MSHR miss cycles
> system.cpu.l2cache.overall_mshr_miss_latency::total 31933330001 # number of overall MSHR miss cycles
> system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 1448711500 # number of ReadReq MSHR uncacheable cycles
> system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 1448711500 # number of ReadReq MSHR uncacheable cycles
> system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 1448711500 # number of overall MSHR uncacheable cycles
> system.cpu.l2cache.overall_mshr_uncacheable_latency::total 1448711500 # number of overall MSHR uncacheable cycles
> system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.093333 # mshr miss rate for UpgradeReq accesses
> system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.093333 # mshr miss rate for UpgradeReq accesses
> system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.382407 # mshr miss rate for ReadExReq accesses
> system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.382407 # mshr miss rate for ReadExReq accesses
> system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.013950 # mshr miss rate for ReadCleanReq accesses
> system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.013950 # mshr miss rate for ReadCleanReq accesses
> system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.248092 # mshr miss rate for ReadSharedReq accesses
> system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.248092 # mshr miss rate for ReadSharedReq accesses
> system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.013950 # mshr miss rate for demand accesses
> system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.276737 # mshr miss rate for demand accesses
> system.cpu.l2cache.demand_mshr_miss_rate::total 0.162718 # mshr miss rate for demand accesses
> system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.013950 # mshr miss rate for overall accesses
> system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.276737 # mshr miss rate for overall accesses
> system.cpu.l2cache.overall_mshr_miss_rate::total 0.162718 # mshr miss rate for overall accesses
> system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 41071.428571 # average UpgradeReq mshr miss latency
> system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 41071.428571 # average UpgradeReq mshr miss latency
> system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 95186.389484 # average ReadExReq mshr miss latency
> system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 95186.389484 # average ReadExReq mshr miss latency
> system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 91065.604841 # average ReadCleanReq mshr miss latency
> system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 91065.604841 # average ReadCleanReq mshr miss latency
> system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 71569.090883 # average ReadSharedReq mshr miss latency
> system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 71569.090883 # average ReadSharedReq mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 91065.604841 # average overall mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 78529.047602 # average overall mshr miss latency
> system.cpu.l2cache.demand_avg_mshr_miss_latency::total 78995.381493 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 91065.604841 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 78529.047602 # average overall mshr miss latency
> system.cpu.l2cache.overall_avg_mshr_miss_latency::total 78995.381493 # average overall mshr miss latency
> system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 209049.278499 # average ReadReq mshr uncacheable latency
> system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 209049.278499 # average ReadReq mshr uncacheable latency
> system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 87646.651340 # average overall mshr uncacheable latency
> system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total 87646.651340 # average overall mshr uncacheable latency
> system.cpu.toL2Bus.snoop_filter.tot_requests 4968207 # Total number of requests made to the snoop filter.
> system.cpu.toL2Bus.snoop_filter.hit_single_requests 2483449 # Number of requests hitting in the snoop filter with a single holder of the requested data.
> system.cpu.toL2Bus.snoop_filter.hit_multi_requests 5093 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
1155c1153
< system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
---
> system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
1157c1155
< system.cpu.toL2Bus.trans_dist::ReadResp 2191157 # Transaction distribution
---
> system.cpu.toL2Bus.trans_dist::ReadResp 2191810 # Transaction distribution
1160,1182c1158,1181
< system.cpu.toL2Bus.trans_dist::WritebackDirty 920299 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::WritebackClean 1076759 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::CleanEvict 824292 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::UpgradeReq 78 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::SCUpgradeReq 98 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::UpgradeResp 176 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::ReadExReq 300001 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::ReadExResp 300001 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::ReadCleanReq 1077581 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::ReadSharedReq 1106690 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::BadAddressError 40 # Transaction distribution
< system.cpu.toL2Bus.trans_dist::InvalidateReq 237 # Transaction distribution
< system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 3231525 # Packet count per connected master and slave (bytes)
< system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 4252605 # Packet count per connected master and slave (bytes)
< system.cpu.toL2Bus.pkt_count::total 7484130 # Packet count per connected master and slave (bytes)
< system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 137852416 # Cumulative packet size per connected master and slave (bytes)
< system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 144111100 # Cumulative packet size per connected master and slave (bytes)
< system.cpu.toL2Bus.pkt_size::total 281963516 # Cumulative packet size per connected master and slave (bytes)
< system.cpu.toL2Bus.snoops 339563 # Total snoops (count)
< system.cpu.toL2Bus.snoopTraffic 4892928 # Total snoop traffic (bytes)
< system.cpu.toL2Bus.snoop_fanout::samples 2839828 # Request fanout histogram
< system.cpu.toL2Bus.snoop_fanout::mean 0.001278 # Request fanout histogram
< system.cpu.toL2Bus.snoop_fanout::stdev 0.035720 # Request fanout histogram
---
> system.cpu.toL2Bus.trans_dist::WritebackDirty 920111 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::WritebackClean 1077480 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::CleanEvict 824354 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::UpgradeReq 75 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::SCUpgradeReq 93 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::UpgradeResp 168 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::ReadExReq 299937 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::ReadExResp 299937 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::ReadCleanReq 1078296 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::ReadSharedReq 1106636 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::BadAddressError 47 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::InvalidateReq 236 # Transaction distribution
> system.cpu.toL2Bus.trans_dist::InvalidateResp 2 # Transaction distribution
> system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 3233688 # Packet count per connected master and slave (bytes)
> system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 4252227 # Packet count per connected master and slave (bytes)
> system.cpu.toL2Bus.pkt_count::total 7485915 # Packet count per connected master and slave (bytes)
> system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 137945088 # Cumulative packet size per connected master and slave (bytes)
> system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 144089148 # Cumulative packet size per connected master and slave (bytes)
> system.cpu.toL2Bus.pkt_size::total 282034236 # Cumulative packet size per connected master and slave (bytes)
> system.cpu.toL2Bus.snoops 339553 # Total snoops (count)
> system.cpu.toL2Bus.snoopTraffic 4894016 # Total snoop traffic (bytes)
> system.cpu.toL2Bus.snoop_fanout::samples 2840416 # Request fanout histogram
> system.cpu.toL2Bus.snoop_fanout::mean 0.002130 # Request fanout histogram
> system.cpu.toL2Bus.snoop_fanout::stdev 0.046099 # Request fanout histogram
1184,1185c1183,1184
< system.cpu.toL2Bus.snoop_fanout::0 2836200 99.87% 99.87% # Request fanout histogram
< system.cpu.toL2Bus.snoop_fanout::1 3628 0.13% 100.00% # Request fanout histogram
---
> system.cpu.toL2Bus.snoop_fanout::0 2834367 99.79% 99.79% # Request fanout histogram
> system.cpu.toL2Bus.snoop_fanout::1 6049 0.21% 100.00% # Request fanout histogram
1190,1191c1189,1190
< system.cpu.toL2Bus.snoop_fanout::total 2839828 # Request fanout histogram
< system.cpu.toL2Bus.reqLayer0.occupancy 4417734000 # Layer occupancy (ticks)
---
> system.cpu.toL2Bus.snoop_fanout::total 2840416 # Request fanout histogram
> system.cpu.toL2Bus.reqLayer0.occupancy 4418829500 # Layer occupancy (ticks)
1193c1192
< system.cpu.toL2Bus.snoopLayer0.occupancy 291883 # Layer occupancy (ticks)
---
> system.cpu.toL2Bus.snoopLayer0.occupancy 292883 # Layer occupancy (ticks)
1195c1194
< system.cpu.toL2Bus.respLayer0.occupancy 1617399440 # Layer occupancy (ticks)
---
> system.cpu.toL2Bus.respLayer0.occupancy 1618554275 # Layer occupancy (ticks)
1197c1196
< system.cpu.toL2Bus.respLayer1.occupancy 2121770107 # Layer occupancy (ticks)
---
> system.cpu.toL2Bus.respLayer1.occupancy 2121571625 # Layer occupancy (ticks)
1211c1210
< system.iobus.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
---
> system.iobus.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
1242c1241
< system.iobus.reqLayer0.occupancy 5359000 # Layer occupancy (ticks)
---
> system.iobus.reqLayer0.occupancy 5364500 # Layer occupancy (ticks)
1244c1243
< system.iobus.reqLayer1.occupancy 816500 # Layer occupancy (ticks)
---
> system.iobus.reqLayer1.occupancy 813500 # Layer occupancy (ticks)
1248c1247
< system.iobus.reqLayer6.occupancy 11000 # Layer occupancy (ticks)
---
> system.iobus.reqLayer6.occupancy 10500 # Layer occupancy (ticks)
1252c1251
< system.iobus.reqLayer23.occupancy 14034000 # Layer occupancy (ticks)
---
> system.iobus.reqLayer23.occupancy 14114000 # Layer occupancy (ticks)
1256c1255
< system.iobus.reqLayer25.occupancy 6056500 # Layer occupancy (ticks)
---
> system.iobus.reqLayer25.occupancy 6040500 # Layer occupancy (ticks)
1258c1257
< system.iobus.reqLayer26.occupancy 92500 # Layer occupancy (ticks)
---
> system.iobus.reqLayer26.occupancy 88500 # Layer occupancy (ticks)
1260c1259
< system.iobus.reqLayer27.occupancy 216222032 # Layer occupancy (ticks)
---
> system.iobus.reqLayer27.occupancy 216207792 # Layer occupancy (ticks)
1266c1265
< system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
---
> system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
1268c1267
< system.iocache.tags.tagsinuse 1.265413 # Cycle average of tags in use
---
> system.iocache.tags.tagsinuse 1.265392 # Cycle average of tags in use
1272,1275c1271,1274
< system.iocache.tags.warmup_cycle 1714256790000 # Cycle when the warmup percentage was hit.
< system.iocache.tags.occ_blocks::tsunami.ide 1.265413 # Average occupied blocks per requestor
< system.iocache.tags.occ_percent::tsunami.ide 0.079088 # Average percentage of cache occupancy
< system.iocache.tags.occ_percent::total 0.079088 # Average percentage of cache occupancy
---
> system.iocache.tags.warmup_cycle 1714257470000 # Cycle when the warmup percentage was hit.
> system.iocache.tags.occ_blocks::tsunami.ide 1.265392 # Average occupied blocks per requestor
> system.iocache.tags.occ_percent::tsunami.ide 0.079087 # Average percentage of cache occupancy
> system.iocache.tags.occ_percent::total 0.079087 # Average percentage of cache occupancy
1281c1280
< system.iocache.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
---
> system.iocache.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
1290,1297c1289,1296
< system.iocache.ReadReq_miss_latency::tsunami.ide 21932883 # number of ReadReq miss cycles
< system.iocache.ReadReq_miss_latency::total 21932883 # number of ReadReq miss cycles
< system.iocache.WriteLineReq_miss_latency::tsunami.ide 4939835149 # number of WriteLineReq miss cycles
< system.iocache.WriteLineReq_miss_latency::total 4939835149 # number of WriteLineReq miss cycles
< system.iocache.demand_miss_latency::tsunami.ide 4961768032 # number of demand (read+write) miss cycles
< system.iocache.demand_miss_latency::total 4961768032 # number of demand (read+write) miss cycles
< system.iocache.overall_miss_latency::tsunami.ide 4961768032 # number of overall miss cycles
< system.iocache.overall_miss_latency::total 4961768032 # number of overall miss cycles
---
> system.iocache.ReadReq_miss_latency::tsunami.ide 21940383 # number of ReadReq miss cycles
> system.iocache.ReadReq_miss_latency::total 21940383 # number of ReadReq miss cycles
> system.iocache.WriteLineReq_miss_latency::tsunami.ide 4930799409 # number of WriteLineReq miss cycles
> system.iocache.WriteLineReq_miss_latency::total 4930799409 # number of WriteLineReq miss cycles
> system.iocache.demand_miss_latency::tsunami.ide 4952739792 # number of demand (read+write) miss cycles
> system.iocache.demand_miss_latency::total 4952739792 # number of demand (read+write) miss cycles
> system.iocache.overall_miss_latency::tsunami.ide 4952739792 # number of overall miss cycles
> system.iocache.overall_miss_latency::total 4952739792 # number of overall miss cycles
1314,1322c1313,1321
< system.iocache.ReadReq_avg_miss_latency::tsunami.ide 126779.670520 # average ReadReq miss latency
< system.iocache.ReadReq_avg_miss_latency::total 126779.670520 # average ReadReq miss latency
< system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 118883.210170 # average WriteLineReq miss latency
< system.iocache.WriteLineReq_avg_miss_latency::total 118883.210170 # average WriteLineReq miss latency
< system.iocache.demand_avg_miss_latency::tsunami.ide 118915.950437 # average overall miss latency
< system.iocache.demand_avg_miss_latency::total 118915.950437 # average overall miss latency
< system.iocache.overall_avg_miss_latency::tsunami.ide 118915.950437 # average overall miss latency
< system.iocache.overall_avg_miss_latency::total 118915.950437 # average overall miss latency
< system.iocache.blocked_cycles::no_mshrs 2115 # number of cycles access was blocked
---
> system.iocache.ReadReq_avg_miss_latency::tsunami.ide 126823.023121 # average ReadReq miss latency
> system.iocache.ReadReq_avg_miss_latency::total 126823.023121 # average ReadReq miss latency
> system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 118665.753971 # average WriteLineReq miss latency
> system.iocache.WriteLineReq_avg_miss_latency::total 118665.753971 # average WriteLineReq miss latency
> system.iocache.demand_avg_miss_latency::tsunami.ide 118699.575602 # average overall miss latency
> system.iocache.demand_avg_miss_latency::total 118699.575602 # average overall miss latency
> system.iocache.overall_avg_miss_latency::tsunami.ide 118699.575602 # average overall miss latency
> system.iocache.overall_avg_miss_latency::total 118699.575602 # average overall miss latency
> system.iocache.blocked_cycles::no_mshrs 1416 # number of cycles access was blocked
1324c1323
< system.iocache.blocked::no_mshrs 16 # number of cycles access was blocked
---
> system.iocache.blocked::no_mshrs 13 # number of cycles access was blocked
1326c1325
< system.iocache.avg_blocked_cycles::no_mshrs 132.187500 # average number of cycles each access was blocked
---
> system.iocache.avg_blocked_cycles::no_mshrs 108.923077 # average number of cycles each access was blocked
1338,1345c1337,1344
< system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 13282883 # number of ReadReq MSHR miss cycles
< system.iocache.ReadReq_mshr_miss_latency::total 13282883 # number of ReadReq MSHR miss cycles
< system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide 2859804565 # number of WriteLineReq MSHR miss cycles
< system.iocache.WriteLineReq_mshr_miss_latency::total 2859804565 # number of WriteLineReq MSHR miss cycles
< system.iocache.demand_mshr_miss_latency::tsunami.ide 2873087448 # number of demand (read+write) MSHR miss cycles
< system.iocache.demand_mshr_miss_latency::total 2873087448 # number of demand (read+write) MSHR miss cycles
< system.iocache.overall_mshr_miss_latency::tsunami.ide 2873087448 # number of overall MSHR miss cycles
< system.iocache.overall_mshr_miss_latency::total 2873087448 # number of overall MSHR miss cycles
---
> system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 13290383 # number of ReadReq MSHR miss cycles
> system.iocache.ReadReq_mshr_miss_latency::total 13290383 # number of ReadReq MSHR miss cycles
> system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide 2850780302 # number of WriteLineReq MSHR miss cycles
> system.iocache.WriteLineReq_mshr_miss_latency::total 2850780302 # number of WriteLineReq MSHR miss cycles
> system.iocache.demand_mshr_miss_latency::tsunami.ide 2864070685 # number of demand (read+write) MSHR miss cycles
> system.iocache.demand_mshr_miss_latency::total 2864070685 # number of demand (read+write) MSHR miss cycles
> system.iocache.overall_mshr_miss_latency::tsunami.ide 2864070685 # number of overall MSHR miss cycles
> system.iocache.overall_mshr_miss_latency::total 2864070685 # number of overall MSHR miss cycles
1354,1364c1353,1363
< system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 76779.670520 # average ReadReq mshr miss latency
< system.iocache.ReadReq_avg_mshr_miss_latency::total 76779.670520 # average ReadReq mshr miss latency
< system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 68824.715176 # average WriteLineReq mshr miss latency
< system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68824.715176 # average WriteLineReq mshr miss latency
< system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 68857.697975 # average overall mshr miss latency
< system.iocache.demand_avg_mshr_miss_latency::total 68857.697975 # average overall mshr miss latency
< system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 68857.697975 # average overall mshr miss latency
< system.iocache.overall_avg_mshr_miss_latency::total 68857.697975 # average overall mshr miss latency
< system.membus.snoop_filter.tot_requests 825525 # Total number of requests made to the snoop filter.
< system.membus.snoop_filter.hit_single_requests 380458 # Number of requests hitting in the snoop filter with a single holder of the requested data.
< system.membus.snoop_filter.hit_multi_requests 414 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
---
> system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 76823.023121 # average ReadReq mshr miss latency
> system.iocache.ReadReq_avg_mshr_miss_latency::total 76823.023121 # average ReadReq mshr miss latency
> system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 68607.535185 # average WriteLineReq mshr miss latency
> system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68607.535185 # average WriteLineReq mshr miss latency
> system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 68641.598203 # average overall mshr miss latency
> system.iocache.demand_avg_mshr_miss_latency::total 68641.598203 # average overall mshr miss latency
> system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 68641.598203 # average overall mshr miss latency
> system.iocache.overall_avg_mshr_miss_latency::total 68641.598203 # average overall mshr miss latency
> system.membus.snoop_filter.tot_requests 825546 # Total number of requests made to the snoop filter.
> system.membus.snoop_filter.hit_single_requests 380389 # Number of requests hitting in the snoop filter with a single holder of the requested data.
> system.membus.snoop_filter.hit_multi_requests 528 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
1368c1367
< system.membus.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
---
> system.membus.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
1370c1369
< system.membus.trans_dist::ReadResp 296573 # Transaction distribution
---
> system.membus.trans_dist::ReadResp 296601 # Transaction distribution
1373,1374c1372,1373
< system.membus.trans_dist::WritebackDirty 117412 # Transaction distribution
< system.membus.trans_dist::CleanEvict 262094 # Transaction distribution
---
> system.membus.trans_dist::WritebackDirty 117441 # Transaction distribution
> system.membus.trans_dist::CleanEvict 262065 # Transaction distribution
1377,1380c1376,1379
< system.membus.trans_dist::ReadExReq 114597 # Transaction distribution
< system.membus.trans_dist::ReadExResp 114597 # Transaction distribution
< system.membus.trans_dist::ReadSharedReq 289683 # Transaction distribution
< system.membus.trans_dist::BadAddressError 40 # Transaction distribution
---
> system.membus.trans_dist::ReadExReq 114568 # Transaction distribution
> system.membus.trans_dist::ReadExResp 114568 # Transaction distribution
> system.membus.trans_dist::ReadSharedReq 289718 # Transaction distribution
> system.membus.trans_dist::BadAddressError 47 # Transaction distribution
1381a1381
> system.membus.trans_dist::InvalidateResp 124 # Transaction distribution
1383,1385c1383,1385
< system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1145815 # Packet count per connected master and slave (bytes)
< system.membus.pkt_count_system.cpu.l2cache.mem_side::system.membus.badaddr_responder.pio 80 # Packet count per connected master and slave (bytes)
< system.membus.pkt_count_system.cpu.l2cache.mem_side::total 1178953 # Packet count per connected master and slave (bytes)
---
> system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1145812 # Packet count per connected master and slave (bytes)
> system.membus.pkt_count_system.cpu.l2cache.mem_side::system.membus.badaddr_responder.pio 94 # Packet count per connected master and slave (bytes)
> system.membus.pkt_count_system.cpu.l2cache.mem_side::total 1178964 # Packet count per connected master and slave (bytes)
1388c1388
< system.membus.pkt_count::total 1262378 # Packet count per connected master and slave (bytes)
---
> system.membus.pkt_count::total 1262389 # Packet count per connected master and slave (bytes)
1390,1391c1390,1391
< system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 30700160 # Cumulative packet size per connected master and slave (bytes)
< system.membus.pkt_size_system.cpu.l2cache.mem_side::total 30744316 # Cumulative packet size per connected master and slave (bytes)
---
> system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 30701888 # Cumulative packet size per connected master and slave (bytes)
> system.membus.pkt_size_system.cpu.l2cache.mem_side::total 30746044 # Cumulative packet size per connected master and slave (bytes)
1394,1399c1394,1399
< system.membus.pkt_size::total 33402044 # Cumulative packet size per connected master and slave (bytes)
< system.membus.snoops 438 # Total snoops (count)
< system.membus.snoopTraffic 27840 # Total snoop traffic (bytes)
< system.membus.snoop_fanout::samples 462498 # Request fanout histogram
< system.membus.snoop_fanout::mean 0.001464 # Request fanout histogram
< system.membus.snoop_fanout::stdev 0.038232 # Request fanout histogram
---
> system.membus.pkt_size::total 33403772 # Cumulative packet size per connected master and slave (bytes)
> system.membus.snoops 563 # Total snoops (count)
> system.membus.snoopTraffic 27904 # Total snoop traffic (bytes)
> system.membus.snoop_fanout::samples 462504 # Request fanout histogram
> system.membus.snoop_fanout::mean 0.001466 # Request fanout histogram
> system.membus.snoop_fanout::stdev 0.038259 # Request fanout histogram
1401,1402c1401,1402
< system.membus.snoop_fanout::0 461821 99.85% 99.85% # Request fanout histogram
< system.membus.snoop_fanout::1 677 0.15% 100.00% # Request fanout histogram
---
> system.membus.snoop_fanout::0 461826 99.85% 99.85% # Request fanout histogram
> system.membus.snoop_fanout::1 678 0.15% 100.00% # Request fanout histogram
1407,1408c1407,1408
< system.membus.snoop_fanout::total 462498 # Request fanout histogram
< system.membus.reqLayer0.occupancy 28738500 # Layer occupancy (ticks)
---
> system.membus.snoop_fanout::total 462504 # Request fanout histogram
> system.membus.reqLayer0.occupancy 28800500 # Layer occupancy (ticks)
1410c1410
< system.membus.reqLayer1.occupancy 1313413567 # Layer occupancy (ticks)
---
> system.membus.reqLayer1.occupancy 1313542061 # Layer occupancy (ticks)
1412c1412
< system.membus.reqLayer2.occupancy 48500 # Layer occupancy (ticks)
---
> system.membus.reqLayer2.occupancy 57500 # Layer occupancy (ticks)
1414c1414
< system.membus.respLayer1.occupancy 2137867250 # Layer occupancy (ticks)
---
> system.membus.respLayer1.occupancy 2137882250 # Layer occupancy (ticks)
1416c1416
< system.membus.respLayer2.occupancy 917617 # Layer occupancy (ticks)
---
> system.membus.respLayer2.occupancy 1056521 # Layer occupancy (ticks)
1418,1422c1418,1422
< system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
< system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
< system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
< system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
< system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
---
> system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
> system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
> system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
> system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
> system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
1454,1476c1454,1476
< system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
< system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
< system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
< system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
< system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
< system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
< system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
< system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
< system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
< system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
< system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
< system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
< system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
< system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
< system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
< system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
< system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
< system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
< system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
< system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
< system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
< system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
< system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 1865011607500 # Cumulative time (in ticks) in various power states
---
> system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
> system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
> system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
> system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
> system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
> system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
> system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
> system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
> system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
> system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
> system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
> system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
> system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
> system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
> system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
> system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
> system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
> system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
> system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
> system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
> system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
> system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
> system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 1865009748000 # Cumulative time (in ticks) in various power states
1490,1494c1490,1494
< system.cpu.kern.ipl_ticks::0 1819136783500 97.54% 97.54% # number of cycles we spent at this ipl
< system.cpu.kern.ipl_ticks::21 67099500 0.00% 97.54% # number of cycles we spent at this ipl
< system.cpu.kern.ipl_ticks::22 565538000 0.03% 97.57% # number of cycles we spent at this ipl
< system.cpu.kern.ipl_ticks::31 45241360000 2.43% 100.00% # number of cycles we spent at this ipl
< system.cpu.kern.ipl_ticks::total 1865010781000 # number of cycles we spent at this ipl
---
> system.cpu.kern.ipl_ticks::0 1819124828000 97.54% 97.54% # number of cycles we spent at this ipl
> system.cpu.kern.ipl_ticks::21 67368000 0.00% 97.54% # number of cycles we spent at this ipl
> system.cpu.kern.ipl_ticks::22 565513500 0.03% 97.57% # number of cycles we spent at this ipl
> system.cpu.kern.ipl_ticks::31 45251211500 2.43% 100.00% # number of cycles we spent at this ipl
> system.cpu.kern.ipl_ticks::total 1865008921000 # number of cycles we spent at this ipl
1517c1517
< system.cpu.kern.mode_switch::kernel 5852 # number of protection mode switches
---
> system.cpu.kern.mode_switch::kernel 5851 # number of protection mode switches
1519c1519
< system.cpu.kern.mode_switch::idle 2096 # number of protection mode switches
---
> system.cpu.kern.mode_switch::idle 2097 # number of protection mode switches
1523c1523
< system.cpu.kern.mode_switch_good::kernel 0.326042 # fraction of useful protection mode switches
---
> system.cpu.kern.mode_switch_good::kernel 0.326098 # fraction of useful protection mode switches
1525c1525
< system.cpu.kern.mode_switch_good::idle 0.081107 # fraction of useful protection mode switches
---
> system.cpu.kern.mode_switch_good::idle 0.081068 # fraction of useful protection mode switches
1527,1529c1527,1529
< system.cpu.kern.mode_ticks::kernel 29668657000 1.59% 1.59% # number of ticks spent at the given mode
< system.cpu.kern.mode_ticks::user 2761122500 0.15% 1.74% # number of ticks spent at the given mode
< system.cpu.kern.mode_ticks::idle 1832580993500 98.26% 100.00% # number of ticks spent at the given mode
---
> system.cpu.kern.mode_ticks::kernel 29666586000 1.59% 1.59% # number of ticks spent at the given mode
> system.cpu.kern.mode_ticks::user 2759246500 0.15% 1.74% # number of ticks spent at the given mode
> system.cpu.kern.mode_ticks::idle 1832583080500 98.26% 100.00% # number of ticks spent at the given mode