tsunami-simple-atomic.py (4167:ce5d0f62f13b) tsunami-simple-atomic.py (4444:0648bdc8d1c9)
1# Copyright (c) 2006-2007 The Regents of The University of Michigan
2# All rights reserved.
3#
4# Redistribution and use in source and binary forms, with or without
5# modification, are permitted provided that the following conditions are
6# met: redistributions of source code must retain the above copyright
7# notice, this list of conditions and the following disclaimer;
8# redistributions in binary form must reproduce the above copyright

--- 17 unchanged lines hidden (view full) ---

26#
27# Authors: Steve Reinhardt
28
29import m5
30from m5.objects import *
31m5.AddToPath('../configs/common')
32import FSConfig
33
1# Copyright (c) 2006-2007 The Regents of The University of Michigan
2# All rights reserved.
3#
4# Redistribution and use in source and binary forms, with or without
5# modification, are permitted provided that the following conditions are
6# met: redistributions of source code must retain the above copyright
7# notice, this list of conditions and the following disclaimer;
8# redistributions in binary form must reproduce the above copyright

--- 17 unchanged lines hidden (view full) ---

26#
27# Authors: Steve Reinhardt
28
29import m5
30from m5.objects import *
31m5.AddToPath('../configs/common')
32import FSConfig
33
34# --------------------
35# Base L1 Cache
36# ====================
37
38class L1(BaseCache):
39 latency = '1ns'
40 block_size = 64
41 mshrs = 4
42 tgts_per_mshr = 8
43 protocol = CoherenceProtocol(protocol='moesi')
44
45# ----------------------
46# Base L2 Cache
47# ----------------------
48
49class L2(BaseCache):
50 block_size = 64
51 latency = '10ns'
52 mshrs = 92
53 tgts_per_mshr = 16
54 write_buffers = 8
55
56#cpu
34cpu = AtomicSimpleCPU(cpu_id=0)
57cpu = AtomicSimpleCPU(cpu_id=0)
58#the system
35system = FSConfig.makeLinuxAlphaSystem('atomic')
59system = FSConfig.makeLinuxAlphaSystem('atomic')
60
36system.cpu = cpu
61system.cpu = cpu
37cpu.connectMemPorts(system.membus)
62#create the l1/l2 bus
63system.toL2Bus = Bus()
38
64
65#connect up the l2 cache
66system.l2c = L2(size='4MB', assoc=8)
67system.l2c.cpu_side = system.toL2Bus.port
68system.l2c.mem_side = system.membus.port
69
70#connect up the cpu and l1s
71cpu.addPrivateSplitL1Caches(L1(size = '32kB', assoc = 1),
72 L1(size = '32kB', assoc = 4))
73# connect cpu level-1 caches to shared level-2 cache
74cpu.connectMemPorts(system.toL2Bus)
75cpu.clock = '2GHz'
76
39root = Root(system=system)
77root = Root(system=system)
40m5.ticks.setGlobalFrequency('2GHz')
78m5.ticks.setGlobalFrequency('1THz')
79