tsunami-simple-atomic.py (9263:066099902102) | tsunami-simple-atomic.py (9282:ac627fdc8991) |
---|---|
1# Copyright (c) 2006-2007 The Regents of The University of Michigan 2# All rights reserved. 3# 4# Redistribution and use in source and binary forms, with or without 5# modification, are permitted provided that the following conditions are 6# met: redistributions of source code must retain the above copyright 7# notice, this list of conditions and the following disclaimer; 8# redistributions in binary form must reproduce the above copyright --- 60 unchanged lines hidden (view full) --- 69 addr_ranges = [AddrRange(0, size='8GB')] 70 forward_snoops = False 71 is_top_level = True 72 73#cpu 74cpu = AtomicSimpleCPU(cpu_id=0) 75#the system 76system = FSConfig.makeLinuxAlphaSystem('atomic') | 1# Copyright (c) 2006-2007 The Regents of The University of Michigan 2# All rights reserved. 3# 4# Redistribution and use in source and binary forms, with or without 5# modification, are permitted provided that the following conditions are 6# met: redistributions of source code must retain the above copyright 7# notice, this list of conditions and the following disclaimer; 8# redistributions in binary form must reproduce the above copyright --- 60 unchanged lines hidden (view full) --- 69 addr_ranges = [AddrRange(0, size='8GB')] 70 forward_snoops = False 71 is_top_level = True 72 73#cpu 74cpu = AtomicSimpleCPU(cpu_id=0) 75#the system 76system = FSConfig.makeLinuxAlphaSystem('atomic') |
77 78system.cpu = cpu 79 80#create the iocache |
|
77system.iocache = IOCache() 78system.iocache.cpu_side = system.iobus.master 79system.iocache.mem_side = system.membus.slave 80 | 81system.iocache = IOCache() 82system.iocache.cpu_side = system.iobus.master 83system.iocache.mem_side = system.membus.slave 84 |
81system.cpu = cpu 82#create the l1/l2 bus 83system.toL2Bus = CoherentBus() 84 85#connect up the l2 cache 86system.l2c = L2(size='4MB', assoc=8) 87system.l2c.cpu_side = system.toL2Bus.master 88system.l2c.mem_side = system.membus.slave 89 90#connect up the cpu and l1s 91cpu.addPrivateSplitL1Caches(L1(size = '32kB', assoc = 1), 92 L1(size = '32kB', assoc = 4)) | 85#connect up the cpu and caches 86cpu.addTwoLevelCacheHierarchy(L1(size = '32kB', assoc = 1), 87 L1(size = '32kB', assoc = 4), 88 L2(size = '4MB', assoc = 8)) |
93# create the interrupt controller 94cpu.createInterruptController() | 89# create the interrupt controller 90cpu.createInterruptController() |
95# connect cpu level-1 caches to shared level-2 cache 96cpu.connectAllPorts(system.toL2Bus, system.membus) | 91# connect cpu and caches to the rest of the system 92cpu.connectAllPorts(system.membus) 93# set the cpu clock along with the caches and l1-l2 bus |
97cpu.clock = '2GHz' 98 99root = Root(full_system=True, system=system) 100m5.ticks.setGlobalFrequency('1THz') 101 | 94cpu.clock = '2GHz' 95 96root = Root(full_system=True, system=system) 97m5.ticks.setGlobalFrequency('1THz') 98 |